 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : sram_w16
Version: K-2015.06-SP2
Date   : Fri Mar 21 20:56:12 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn65gplustc
Wire Load Model Mode: segmented

  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_126_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_126_/E (EDFQD1)                       0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_126_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_125_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_125_/E (EDFQD1)                       0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_125_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_124_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_124_/E (EDFQD1)                       0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_124_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_123_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_123_/E (EDFQD1)                       0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_123_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_121_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_121_/E (EDFQD1)                       0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_121_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_120_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_120_/E (EDFQD1)                       0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_120_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_119_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_119_/E (EDFQD1)                       0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_119_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_111_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_111_/E (EDFQD1)                       0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_111_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_110_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_110_/E (EDFQD1)                       0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_110_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_105_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_105_/E (EDFQD1)                       0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_105_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_104_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_104_/E (EDFQD1)                       0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_104_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_103_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_103_/E (EDFQD1)                       0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_103_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_102_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_102_/E (EDFQD1)                       0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_102_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_101_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_101_/E (EDFQD1)                       0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_101_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_100_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_100_/E (EDFQD1)                       0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_100_/CP (EDFQD1)                                0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_99_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_99_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_99_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_98_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_98_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_98_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_97_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_97_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_97_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_96_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_96_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_96_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_95_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_95_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_95_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_94_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_94_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_94_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_93_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_93_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_93_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_92_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_92_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_92_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_91_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_91_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_91_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_90_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_90_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_90_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_89_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_89_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_89_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_88_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_88_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_88_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_87_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_87_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_87_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_86_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_86_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_86_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_85_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_85_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_85_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_84_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_84_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_84_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_77_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_77_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_77_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_76_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_76_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_76_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_75_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_75_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_75_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_74_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_74_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_74_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_73_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_73_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_73_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_72_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_72_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_72_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_71_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_71_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_71_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_70_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_70_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_70_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_69_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_69_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_69_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_68_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_68_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_68_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_67_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_67_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_67_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_66_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_66_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_66_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_65_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_65_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_65_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_64_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_64_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_64_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_63_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_63_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_63_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_62_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_62_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_62_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_61_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_61_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_61_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_60_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_60_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_60_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_58_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_58_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_58_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_55_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_55_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_55_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_54_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_54_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_54_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_51_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_51_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_51_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_49_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_49_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_49_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_48_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_48_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_48_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_47_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_47_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_47_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_43_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_43_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_43_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_42_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_42_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_42_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_40_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_40_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_40_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_34_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_34_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_33_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_33_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_33_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_31_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_31_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_30_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_30_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_28_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_28_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_27_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_27_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_26_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_26_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_25_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_25_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_23_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_23_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_21_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_21_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_19_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_19_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_18_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_18_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_15_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_15_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_14_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_14_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_12_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_12_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_11_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_11_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_10_/E (EDFQD1)                        0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_10_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_8_/E (EDFQD1)                         0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_8_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_7_/E (EDFQD1)                         0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_7_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_6_/E (EDFQD1)                         0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_6_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_5_/E (EDFQD1)                         0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_5_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_4_/E (EDFQD1)                         0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_4_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_2_/E (EDFQD1)                         0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_2_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_1_/E (EDFQD1)                         0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_1_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory9_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2493/ZN (NR2D3)                                  0.099     0.070      0.331 r
  n1635 (net)                   28        0.023               0.000      0.331 r
  U2494/ZN (INR2D2)                                 0.476     0.291      0.623 r
  N252 (net)                    45        0.085               0.000      0.623 r
  U1464/Z (BUFFD2)                                  0.453     0.284      0.906 r
  n1311 (net)                   84        0.160               0.000      0.906 r
  memory9_reg_0_/E (EDFQD1)                         0.453     0.000      0.906 r
  data arrival time                                                      0.906

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory9_reg_0_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.906
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.002


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory1_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2486/ZN (NR2D3)                                  0.099     0.068      0.329 r
  n1629 (net)                   28        0.023               0.000      0.329 r
  U2487/ZN (INR2D2)                                 0.476     0.291      0.620 r
  N236 (net)                    45        0.085               0.000      0.620 r
  U2500/Z (BUFFD2)                                  0.453     0.284      0.904 r
  n2655 (net)                   84        0.160               0.000      0.904 r
  memory1_reg_21_/E (EDFQD1)                        0.453     0.000      0.904 r
  data arrival time                                                      0.904

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_21_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.904
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory1_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2486/ZN (NR2D3)                                  0.099     0.068      0.329 r
  n1629 (net)                   28        0.023               0.000      0.329 r
  U2487/ZN (INR2D2)                                 0.476     0.291      0.620 r
  N236 (net)                    45        0.085               0.000      0.620 r
  U2500/Z (BUFFD2)                                  0.453     0.284      0.904 r
  n2655 (net)                   84        0.160               0.000      0.904 r
  memory1_reg_19_/E (EDFQD1)                        0.453     0.000      0.904 r
  data arrival time                                                      0.904

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_19_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.904
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory1_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2486/ZN (NR2D3)                                  0.099     0.068      0.329 r
  n1629 (net)                   28        0.023               0.000      0.329 r
  U2487/ZN (INR2D2)                                 0.476     0.291      0.620 r
  N236 (net)                    45        0.085               0.000      0.620 r
  U2500/Z (BUFFD2)                                  0.453     0.284      0.904 r
  n2655 (net)                   84        0.160               0.000      0.904 r
  memory1_reg_18_/E (EDFQD1)                        0.453     0.000      0.904 r
  data arrival time                                                      0.904

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_18_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.904
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory1_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2486/ZN (NR2D3)                                  0.099     0.068      0.329 r
  n1629 (net)                   28        0.023               0.000      0.329 r
  U2487/ZN (INR2D2)                                 0.476     0.291      0.620 r
  N236 (net)                    45        0.085               0.000      0.620 r
  U2500/Z (BUFFD2)                                  0.453     0.284      0.904 r
  n2655 (net)                   84        0.160               0.000      0.904 r
  memory1_reg_15_/E (EDFQD1)                        0.453     0.000      0.904 r
  data arrival time                                                      0.904

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_15_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.904
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory1_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2486/ZN (NR2D3)                                  0.099     0.068      0.329 r
  n1629 (net)                   28        0.023               0.000      0.329 r
  U2487/ZN (INR2D2)                                 0.476     0.291      0.620 r
  N236 (net)                    45        0.085               0.000      0.620 r
  U2500/Z (BUFFD2)                                  0.453     0.284      0.904 r
  n2655 (net)                   84        0.160               0.000      0.904 r
  memory1_reg_14_/E (EDFQD1)                        0.453     0.000      0.904 r
  data arrival time                                                      0.904

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_14_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.904
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory1_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2486/ZN (NR2D3)                                  0.099     0.068      0.329 r
  n1629 (net)                   28        0.023               0.000      0.329 r
  U2487/ZN (INR2D2)                                 0.476     0.291      0.620 r
  N236 (net)                    45        0.085               0.000      0.620 r
  U2500/Z (BUFFD2)                                  0.453     0.284      0.904 r
  n2655 (net)                   84        0.160               0.000      0.904 r
  memory1_reg_12_/E (EDFQD1)                        0.453     0.000      0.904 r
  data arrival time                                                      0.904

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_12_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.904
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory1_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2486/ZN (NR2D3)                                  0.099     0.068      0.329 r
  n1629 (net)                   28        0.023               0.000      0.329 r
  U2487/ZN (INR2D2)                                 0.476     0.291      0.620 r
  N236 (net)                    45        0.085               0.000      0.620 r
  U2500/Z (BUFFD2)                                  0.453     0.284      0.904 r
  n2655 (net)                   84        0.160               0.000      0.904 r
  memory1_reg_11_/E (EDFQD1)                        0.453     0.000      0.904 r
  data arrival time                                                      0.904

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_11_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.904
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory1_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2486/ZN (NR2D3)                                  0.099     0.068      0.329 r
  n1629 (net)                   28        0.023               0.000      0.329 r
  U2487/ZN (INR2D2)                                 0.476     0.291      0.620 r
  N236 (net)                    45        0.085               0.000      0.620 r
  U2500/Z (BUFFD2)                                  0.453     0.284      0.904 r
  n2655 (net)                   84        0.160               0.000      0.904 r
  memory1_reg_10_/E (EDFQD1)                        0.453     0.000      0.904 r
  data arrival time                                                      0.904

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_10_/CP (EDFQD1)                                 0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.904
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory1_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2486/ZN (NR2D3)                                  0.099     0.068      0.329 r
  n1629 (net)                   28        0.023               0.000      0.329 r
  U2487/ZN (INR2D2)                                 0.476     0.291      0.620 r
  N236 (net)                    45        0.085               0.000      0.620 r
  U2500/Z (BUFFD2)                                  0.453     0.284      0.904 r
  n2655 (net)                   84        0.160               0.000      0.904 r
  memory1_reg_9_/E (EDFQD1)                         0.453     0.000      0.904 r
  data arrival time                                                      0.904

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_9_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.904
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory1_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2486/ZN (NR2D3)                                  0.099     0.068      0.329 r
  n1629 (net)                   28        0.023               0.000      0.329 r
  U2487/ZN (INR2D2)                                 0.476     0.291      0.620 r
  N236 (net)                    45        0.085               0.000      0.620 r
  U2500/Z (BUFFD2)                                  0.453     0.284      0.904 r
  n2655 (net)                   84        0.160               0.000      0.904 r
  memory1_reg_7_/E (EDFQD1)                         0.453     0.000      0.904 r
  data arrival time                                                      0.904

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_7_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.904
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory1_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2486/ZN (NR2D3)                                  0.099     0.068      0.329 r
  n1629 (net)                   28        0.023               0.000      0.329 r
  U2487/ZN (INR2D2)                                 0.476     0.291      0.620 r
  N236 (net)                    45        0.085               0.000      0.620 r
  U2500/Z (BUFFD2)                                  0.453     0.284      0.904 r
  n2655 (net)                   84        0.160               0.000      0.904 r
  memory1_reg_6_/E (EDFQD1)                         0.453     0.000      0.904 r
  data arrival time                                                      0.904

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_6_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.904
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory1_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2486/ZN (NR2D3)                                  0.099     0.068      0.329 r
  n1629 (net)                   28        0.023               0.000      0.329 r
  U2487/ZN (INR2D2)                                 0.476     0.291      0.620 r
  N236 (net)                    45        0.085               0.000      0.620 r
  U2500/Z (BUFFD2)                                  0.453     0.284      0.904 r
  n2655 (net)                   84        0.160               0.000      0.904 r
  memory1_reg_5_/E (EDFQD1)                         0.453     0.000      0.904 r
  data arrival time                                                      0.904

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_5_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.904
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory1_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2486/ZN (NR2D3)                                  0.099     0.068      0.329 r
  n1629 (net)                   28        0.023               0.000      0.329 r
  U2487/ZN (INR2D2)                                 0.476     0.291      0.620 r
  N236 (net)                    45        0.085               0.000      0.620 r
  U2500/Z (BUFFD2)                                  0.453     0.284      0.904 r
  n2655 (net)                   84        0.160               0.000      0.904 r
  memory1_reg_4_/E (EDFQD1)                         0.453     0.000      0.904 r
  data arrival time                                                      0.904

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_4_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.904
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory1_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2486/ZN (NR2D3)                                  0.099     0.068      0.329 r
  n1629 (net)                   28        0.023               0.000      0.329 r
  U2487/ZN (INR2D2)                                 0.476     0.291      0.620 r
  N236 (net)                    45        0.085               0.000      0.620 r
  U2500/Z (BUFFD2)                                  0.453     0.284      0.904 r
  n2655 (net)                   84        0.160               0.000      0.904 r
  memory1_reg_3_/E (EDFQD1)                         0.453     0.000      0.904 r
  data arrival time                                                      0.904

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_3_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.904
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory1_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2486/ZN (NR2D3)                                  0.099     0.068      0.329 r
  n1629 (net)                   28        0.023               0.000      0.329 r
  U2487/ZN (INR2D2)                                 0.476     0.291      0.620 r
  N236 (net)                    45        0.085               0.000      0.620 r
  U2500/Z (BUFFD2)                                  0.453     0.284      0.904 r
  n2655 (net)                   84        0.160               0.000      0.904 r
  memory1_reg_1_/E (EDFQD1)                         0.453     0.000      0.904 r
  data arrival time                                                      0.904

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_1_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.904
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


  Startpoint: A[2] (input port clocked by clk)
  Endpoint: memory1_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16           ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[2] (in)                                         0.011     0.002      0.202 f
  A[2] (net)                     3        0.005               0.000      0.202 f
  U1460/ZN (INVD1)                                  0.031     0.021      0.223 r
  n1326 (net)                    2        0.004               0.000      0.223 r
  U1484/ZN (CKND2D2)                                0.053     0.038      0.261 f
  n1333 (net)                    4        0.016               0.000      0.261 f
  U2486/ZN (NR2D3)                                  0.099     0.068      0.329 r
  n1629 (net)                   28        0.023               0.000      0.329 r
  U2487/ZN (INR2D2)                                 0.476     0.291      0.620 r
  N236 (net)                    45        0.085               0.000      0.620 r
  U2500/Z (BUFFD2)                                  0.453     0.284      0.904 r
  n2655 (net)                   84        0.160               0.000      0.904 r
  memory1_reg_0_/E (EDFQD1)                         0.453     0.000      0.904 r
  data arrival time                                                      0.904

  clock clk (rise edge)                                       1.000      1.000
  clock network delay (ideal)                                 0.000      1.000
  memory1_reg_0_/CP (EDFQD1)                                  0.000      1.000 r
  library setup time                                         -0.092      0.908
  data required time                                                     0.908
  -------------------------------------------------------------------------------
  data required time                                                     0.908
  data arrival time                                                     -0.904
  -------------------------------------------------------------------------------
  slack (MET)                                                            0.004


1
