0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab2/Lab2.sim/sim_2/behav/xsim/glbl.v,1701456835,verilog,,,,glbl,,,,,,,,
C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab2/Lab2.srcs/sim_2/imports/Downloads/PartB_tb.v,1701469069,verilog,,,,PartB_tb,,,,,,,,
C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab2/Lab2.srcs/sources_1/imports/Downloads/PartA.v,1701456835,verilog,,C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab2/Lab2.srcs/sources_1/imports/Downloads/PartB.v,,baud_controller,,,,,,,,
C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab2/Lab2.srcs/sources_1/imports/Downloads/PartB.v,1701467175,verilog,,C:/Users/sstat/Downloads/clk_multiplier.v,,uart_transmitter,,,,,,,,
C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab2/Lab2.srcs/sources_1/imports/Downloads/send_bits.v,1701468199,verilog,,C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab2/Lab2.srcs/sim_2/imports/Downloads/PartB_tb.v,,send_bits,,,,,,,,
C:/Users/sstat/Downloads/clk_multiplier.v,1701467203,verilog,,C:/Users/sstat/Documents/GitHub/Digital-Circuit-Lab/Lab2/Lab2.srcs/sources_1/imports/Downloads/send_bits.v,,clk_multiplier,,,,,,,,
