Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4_63036 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Wed Feb 11 20:06:07 2015
| Host         : huins-PC running 64-bit major release  (build 7600)
| Command      : report_clock_utilization -file top_clock_utilization_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Details of Global Clocks
3. Details of Regional Clocks
4. Details of Multi-Regional Clocks
5. Details of I/O Clocks
6. Details of Local Clocks
7. Clock Regions : Key Resource Utilization
8. Net wise resources used in clock region X0Y0

1. Clock Primitive Utilization
------------------------------

+-------+------+-----------+-----------+
| Type  | Used | Available | Num Fixed |
+-------+------+-----------+-----------+
| BUFG  |    1 |        32 |         0 |
| BUFH  |    0 |        72 |         0 |
| BUFIO |    0 |        16 |         0 |
| MMCM  |    0 |         4 |         0 |
| PLL   |    0 |         4 |         0 |
| BUFR  |    0 |        16 |         0 |
| BUFMR |    0 |         8 |         0 |
+-------+------+-----------+-----------+


2. Details of Global Clocks
---------------------------

+-------+-----------------------+------------------+--------------+-------+---------------+-----------+
|       |                       |                  |   Num Loads  |       |               |           |
+-------+-----------------------+------------------+------+-------+-------+---------------+-----------+
| Index | BUFG Cell             | Net Name         | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+-----------------------+------------------+------+-------+-------+---------------+-----------+
|     1 | clk_in_IBUF_BUFG_inst | clk_in_IBUF_BUFG |   45 |    13 |    no |         1.981 |     0.161 |
+-------+-----------------------+------------------+------+-------+-------+---------------+-----------+


3. Details of Regional Clocks
-----------------------------

4. Details of Multi-Regional Clocks
-----------------------------------

5. Details of I/O Clocks
------------------------

6. Details of Local Clocks
--------------------------

+-------+---------------------------+-------------------------------+--------------+-------+---------------+-----------+
|       |                           |                               |   Num Loads  |       |               |           |
+-------+---------------------------+-------------------------------+------+-------+-------+---------------+-----------+
| Index | Local Clk Src             | Net Name                      | BELs | Sites | Fixed | MaxDelay (ns) | Skew (ns) |
+-------+---------------------------+-------------------------------+------+-------+-------+---------------+-----------+
|     1 | clock_inst/tenmin_clk_reg | clock_inst/tenmin_clk         |    7 |     1 |    no |         1.088 |     0.098 |
|     2 | clock_inst/tensec_clk_reg | clock_inst/tensec_clk         |    7 |     3 |    no |         1.013 |     0.233 |
|     3 | clock_inst/hour_clk_reg   | clock_inst/hour_clk           |    9 |     3 |    no |         0.794 |     0.229 |
|     4 | clock_inst/onemin_clk_reg | clock_inst/onemin_clk         |    9 |     3 |    no |         0.780 |     0.195 |
|     5 | clock_inst/onesec_clk_reg | clock_inst/n_0_onesec_clk_reg |   10 |     3 |    no |         0.808 |     0.393 |
+-------+---------------------------+-------------------------------+------+-------+-------+---------------+-----------+


7. Clock Regions : Key Resource Utilization
-------------------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |     BUFRs    |    BUFMRs    |    BUFIOs    |     MMCM     |      PLL     |      GT      |      PCI     |    ILOGIC    |    OLOGIC    |      FF      |     LUTM     |    RAMB18    |    RAMB36    |    DSP48E1   |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    1 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |   86 | 20000 |    0 |  4000 |    0 |    60 |    0 |    30 |    0 |    60 |
| X1Y0              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 25600 |    0 |  3400 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y1              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y1              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  3400 |    0 |    60 |    0 |    30 |    0 |    40 |
| X0Y2              |    0 |    12 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |  9600 |    0 |  1600 |    0 |    20 |    0 |    10 |    0 |    20 |
| X1Y2              |    0 |    12 |    0 |     4 |    0 |     2 |    0 |     4 |    0 |     1 |    0 |     1 |    0 |     0 |    0 |     0 |    0 |    50 |    0 |    50 |    0 | 20800 |    0 |  3400 |    0 |    60 |    0 |    30 |    0 |    40 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* RAMB36 site can be used as two RAMB18/FIFO18 sites


8. Net wise resources used in clock region X0Y0
-----------------------------------------------

+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------+
| Source Type | BUFHCE Site | Fixed | MMCM Pins | PLL Pins | GT Pins | BRAM Pins | ILOGICs | OLOGICs | FFs | LUTMs | DSP48E1s |  Clock Net Name  |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------+
| BUFG        |     ---     |   no  |         0 |        0 |       0 |         0 |       0 |       0 |  45 |     0 |        0 | clk_in_IBUF_BUFG |
+-------------+-------------+-------+-----------+----------+---------+-----------+---------+---------+-----+-------+----------+------------------+



# Location of BUFG Primitives 
set_property LOC BUFGCTRL_X0Y16 [get_cells clk_in_IBUF_BUFG_inst]

# Location of IO Clock Primitives

# Location of MMCM Clock Primitives

# Location of BUFH Clock Primitives

# Location of BUFR Clock Primitives

# Location of BUFMR Clock Primitives

# Location of PLL Clock Primitives

# Location of IO Primitives which is load of clock spine

# Location of clock ports
set_property LOC IOB_X1Y74 [get_ports clk_in]

# Clock net "clk_in_IBUF_BUFG" driven by instance "clk_in_IBUF_BUFG_inst" located at site "BUFGCTRL_X0Y16"
#startgroup
create_pblock CLKAG_clk_in_IBUF_BUFG
add_cells_to_pblock [get_pblocks  CLKAG_clk_in_IBUF_BUFG] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clk_in_IBUF_BUFG"}]]]
resize_pblock [get_pblocks CLKAG_clk_in_IBUF_BUFG] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "clock_inst/hour_clk" driven by instance "clock_inst/hour_clk_reg" located at site "SLICE_X5Y24"
#startgroup
create_pblock CLKAG_clock_inst/hour_clk
add_cells_to_pblock [get_pblocks  CLKAG_clock_inst/hour_clk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clock_inst/hour_clk"}]]]
resize_pblock [get_pblocks CLKAG_clock_inst/hour_clk] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "clock_inst/n_0_onesec_clk_reg" driven by instance "clock_inst/onesec_clk_reg" located at site "SLICE_X7Y26"
#startgroup
create_pblock CLKAG_clock_inst/n_0_onesec_clk_reg
add_cells_to_pblock [get_pblocks  CLKAG_clock_inst/n_0_onesec_clk_reg] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clock_inst/n_0_onesec_clk_reg"}]]]
resize_pblock [get_pblocks CLKAG_clock_inst/n_0_onesec_clk_reg] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "clock_inst/onemin_clk" driven by instance "clock_inst/onemin_clk_reg" located at site "SLICE_X4Y27"
#startgroup
create_pblock CLKAG_clock_inst/onemin_clk
add_cells_to_pblock [get_pblocks  CLKAG_clock_inst/onemin_clk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clock_inst/onemin_clk"}]]]
resize_pblock [get_pblocks CLKAG_clock_inst/onemin_clk] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "clock_inst/tenmin_clk" driven by instance "clock_inst/tenmin_clk_reg" located at site "SLICE_X4Y23"
#startgroup
create_pblock CLKAG_clock_inst/tenmin_clk
add_cells_to_pblock [get_pblocks  CLKAG_clock_inst/tenmin_clk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clock_inst/tenmin_clk"}]]]
resize_pblock [get_pblocks CLKAG_clock_inst/tenmin_clk] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup

# Clock net "clock_inst/tensec_clk" driven by instance "clock_inst/tensec_clk_reg" located at site "SLICE_X7Y24"
#startgroup
create_pblock CLKAG_clock_inst/tensec_clk
add_cells_to_pblock [get_pblocks  CLKAG_clock_inst/tensec_clk] [get_cells  -filter { IS_PRIMITIVE==1 && PRIMITIVE_LEVEL !=INTERNAL } -of_object [get_pins -filter {DIRECTION==IN} -of_objects [get_nets -hierarchical -filter {PARENT=="clock_inst/tensec_clk"}]]]
resize_pblock [get_pblocks CLKAG_clock_inst/tensec_clk] -add {CLOCKREGION_X0Y0:CLOCKREGION_X0Y0}
#endgroup
