// Seed: 3431688766
module module_0 (
    input tri id_0,
    input tri id_1,
    input supply0 id_2,
    output supply1 id_3,
    output wire id_4,
    output wire id_5
    , id_16,
    input tri1 id_6,
    input supply1 id_7,
    input uwire id_8,
    input uwire id_9,
    input uwire id_10,
    input wor id_11,
    input wor id_12,
    output uwire id_13,
    output uwire id_14
);
  logic [1 : (  -1 'b0 )] id_17;
  logic [-1 : 1 'h0] id_18 = id_1;
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    input supply0 id_2,
    input wand id_3
);
  logic id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_1,
      id_3,
      id_2,
      id_2,
      id_1,
      id_3,
      id_0,
      id_0
  );
endmodule
