SIM             = icarus
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/brent_kung_adder.sv
TOPLEVEL        = brent_kung_adder
MODULE          = test_brent_kung_adder
PYTHONPATH      = /src
HASH            = 1-brent_kung_adder_rtl_bug_fix
