# mips-pipeline-sv
Work-in-progress RTL pipelined MIPS processor in SystemVerilog, targeting FPGA deployment on DE10-Lite.
