{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1556288251144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1556288251152 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 26 10:17:29 2019 " "Processing started: Fri Apr 26 10:17:29 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1556288251152 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1556288251152 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1556288251155 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1556288253066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 sobel.v(3393) " "Verilog HDL Declaration information at sobel.v(3393): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 3393 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1556288298269 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX1 hex1 sobel.v(3393) " "Verilog HDL Declaration information at sobel.v(3393): object \"HEX1\" differs only in case from object \"hex1\" in the same scope" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 3393 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1556288298269 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX2 hex2 sobel.v(3393) " "Verilog HDL Declaration information at sobel.v(3393): object \"HEX2\" differs only in case from object \"hex2\" in the same scope" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 3393 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1556288298270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX3 hex3 sobel.v(3393) " "Verilog HDL Declaration information at sobel.v(3393): object \"HEX3\" differs only in case from object \"hex3\" in the same scope" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 3393 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1556288298270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 sobel.v(3393) " "Verilog HDL Declaration information at sobel.v(3393): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 3393 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1556288298270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 sobel.v(3393) " "Verilog HDL Declaration information at sobel.v(3393): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 3393 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1556288298270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX6 hex6 sobel.v(3393) " "Verilog HDL Declaration information at sobel.v(3393): object \"HEX6\" differs only in case from object \"hex6\" in the same scope" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 3393 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1556288298271 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX7 hex7 sobel.v(3393) " "Verilog HDL Declaration information at sobel.v(3393): object \"HEX7\" differs only in case from object \"hex7\" in the same scope" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 3393 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1556288298271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sobel.v 10 10 " "Found 10 design units, including 10 entities, in source file sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556288298280 ""} { "Info" "ISGN_ENTITY_NAME" "2 main " "Found entity 2: main" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556288298280 ""} { "Info" "ISGN_ENTITY_NAME" "3 ram_dual_port " "Found entity 3: ram_dual_port" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 3030 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556288298280 ""} { "Info" "ISGN_ENTITY_NAME" "4 rom_dual_port " "Found entity 4: rom_dual_port" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 3144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556288298280 ""} { "Info" "ISGN_ENTITY_NAME" "5 ML605 " "Found entity 5: ML605" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 3230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556288298280 ""} { "Info" "ISGN_ENTITY_NAME" "6 de4 " "Found entity 6: de4" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 3340 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556288298280 ""} { "Info" "ISGN_ENTITY_NAME" "7 de2 " "Found entity 7: de2" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 3372 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556288298280 ""} { "Info" "ISGN_ENTITY_NAME" "8 circuit_start_control " "Found entity 8: circuit_start_control" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 3489 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556288298280 ""} { "Info" "ISGN_ENTITY_NAME" "9 hex_digits " "Found entity 9: hex_digits" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 3497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556288298280 ""} { "Info" "ISGN_ENTITY_NAME" "10 main_tb " "Found entity 10: main_tb" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 3529 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556288298280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556288298280 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk2x sobel.v(40) " "Verilog HDL Implicit Net warning at sobel.v(40): created implicit net for \"clk2x\"" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556288298292 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk1x_follower sobel.v(41) " "Verilog HDL Implicit Net warning at sobel.v(41): created implicit net for \"clk1x_follower\"" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556288298292 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memory_controller_waitrequest sobel.v(46) " "Verilog HDL Implicit Net warning at sobel.v(46): created implicit net for \"memory_controller_waitrequest\"" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556288298292 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1556288299308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:main_inst " "Elaborating entity \"main\" for hierarchy \"main:main_inst\"" {  } { { "sobel.v" "main_inst" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288299322 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_window220_reg sobel.v(91) " "Verilog HDL or VHDL warning at sobel.v(91): object \"main_preheaderi_window220_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299417 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_window210_reg sobel.v(93) " "Verilog HDL or VHDL warning at sobel.v(93): object \"main_preheaderi_window210_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299422 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_window120_reg sobel.v(95) " "Verilog HDL or VHDL warning at sobel.v(95): object \"main_preheaderi_window120_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 95 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299422 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_window020_reg sobel.v(99) " "Verilog HDL or VHDL warning at sobel.v(99): object \"main_preheaderi_window020_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299423 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_y_offset010i_reg sobel.v(113) " "Verilog HDL or VHDL warning at sobel.v(113): object \"main_preheaderi_y_offset010i_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299424 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_x_offset09i_reg sobel.v(115) " "Verilog HDL or VHDL warning at sobel.v(115): object \"main_preheaderi_x_offset09i_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 115 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299424 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_i08i_reg sobel.v(117) " "Verilog HDL or VHDL warning at sobel.v(117): object \"main_preheaderi_i08i_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299425 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_1_reg sobel.v(119) " "Verilog HDL or VHDL warning at sobel.v(119): object \"main_preheaderi_1_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299425 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_2_reg sobel.v(121) " "Verilog HDL or VHDL warning at sobel.v(121): object \"main_preheaderi_2_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 121 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299426 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_3_reg sobel.v(123) " "Verilog HDL or VHDL warning at sobel.v(123): object \"main_preheaderi_3_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299427 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_4_reg sobel.v(125) " "Verilog HDL or VHDL warning at sobel.v(125): object \"main_preheaderi_4_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299427 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_i_reg sobel.v(127) " "Verilog HDL or VHDL warning at sobel.v(127): object \"main_preheaderi_i_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 127 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299428 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_5_reg sobel.v(129) " "Verilog HDL or VHDL warning at sobel.v(129): object \"main_preheaderi_5_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299429 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_6_reg sobel.v(131) " "Verilog HDL or VHDL warning at sobel.v(131): object \"main_preheaderi_6_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 131 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299429 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_7_reg sobel.v(133) " "Verilog HDL or VHDL warning at sobel.v(133): object \"main_preheaderi_7_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299430 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_8_reg sobel.v(135) " "Verilog HDL or VHDL warning at sobel.v(135): object \"main_preheaderi_8_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299431 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_9_reg sobel.v(137) " "Verilog HDL or VHDL warning at sobel.v(137): object \"main_preheaderi_9_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299431 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_10_reg sobel.v(139) " "Verilog HDL or VHDL warning at sobel.v(139): object \"main_preheaderi_10_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 139 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299432 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_11_reg sobel.v(141) " "Verilog HDL or VHDL warning at sobel.v(141): object \"main_preheaderi_11_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299433 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_12_reg sobel.v(143) " "Verilog HDL or VHDL warning at sobel.v(143): object \"main_preheaderi_12_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 143 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299433 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_13_reg sobel.v(145) " "Verilog HDL or VHDL warning at sobel.v(145): object \"main_preheaderi_13_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299434 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_14_reg sobel.v(147) " "Verilog HDL or VHDL warning at sobel.v(147): object \"main_preheaderi_14_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 147 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299435 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_15_reg sobel.v(149) " "Verilog HDL or VHDL warning at sobel.v(149): object \"main_preheaderi_15_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299435 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_16_reg sobel.v(151) " "Verilog HDL or VHDL warning at sobel.v(151): object \"main_preheaderi_16_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299436 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_17_reg sobel.v(153) " "Verilog HDL or VHDL warning at sobel.v(153): object \"main_preheaderi_17_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299436 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_18_reg sobel.v(155) " "Verilog HDL or VHDL warning at sobel.v(155): object \"main_preheaderi_18_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 155 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299437 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_19_reg sobel.v(157) " "Verilog HDL or VHDL warning at sobel.v(157): object \"main_preheaderi_19_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299438 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_20_reg sobel.v(159) " "Verilog HDL or VHDL warning at sobel.v(159): object \"main_preheaderi_20_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299438 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_21_reg sobel.v(161) " "Verilog HDL or VHDL warning at sobel.v(161): object \"main_preheaderi_21_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299439 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_22_reg sobel.v(163) " "Verilog HDL or VHDL warning at sobel.v(163): object \"main_preheaderi_22_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299440 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_yoffii_reg sobel.v(165) " "Verilog HDL or VHDL warning at sobel.v(165): object \"main_preheaderi_yoffii_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299440 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_phitmpii_reg sobel.v(167) " "Verilog HDL or VHDL warning at sobel.v(167): object \"main_preheaderi_phitmpii_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 167 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299441 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_notlhsii_reg sobel.v(169) " "Verilog HDL or VHDL warning at sobel.v(169): object \"main_preheaderi_notlhsii_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299442 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_notrhsii_reg sobel.v(171) " "Verilog HDL or VHDL warning at sobel.v(171): object \"main_preheaderi_notrhsii_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299442 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_notorcond3ii_reg sobel.v(173) " "Verilog HDL or VHDL warning at sobel.v(173): object \"main_preheaderi_notorcond3ii_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299443 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_phitmpii_var0_reg sobel.v(175) " "Verilog HDL or VHDL warning at sobel.v(175): object \"main_preheaderi_phitmpii_var0_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299443 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_23_reg sobel.v(177) " "Verilog HDL or VHDL warning at sobel.v(177): object \"main_preheaderi_23_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299444 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_24_reg sobel.v(179) " "Verilog HDL or VHDL warning at sobel.v(179): object \"main_preheaderi_24_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299444 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_25_reg sobel.v(181) " "Verilog HDL or VHDL warning at sobel.v(181): object \"main_preheaderi_25_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299444 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_26_reg sobel.v(183) " "Verilog HDL or VHDL warning at sobel.v(183): object \"main_preheaderi_26_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299444 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_27_reg sobel.v(185) " "Verilog HDL or VHDL warning at sobel.v(185): object \"main_preheaderi_27_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299444 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_28_reg sobel.v(187) " "Verilog HDL or VHDL warning at sobel.v(187): object \"main_preheaderi_28_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299444 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_29_reg sobel.v(189) " "Verilog HDL or VHDL warning at sobel.v(189): object \"main_preheaderi_29_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299444 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_30_reg sobel.v(191) " "Verilog HDL or VHDL warning at sobel.v(191): object \"main_preheaderi_30_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299444 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_31_reg sobel.v(193) " "Verilog HDL or VHDL warning at sobel.v(193): object \"main_preheaderi_31_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299445 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_32_reg sobel.v(195) " "Verilog HDL or VHDL warning at sobel.v(195): object \"main_preheaderi_32_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299445 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_33_reg sobel.v(197) " "Verilog HDL or VHDL warning at sobel.v(197): object \"main_preheaderi_33_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299445 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_34_reg sobel.v(199) " "Verilog HDL or VHDL warning at sobel.v(199): object \"main_preheaderi_34_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 199 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299445 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_35_reg sobel.v(201) " "Verilog HDL or VHDL warning at sobel.v(201): object \"main_preheaderi_35_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299445 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_36_reg sobel.v(203) " "Verilog HDL or VHDL warning at sobel.v(203): object \"main_preheaderi_36_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 203 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299445 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_37_reg sobel.v(205) " "Verilog HDL or VHDL warning at sobel.v(205): object \"main_preheaderi_37_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 205 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299445 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_38_reg sobel.v(207) " "Verilog HDL or VHDL warning at sobel.v(207): object \"main_preheaderi_38_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 207 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299445 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_39_reg sobel.v(209) " "Verilog HDL or VHDL warning at sobel.v(209): object \"main_preheaderi_39_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 209 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299446 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_40_reg sobel.v(211) " "Verilog HDL or VHDL warning at sobel.v(211): object \"main_preheaderi_40_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299453 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_41_reg sobel.v(213) " "Verilog HDL or VHDL warning at sobel.v(213): object \"main_preheaderi_41_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299453 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_42_reg sobel.v(215) " "Verilog HDL or VHDL warning at sobel.v(215): object \"main_preheaderi_42_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299453 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_43_reg sobel.v(217) " "Verilog HDL or VHDL warning at sobel.v(217): object \"main_preheaderi_43_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299453 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_44_reg sobel.v(219) " "Verilog HDL or VHDL warning at sobel.v(219): object \"main_preheaderi_44_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 219 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299453 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_45_reg sobel.v(221) " "Verilog HDL or VHDL warning at sobel.v(221): object \"main_preheaderi_45_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 221 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299453 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_46_reg sobel.v(223) " "Verilog HDL or VHDL warning at sobel.v(223): object \"main_preheaderi_46_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299453 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_47_reg sobel.v(225) " "Verilog HDL or VHDL warning at sobel.v(225): object \"main_preheaderi_47_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 225 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299453 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_48_reg sobel.v(227) " "Verilog HDL or VHDL warning at sobel.v(227): object \"main_preheaderi_48_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 227 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299454 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_49_reg sobel.v(229) " "Verilog HDL or VHDL warning at sobel.v(229): object \"main_preheaderi_49_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299454 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_50_reg sobel.v(231) " "Verilog HDL or VHDL warning at sobel.v(231): object \"main_preheaderi_50_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 231 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299454 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_51_reg sobel.v(233) " "Verilog HDL or VHDL warning at sobel.v(233): object \"main_preheaderi_51_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 233 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299454 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_52_reg sobel.v(235) " "Verilog HDL or VHDL warning at sobel.v(235): object \"main_preheaderi_52_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 235 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299454 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_53_reg sobel.v(237) " "Verilog HDL or VHDL warning at sobel.v(237): object \"main_preheaderi_53_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 237 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299454 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_54_reg sobel.v(239) " "Verilog HDL or VHDL warning at sobel.v(239): object \"main_preheaderi_54_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299454 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_opi_reg sobel.v(241) " "Verilog HDL or VHDL warning at sobel.v(241): object \"main_preheaderi_opi_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 241 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299454 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_i1negi_reg sobel.v(243) " "Verilog HDL or VHDL warning at sobel.v(243): object \"main_preheaderi_i1negi_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 243 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299455 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_op14opi_reg sobel.v(245) " "Verilog HDL or VHDL warning at sobel.v(245): object \"main_preheaderi_op14opi_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 245 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299455 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_negi_reg sobel.v(247) " "Verilog HDL or VHDL warning at sobel.v(247): object \"main_preheaderi_negi_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 247 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299455 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_55_reg sobel.v(249) " "Verilog HDL or VHDL warning at sobel.v(249): object \"main_preheaderi_55_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 249 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299455 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_56_reg sobel.v(251) " "Verilog HDL or VHDL warning at sobel.v(251): object \"main_preheaderi_56_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 251 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299455 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_57_reg sobel.v(253) " "Verilog HDL or VHDL warning at sobel.v(253): object \"main_preheaderi_57_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 253 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299455 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_58_reg sobel.v(255) " "Verilog HDL or VHDL warning at sobel.v(255): object \"main_preheaderi_58_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 255 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299455 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_59_reg sobel.v(257) " "Verilog HDL or VHDL warning at sobel.v(257): object \"main_preheaderi_59_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 257 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299455 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_60_reg sobel.v(259) " "Verilog HDL or VHDL warning at sobel.v(259): object \"main_preheaderi_60_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 259 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299456 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_61_reg sobel.v(261) " "Verilog HDL or VHDL warning at sobel.v(261): object \"main_preheaderi_61_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 261 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299465 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_62_reg sobel.v(263) " "Verilog HDL or VHDL warning at sobel.v(263): object \"main_preheaderi_62_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 263 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299465 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_63_reg sobel.v(265) " "Verilog HDL or VHDL warning at sobel.v(265): object \"main_preheaderi_63_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 265 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299465 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_64_reg sobel.v(267) " "Verilog HDL or VHDL warning at sobel.v(267): object \"main_preheaderi_64_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 267 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299466 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_65_reg sobel.v(269) " "Verilog HDL or VHDL warning at sobel.v(269): object \"main_preheaderi_65_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 269 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299466 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_66_reg sobel.v(271) " "Verilog HDL or VHDL warning at sobel.v(271): object \"main_preheaderi_66_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 271 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299466 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_exitcond5 sobel.v(272) " "Verilog HDL or VHDL warning at sobel.v(272): object \"main_preheaderi_exitcond5\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 272 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299466 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_preheaderi_exitcond5_reg sobel.v(273) " "Verilog HDL or VHDL warning at sobel.v(273): object \"main_preheaderi_exitcond5_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 273 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299466 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_69_scevgep2_reg sobel.v(283) " "Verilog HDL or VHDL warning at sobel.v(283): object \"main_69_scevgep2_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299466 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_69_scevgep_reg sobel.v(285) " "Verilog HDL or VHDL warning at sobel.v(285): object \"main_69_scevgep_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 285 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299466 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_69_73_reg sobel.v(291) " "Verilog HDL or VHDL warning at sobel.v(291): object \"main_69_73_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299466 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_69_74_reg sobel.v(293) " "Verilog HDL or VHDL warning at sobel.v(293): object \"main_69_74_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 293 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299467 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_76_77_reg sobel.v(297) " "Verilog HDL or VHDL warning at sobel.v(297): object \"main_76_77_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 297 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299467 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_76_78_reg sobel.v(299) " "Verilog HDL or VHDL warning at sobel.v(299): object \"main_76_78_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299467 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_80_81_reg sobel.v(301) " "Verilog HDL or VHDL warning at sobel.v(301): object \"main_80_81_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 301 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299467 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_80_exitcond1_reg sobel.v(303) " "Verilog HDL or VHDL warning at sobel.v(303): object \"main_80_exitcond1_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 303 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299467 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_82_83_reg sobel.v(305) " "Verilog HDL or VHDL warning at sobel.v(305): object \"main_82_83_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 305 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299467 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_82_exitcond_reg sobel.v(307) " "Verilog HDL or VHDL warning at sobel.v(307): object \"main_82_exitcond_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 307 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299467 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_84_85_reg sobel.v(309) " "Verilog HDL or VHDL warning at sobel.v(309): object \"main_84_85_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 309 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299467 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "main_88_89_reg sobel.v(311) " "Verilog HDL or VHDL warning at sobel.v(311): object \"main_88_89_reg\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 311 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299467 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "elaine_512_input_write_enable_a sobel.v(313) " "Verilog HDL or VHDL warning at sobel.v(313): object \"elaine_512_input_write_enable_a\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 313 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299476 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "elaine_512_golden_output_write_enable_a sobel.v(321) " "Verilog HDL or VHDL warning at sobel.v(321): object \"elaine_512_golden_output_write_enable_a\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 321 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299476 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "loop_1_i_stage4 sobel.v(366) " "Verilog HDL or VHDL warning at sobel.v(366): object \"loop_1_i_stage4\" assigned a value but never read" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 366 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1556288299476 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 sobel.v(2490) " "Verilog HDL assignment warning at sobel.v(2490): truncated value with size 32 to match size of target (18)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 2490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1556288299476 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 sobel.v(2507) " "Verilog HDL assignment warning at sobel.v(2507): truncated value with size 32 to match size of target (18)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 2507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1556288299476 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 sobel.v(2524) " "Verilog HDL assignment warning at sobel.v(2524): truncated value with size 32 to match size of target (18)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 2524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1556288299477 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 sobel.v(2529) " "Verilog HDL assignment warning at sobel.v(2529): truncated value with size 32 to match size of target (18)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 2529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1556288299477 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sobel.v(2561) " "Verilog HDL assignment warning at sobel.v(2561): truncated value with size 32 to match size of target (9)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 2561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1556288299477 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sobel.v(2579) " "Verilog HDL assignment warning at sobel.v(2579): truncated value with size 32 to match size of target (9)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 2579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1556288299477 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sobel.v(2606) " "Verilog HDL assignment warning at sobel.v(2606): truncated value with size 32 to match size of target (9)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 2606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1556288299477 "|top|main:main_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 sobel.v(2624) " "Verilog HDL assignment warning at sobel.v(2624): truncated value with size 32 to match size of target (9)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 2624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1556288299477 "|top|main:main_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_dual_port main:main_inst\|rom_dual_port:elaine_512_input " "Elaborating entity \"rom_dual_port\" for hierarchy \"main:main_inst\|rom_dual_port:elaine_512_input\"" {  } { { "sobel.v" "elaine_512_input" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288299490 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ram sobel.v(3172) " "Verilog HDL warning at sobel.v(3172): object ram used but never assigned" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 3172 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1556288299498 "|top|main:main_inst|rom_dual_port:elaine_512_input"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sobel.v(3222) " "Verilog HDL assignment warning at sobel.v(3222): truncated value with size 32 to match size of target (8)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 3222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1556288299499 "|top|main:main_inst|rom_dual_port:elaine_512_input"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sobel.v(3223) " "Verilog HDL assignment warning at sobel.v(3223): truncated value with size 32 to match size of target (8)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 3223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1556288299500 "|top|main:main_inst|rom_dual_port:elaine_512_input"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_dual_port main:main_inst\|rom_dual_port:elaine_512_golden_output " "Elaborating entity \"rom_dual_port\" for hierarchy \"main:main_inst\|rom_dual_port:elaine_512_golden_output\"" {  } { { "sobel.v" "elaine_512_golden_output" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288299503 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "ram sobel.v(3172) " "Verilog HDL warning at sobel.v(3172): object ram used but never assigned" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 3172 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1556288299510 "|top|main:main_inst|rom_dual_port:elaine_512_golden_output"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sobel.v(3222) " "Verilog HDL assignment warning at sobel.v(3222): truncated value with size 32 to match size of target (8)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 3222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1556288299512 "|top|main:main_inst|rom_dual_port:elaine_512_golden_output"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sobel.v(3223) " "Verilog HDL assignment warning at sobel.v(3223): truncated value with size 32 to match size of target (8)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 3223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1556288299513 "|top|main:main_inst|rom_dual_port:elaine_512_golden_output"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:output_image " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:output_image\"" {  } { { "sobel.v" "output_image" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288299515 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sobel.v(3139) " "Verilog HDL assignment warning at sobel.v(3139): truncated value with size 32 to match size of target (8)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 3139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1556288299525 "|top|main:main_inst|ram_dual_port:output_image"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sobel.v(3140) " "Verilog HDL assignment warning at sobel.v(3140): truncated value with size 32 to match size of target (8)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 3140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1556288299526 "|top|main:main_inst|ram_dual_port:output_image"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:prev_row " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:prev_row\"" {  } { { "sobel.v" "prev_row" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288299528 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sobel.v(3139) " "Verilog HDL assignment warning at sobel.v(3139): truncated value with size 32 to match size of target (8)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 3139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1556288299536 "|top|main:main_inst|ram_dual_port:prev_row"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sobel.v(3140) " "Verilog HDL assignment warning at sobel.v(3140): truncated value with size 32 to match size of target (8)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 3140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1556288299538 "|top|main:main_inst|ram_dual_port:prev_row"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dual_port main:main_inst\|ram_dual_port:prev_prev_row " "Elaborating entity \"ram_dual_port\" for hierarchy \"main:main_inst\|ram_dual_port:prev_prev_row\"" {  } { { "sobel.v" "prev_prev_row" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288299541 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sobel.v(3139) " "Verilog HDL assignment warning at sobel.v(3139): truncated value with size 32 to match size of target (8)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 3139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1556288299553 "|top|main:main_inst|ram_dual_port:prev_prev_row"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sobel.v(3140) " "Verilog HDL assignment warning at sobel.v(3140): truncated value with size 32 to match size of target (8)" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 3140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1556288299553 "|top|main:main_inst|ram_dual_port:prev_prev_row"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "main:main_inst\|ram_dual_port:output_image\|ram " "RAM logic \"main:main_inst\|ram_dual_port:output_image\|ram\" is uninferred due to asynchronous read logic" {  } { { "sobel.v" "ram" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 3073 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1556288302897 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1556288302897 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "main:main_inst\|ram_dual_port:prev_prev_row\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"main:main_inst\|ram_dual_port:prev_prev_row\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE prev_prev_row.mif " "Parameter INIT_FILE set to prev_prev_row.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "main:main_inst\|ram_dual_port:prev_row\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"main:main_inst\|ram_dual_port:prev_row\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE prev_row.mif " "Parameter INIT_FILE set to prev_row.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "main:main_inst\|ram_dual_port:output_image\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"main:main_inst\|ram_dual_port:output_image\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 18 " "Parameter WIDTHAD_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 262144 " "Parameter NUMWORDS_A set to 262144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 18 " "Parameter WIDTHAD_B set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 262144 " "Parameter NUMWORDS_B set to 262144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE output_image.mif " "Parameter INIT_FILE set to output_image.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "main:main_inst\|rom_dual_port:elaine_512_golden_output\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"main:main_inst\|rom_dual_port:elaine_512_golden_output\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 18 " "Parameter WIDTHAD_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 262144 " "Parameter NUMWORDS_A set to 262144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE elaine_512_golden_output.mif " "Parameter INIT_FILE set to elaine_512_golden_output.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "main:main_inst\|rom_dual_port:elaine_512_input\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"main:main_inst\|rom_dual_port:elaine_512_input\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 18 " "Parameter WIDTHAD_A set to 18" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 262144 " "Parameter NUMWORDS_A set to 262144" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE elaine_512_input.mif " "Parameter INIT_FILE set to elaine_512_input.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1556288304419 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1556288304419 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1556288304419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main_inst\|ram_dual_port:prev_prev_row\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"main:main_inst\|ram_dual_port:prev_prev_row\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556288304704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main_inst\|ram_dual_port:prev_prev_row\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"main:main_inst\|ram_dual_port:prev_prev_row\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288304707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288304707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288304707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288304707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288304707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288304707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288304707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288304707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288304707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288304707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288304707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288304707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288304707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288304707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE prev_prev_row.mif " "Parameter \"INIT_FILE\" = \"prev_prev_row.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288304707 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1556288304707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8el1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8el1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8el1 " "Found entity 1: altsyncram_8el1" {  } { { "db/altsyncram_8el1.tdf" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/db/altsyncram_8el1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556288305222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556288305222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main_inst\|ram_dual_port:prev_row\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"main:main_inst\|ram_dual_port:prev_row\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556288305259 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main_inst\|ram_dual_port:prev_row\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"main:main_inst\|ram_dual_port:prev_row\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288305261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288305261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288305261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288305261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288305261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288305261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288305261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288305261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288305261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288305261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288305261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288305261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288305261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288305261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE prev_row.mif " "Parameter \"INIT_FILE\" = \"prev_row.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288305261 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1556288305261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ctk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ctk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ctk1 " "Found entity 1: altsyncram_ctk1" {  } { { "db/altsyncram_ctk1.tdf" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/db/altsyncram_ctk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556288305714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556288305714 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main_inst\|ram_dual_port:output_image\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"main:main_inst\|ram_dual_port:output_image\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556288305763 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main_inst\|ram_dual_port:output_image\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"main:main_inst\|ram_dual_port:output_image\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288305770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288305770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 18 " "Parameter \"WIDTHAD_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288305770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 262144 " "Parameter \"NUMWORDS_A\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288305770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288305770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 18 " "Parameter \"WIDTHAD_B\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288305770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 262144 " "Parameter \"NUMWORDS_B\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288305770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288305770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288305770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288305770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288305770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288305770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288305770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288305770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE output_image.mif " "Parameter \"INIT_FILE\" = \"output_image.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288305770 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1556288305770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1nl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1nl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1nl1 " "Found entity 1: altsyncram_1nl1" {  } { { "db/altsyncram_1nl1.tdf" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/db/altsyncram_1nl1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556288306627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556288306627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_sma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_sma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_sma " "Found entity 1: decode_sma" {  } { { "db/decode_sma.tdf" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/db/decode_sma.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556288307041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556288307041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_l2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_l2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_l2a " "Found entity 1: decode_l2a" {  } { { "db/decode_l2a.tdf" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/db/decode_l2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556288307411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556288307411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_chb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_chb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_chb " "Found entity 1: mux_chb" {  } { { "db/mux_chb.tdf" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/db/mux_chb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556288307810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556288307810 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main_inst\|rom_dual_port:elaine_512_golden_output\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"main:main_inst\|rom_dual_port:elaine_512_golden_output\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556288307868 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main_inst\|rom_dual_port:elaine_512_golden_output\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"main:main_inst\|rom_dual_port:elaine_512_golden_output\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288307871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288307871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 18 " "Parameter \"WIDTHAD_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288307871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 262144 " "Parameter \"NUMWORDS_A\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288307871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288307871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288307871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288307871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288307871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288307871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE elaine_512_golden_output.mif " "Parameter \"INIT_FILE\" = \"elaine_512_golden_output.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288307871 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1556288307871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tf1 " "Found entity 1: altsyncram_5tf1" {  } { { "db/altsyncram_5tf1.tdf" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/db/altsyncram_5tf1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556288308719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556288308719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main_inst\|rom_dual_port:elaine_512_input\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"main:main_inst\|rom_dual_port:elaine_512_input\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556288308817 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main_inst\|rom_dual_port:elaine_512_input\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"main:main_inst\|rom_dual_port:elaine_512_input\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288308820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288308820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 18 " "Parameter \"WIDTHAD_A\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288308820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 262144 " "Parameter \"NUMWORDS_A\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288308820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288308820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288308820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288308820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288308820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288308820 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE elaine_512_input.mif " "Parameter \"INIT_FILE\" = \"elaine_512_input.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1556288308820 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1556288308820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c2f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c2f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c2f1 " "Found entity 1: altsyncram_c2f1" {  } { { "db/altsyncram_c2f1.tdf" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/db/altsyncram_c2f1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1556288309668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1556288309668 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1556288316066 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "108 " "108 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1556288319153 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/legup/legup-4.0/examples/pipeline/sobel/top.map.smsg " "Generated suppressed messages file /home/legup/legup-4.0/examples/pipeline/sobel/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1556288321573 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1556288325771 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556288325771 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "waitrequest " "No output dependent on input pin \"waitrequest\"" {  } { { "sobel.v" "" { Text "/home/legup/legup-4.0/examples/pipeline/sobel/sobel.v" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1556288329236 "|top|waitrequest"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1556288329236 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2421 " "Implemented 2421 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1556288329342 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1556288329342 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1600 " "Implemented 1600 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1556288329342 ""} { "Info" "ICUT_CUT_TM_RAMS" "784 " "Implemented 784 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1556288329342 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1556288329342 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 127 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 127 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1109 " "Peak virtual memory: 1109 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1556288329718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 26 10:18:49 2019 " "Processing ended: Fri Apr 26 10:18:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1556288329718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:20 " "Elapsed time: 00:01:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1556288329718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1556288329718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1556288329718 ""}
