# Benchmark "control_merge" written by ABC on Sun Jul 13 14:39:37 2025
.model control_merge
.inputs clk rst ins[0] ins[1] ins_valid[0] ins_valid[1] outs_ready \
 index_ready
.outputs ins_ready[0] ins_ready[1] outs outs_valid index index_valid

.latch        n30 control.fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n35 control.fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n40 control.tehb.dataReg  0
.latch        n45 control.tehb.control.fullReg  0

.names ins_valid[0] control.tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n28
01 1
.names control.tehb.control.fullReg new_n28 ins_ready[1]
01 1
.names control.tehb.dataReg control.tehb.control.fullReg new_n30_1
11 1
.names ins_ready[1] new_n30_1 index
00 0
.names ins[0] index new_n32
10 1
.names ins[1] index new_n33
11 1
.names new_n32 new_n33 outs
00 0
.names ins_valid[0] new_n28 new_n35_1
00 1
.names control.tehb.control.fullReg new_n35_1 new_n36
01 1
.names control.fork_dataless.regBlock[0].regblock.transmitValue new_n36 \
 outs_valid
10 1
.names control.fork_dataless.regBlock[1].regblock.transmitValue new_n36 \
 index_valid
10 1
.names outs_ready control.fork_dataless.regBlock[0].regblock.transmitValue \
 new_n39
01 1
.names index_ready control.fork_dataless.regBlock[1].regblock.transmitValue \
 new_n40_1
01 1
.names new_n39 new_n40_1 new_n41
00 1
.names rst new_n41 new_n42
00 1
.names new_n36 new_n42 n45
01 1
.names new_n39 n45 n30
01 0
.names new_n40_1 n45 n35
01 0
.names control.tehb.control.fullReg new_n35_1 new_n46
00 1
.names new_n41 new_n46 new_n47
01 1
.names control.tehb.dataReg new_n47 new_n48
10 1
.names new_n28 new_n47 new_n49
11 1
.names new_n48 new_n49 new_n50
00 1
.names rst new_n50 n40
00 1
.end
