
---------- Begin Simulation Statistics ----------
final_tick                                38199963125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 265506                       # Simulator instruction rate (inst/s)
host_mem_usage                                 663868                       # Number of bytes of host memory used
host_op_rate                                   289730                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   376.64                       # Real time elapsed on the host
host_tick_rate                              101423018                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000005                       # Number of instructions simulated
sim_ops                                     109123919                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.038200                       # Number of seconds simulated
sim_ticks                                 38199963125                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 403446098                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 71070143                       # number of cc regfile writes
system.cpu.committedInsts                   100000005                       # Number of Instructions Simulated
system.cpu.committedOps                     109123919                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.611199                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.611199                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                           25837                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               493782                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 21830470                       # Number of branches executed
system.cpu.iew.exec_nop                            35                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.850496                       # Inst execution rate
system.cpu.iew.exec_refs                     38973467                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   15914867                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  740070                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              23735542                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              90366                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             16328284                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           117888345                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              23058600                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            672634                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             113102228                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 85018                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 486354                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 85007                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            862                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       322265                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         171517                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  99769792                       # num instructions consuming a value
system.cpu.iew.wb_count                     112355899                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.599391                       # average fanout of values written-back
system.cpu.iew.wb_producers                  59801118                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.838285                       # insts written-back per cycle
system.cpu.iew.wb_sent                      112498754                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                112204516                       # number of integer regfile reads
system.cpu.int_regfile_writes                56362102                       # number of integer regfile writes
system.cpu.ipc                               1.636127                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.636127                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 3      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              74140441     65.16%     65.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               424191      0.37%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  197      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 2      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 27      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     65.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             23189643     20.38%     85.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            16020361     14.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              113774865                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    36658030                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.322198                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                20171999     55.03%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     55.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                9837275     26.84%     81.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               6648756     18.14%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              150432892                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          326208467                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    112355899                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         126653534                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  117707880                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 113774865                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              180430                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         8764367                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            906605                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            225                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     22280023                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      61094105                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.862289                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.134984                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            10411381     17.04%     17.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9741015     15.94%     32.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            21801830     35.69%     68.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            16279989     26.65%     95.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2709227      4.43%     99.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              150663      0.25%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        61094105                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.861502                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1327454                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           697257                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             23735542                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16328284                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               313372303                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 360229                       # number of misc regfile writes
system.cpu.numCycles                         61119942                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             298                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    95878                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   97204                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    90                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        27160                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         71249                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           87                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        59672                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1221                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       120216                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1221                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                25452264                       # Number of BP lookups
system.cpu.branchPred.condPredicted          20256134                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            643957                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             10448375                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10080560                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             96.479692                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1493128                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                347                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          360182                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             354148                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             6034                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1381                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         7645321                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls          180205                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            484801                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     59867797                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.822748                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.146759                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        19750280     32.99%     32.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        16706498     27.91%     60.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         6872238     11.48%     72.37% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         6318410     10.55%     82.93% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         2983779      4.98%     87.91% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1902562      3.18%     91.09% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1551888      2.59%     93.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1298675      2.17%     95.85% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2483467      4.15%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     59867797                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000005                       # Number of instructions committed
system.cpu.commit.opsCommitted              109123919                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    37273419                       # Number of memory references committed
system.cpu.commit.loads                      21632609                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                       90058                       # Number of memory barriers committed
system.cpu.commit.branches                   21269205                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                    87226995                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               1101808                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     71426310     65.45%     65.45% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       424190      0.39%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     21632609     19.82%     85.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     15640810     14.33%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    109123919                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2483467                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     35294712                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35294712                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35298083                       # number of overall hits
system.cpu.dcache.overall_hits::total        35298083                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       123931                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         123931                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       123972                       # number of overall misses
system.cpu.dcache.overall_misses::total        123972                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3260040624                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3260040624                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3260040624                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3260040624                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35418643                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35418643                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35422055                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35422055                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003499                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003499                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003500                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003500                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26305.287813                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26305.287813                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 26296.588133                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26296.588133                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        27457                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1648                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    16.660801                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        59628                       # number of writebacks
system.cpu.dcache.writebacks::total             59628                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        63830                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        63830                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        63830                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        63830                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        60101                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        60101                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        60138                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        60138                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1443317500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1443317500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1444608750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1444608750                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001697                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001697                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001698                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001698                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24014.866641                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24014.866641                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24021.562905                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24021.562905                       # average overall mshr miss latency
system.cpu.dcache.replacements                  59628                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20671733                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20671733                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        31858                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         31858                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    938103750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    938103750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20703591                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20703591                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001539                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001539                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 29446.410635                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 29446.410635                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         7799                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7799                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        24059                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24059                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    797589375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    797589375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001162                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001162                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33151.393449                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33151.393449                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14622979                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14622979                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        92073                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        92073                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2321936874                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2321936874                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14715052                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14715052                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006257                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006257                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 25218.434003                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 25218.434003                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        56031                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        56031                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36042                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36042                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    645728125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    645728125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002449                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002449                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 17915.990372                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17915.990372                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3371                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3371                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           41                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           41                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3412                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3412                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.012016                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.012016                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           37                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1291250                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1291250                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.010844                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.010844                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 34898.648649                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 34898.648649                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        90367                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        90367                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       316250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       316250                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        90371                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        90371                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000044                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000044                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 79062.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 79062.500000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       148750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       148750                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        74375                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        74375                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        90057                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        90057                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        90057                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        90057                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  38199963125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.184945                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35538647                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             60140                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            590.931942                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            221250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.184945                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998408                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998408                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          305                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         142470072                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        142470072                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38199963125                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  4048974                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               7805027                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  46176165                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               2577585                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 486354                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              9761002                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                159519                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              121222552                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               3364724                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  38199963125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  38199963125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  38199963125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38199963125                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             642910                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      118041090                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    25452264                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           11927836                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      59802712                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1291026                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  148                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2413                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles          409                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  30056978                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                   250                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           61094105                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.114481                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.065902                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  7117214     11.65%     11.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 10257603     16.79%     28.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 12233157     20.02%     48.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 31486131     51.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             61094105                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.416431                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.931302                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     30056467                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         30056467                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     30056467                       # number of overall hits
system.cpu.icache.overall_hits::total        30056467                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          509                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            509                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          509                       # number of overall misses
system.cpu.icache.overall_misses::total           509                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     35248117                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     35248117                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     35248117                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     35248117                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     30056976                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     30056976                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     30056976                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     30056976                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000017                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000017                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000017                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000017                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 69249.738703                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69249.738703                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 69249.738703                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69249.738703                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         9166                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           22                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               106                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    86.471698                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           22                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           40                       # number of writebacks
system.cpu.icache.writebacks::total                40                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          101                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          101                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          101                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          101                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          408                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          408                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          408                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          408                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     29929369                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29929369                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     29929369                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29929369                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000014                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000014                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73356.296569                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73356.296569                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73356.296569                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73356.296569                       # average overall mshr miss latency
system.cpu.icache.replacements                     40                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     30056467                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        30056467                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          509                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           509                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     35248117                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     35248117                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     30056976                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     30056976                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000017                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 69249.738703                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69249.738703                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          101                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          101                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          408                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          408                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     29929369                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29929369                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000014                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73356.296569                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73356.296569                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  38199963125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           367.498861                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            30056875                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               408                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          73668.811275                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             85625                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   367.498861                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.717771                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.717771                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          368                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         120228312                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        120228312                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38199963125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  38199963125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  38199963125                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  38199963125                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38199963125                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1718087                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 2102927                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   23                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 862                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 687473                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads               269121                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1636                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  38199963125                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 486354                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  7330806                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1888314                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2790103                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  45317627                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               3280901                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              119007436                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                962331                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                766327                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   1146                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                1138913                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           136741636                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   520531496                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                120718417                       # Number of integer rename lookups
system.cpu.rename.vecLookups                    98690                       # Number of vector rename lookups
system.cpu.rename.committedMaps             124074832                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 12666763                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                   90400                       # count of serializing insts renamed
system.cpu.rename.tempSerializing               90369                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4613526                       # count of insts added to the skid buffer
system.cpu.rob.reads                        174144405                       # The number of ROB reads
system.cpu.rob.writes                       234764935                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000005                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109123919                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   10                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                48968                       # number of demand (read+write) hits
system.l2.demand_hits::total                    48978                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  10                       # number of overall hits
system.l2.overall_hits::.cpu.data               48968                       # number of overall hits
system.l2.overall_hits::total                   48978                       # number of overall hits
system.l2.demand_misses::.cpu.inst                398                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              11172                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11570                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               398                       # number of overall misses
system.l2.overall_misses::.cpu.data             11172                       # number of overall misses
system.l2.overall_misses::total                 11570                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     29329375                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    931796250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        961125625                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     29329375                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    931796250                       # number of overall miss cycles
system.l2.overall_miss_latency::total       961125625                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              408                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            60140                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                60548                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             408                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           60140                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               60548                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.975490                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.185767                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.191088                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.975490                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.185767                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.191088                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 73691.896985                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83404.605263                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83070.494814                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 73691.896985                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83404.605263                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83070.494814                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     32600                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               26904                       # number of writebacks
system.l2.writebacks::total                     26904                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           397                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         11167                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11564                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          397                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        11167                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        33831                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            45395                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     26235250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    845041625                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    871276875                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     26235250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    845041625                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2075876222                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2947153097                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.973039                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.185683                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.190989                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.973039                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.185683                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.749736                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66083.753149                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75673.110504                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75343.901332                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66083.753149                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75673.110504                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 61360.179185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64922.416500                       # average overall mshr miss latency
system.l2.replacements                          27075                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        52666                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            52666                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        52666                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        52666                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         6915                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6915                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         6915                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6915                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        33831                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          33831                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2075876222                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2075876222                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 61360.179185                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 61360.179185                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             32436                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 32436                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            4981                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4981                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    419458125                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     419458125                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         37417                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             37417                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.133121                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.133121                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84211.629191                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84211.629191                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         4981                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4981                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    380897375                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    380897375                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.133121                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.133121                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76470.061233                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76470.061233                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          398                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              398                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     29329375                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     29329375                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          408                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            408                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.975490                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.975490                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 73691.896985                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73691.896985                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          397                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          397                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26235250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26235250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.973039                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.973039                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66083.753149                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66083.753149                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         16532                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16532                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         6191                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6191                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    512338125                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    512338125                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        22723                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         22723                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.272455                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.272455                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 82755.310128                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82755.310128                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         6186                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6186                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    464144250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    464144250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.272235                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.272235                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75031.401552                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75031.401552                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  38199963125                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  243293                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              243293                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 38019                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  38199963125                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15255.383589                       # Cycle average of tags in use
system.l2.tags.total_refs                      141169                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     92191                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.531267                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   2497000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   15235.600098                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.783491                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.929907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.001207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.931115                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         16128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          865                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5824                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         9280                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000610                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1053223                       # Number of tag accesses
system.l2.tags.data_accesses                  1053223                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38199963125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     26904.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     11145.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     32610.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001496561250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1453                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1453                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              120348                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              25517                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       44174                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      26904                       # Number of write requests accepted
system.mem_ctrls.readBursts                     44174                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    26904                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     22                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.50                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 44174                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                26904                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   31123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1457                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1453                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.372333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.364990                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    421.408197                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          1452     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15872-16383            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1453                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.494150                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.435154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.580529                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               66      4.54%      4.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1027     70.68%     75.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              224     15.42%     90.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               36      2.48%     93.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               15      1.03%     94.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               17      1.17%     95.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               15      1.03%     96.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               22      1.51%     97.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               15      1.03%     98.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               15      1.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1453                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2827136                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1721856                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     74.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     45.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   38199225000                       # Total gap between requests
system.mem_ctrls.avgGap                     537426.84                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        25408                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       713280                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      2087040                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1719808                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 665131.532113226363                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 18672269.333506066352                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 54634607.713381133974                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 45021195.292056970298                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          397                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        11167                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        32610                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        26904                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     10768500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    409076946                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   1060540261                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 820905578789                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27124.69                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36632.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     32521.93                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  30512398.85                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        25408                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       714688                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      2087040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2827136                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        25408                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        25408                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1721856                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1721856                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          397                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        11167                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        32610                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          44174                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        26904                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         26904                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       665132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     18709128                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     54634608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         74008867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       665132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       665132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     45074808                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        45074808                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     45074808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       665132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     18709128                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     54634608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       119083675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                44152                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               26872                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2743                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2754                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2748                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2744                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2849                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2891                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2757                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2720                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2803                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2766                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2764                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2766                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2652                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2753                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2674                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2768                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1675                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1656                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1659                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1754                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1654                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1658                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1751                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1648                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1686                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1712                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1618                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1714                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1636                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1707                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               652535707                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             220760000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1480385707                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14779.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33529.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               32498                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              12639                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.60                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           47.03                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        25887                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   175.591455                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   121.436450                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   193.328585                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        13603     52.55%     52.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         5540     21.40%     73.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4519     17.46%     91.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          583      2.25%     93.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          448      1.73%     95.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          324      1.25%     96.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          156      0.60%     97.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           99      0.38%     97.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          615      2.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        25887                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2825728                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1719808                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               73.972009                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               45.021195                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.93                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               63.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  38199963125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        93733920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        49820760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      158550840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      69948000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3015423840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  10190468550                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   6087338880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   19665284790                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   514.798528                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  15727703871                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1275560000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  21196699254                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        91099260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        48420405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      156694440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      70323840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3015423840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  10283134020                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   6009304800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   19674400605                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   515.037162                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  15522321677                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1275560000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  21402081448                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  38199963125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              39193                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        26904                       # Transaction distribution
system.membus.trans_dist::CleanEvict              171                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4981                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4981                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          39193                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       115423                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 115423                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4548992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4548992                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             44174                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   44174    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               44174                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  38199963125                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           205411100                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          232527658                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             23131                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        79570                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         7002                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             171                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            42243                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            37417                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           37417                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           408                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        22723                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          856                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       179908                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                180764                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        28672                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7665152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                7693824                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           69318                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1721856                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           129866                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010103                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.100004                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 128554     98.99%     98.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1312      1.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             129866                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  38199963125                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          149720000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            765624                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         112765620                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
