# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../Lab05_Machester_Reciever/Lab05_Machester_Reciever.srcs/sources_1/new/clk_gen.sv" \
"../../../../../Lab05_Machester_Reciever/Lab05_Machester_Reciever.srcs/sources_1/new/control_fsm.sv" \
"../../../../../Lab05_Machester_Reciever/Lab05_Machester_Reciever.srcs/sources_1/new/correlator.sv" \
"../../../../../Lab05_Machester_Reciever/Lab05_Machester_Reciever.srcs/sources_1/new/counter.sv" \
"../../../../../Lab05_Machester_Reciever/Lab05_Machester_Reciever.srcs/sources_1/new/datapath.sv" \
"../../../../../Lab05_Machester_Reciever/Lab05_Machester_Reciever.srcs/sources_1/new/dreg.sv" \
"../../../../Lab05_Constrained_Random_Simulation.srcs/sources_1/new/mr_random_tb.sv" \
"../../../../../Lab05_Machester_Reciever/Lab05_Machester_Reciever.srcs/sources_1/new/mx_rcvr.sv" \
"../../../../../Lab05_Machester_Reciever/Lab05_Machester_Reciever.srcs/sources_1/new/rate_enb.sv" \
"../../../../../Lab05_Machester_Reciever/Lab05_Machester_Reciever.srcs/sources_1/new/sh_reg.sv" \
"../../../../Lab05_Constrained_Random_Simulation.srcs/sources_1/new/single_pulser.sv" \
"../../../../Lab05_Constrained_Random_Simulation.srcs/sim_1/new/mr_random_top.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
