# do VHDLDemo.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:57 on Mar 17,2021
# vlog -work work AND2Gate.vo 
# -- Compiling module NAND2Gate
# -- Compiling module hard_block
# ** Warning: AND2Gate.vo(121): (vlog-13233) Design unit "hard_block" already exists and will be overwritten. Overwriting a VHDL entity with a Verilog module.
# 
# Top level modules:
# 	NAND2Gate
# End time: 18:31:58 on Mar 17,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:31:58 on Mar 17,2021
# vlog -work work Nand.vwf.vt 
# -- Compiling module NAND2Gate_vlg_vec_tst
# 
# Top level modules:
# 	NAND2Gate_vlg_vec_tst
# End time: 18:31:58 on Mar 17,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.NANDHome_vlg_vec_tst 
# Start time: 18:31:58 on Mar 17,2021
# ** Error: (vsim-3170) Could not find 'NANDHome_vlg_vec_tst'.
#         Searched libraries:
#             c:/intelfpga_lite/17.1/modelsim_ase/altera/verilog/cycloneive
#             c:/intelfpga_lite/17.1/modelsim_ase/altera/verilog/altera
#             c:/intelfpga_lite/17.1/modelsim_ase/altera/verilog/altera_mf
#             c:/intelfpga_lite/17.1/modelsim_ase/altera/verilog/220model
#             c:/intelfpga_lite/17.1/modelsim_ase/altera/verilog/sgate
#             c:/intelfpga_lite/17.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/LSDig/Trab1/part2/simulation/qsim/work
# Error loading design
# End time: 18:31:58 on Mar 17,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
