

================================================================
== Vivado HLS Report for 'layer2'
================================================================
* Date:           Fri Dec 15 20:46:57 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        FSRCNN_V1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.088|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  19967233|  19967233|  19967233|  19967233|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                     |       Latency       | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- Loop 1             |  19967232|  19967232|    311988|          -|          -|    64|    no    |
        | + Loop 1.1          |       792|       792|        66|          -|          -|    12|    no    |
        |  ++ Loop 1.1.1      |        64|        64|         1|          -|          -|    64|    no    |
        | + Loop 1.2          |      3752|      3752|        67|          -|          -|    56|    no    |
        |  ++ Loop 1.2.1      |        64|        64|         2|          1|          1|    64|    yes   |
        |  ++ Loop 1.2.2      |        64|        64|         2|          1|          1|    64|    yes   |
        | + Loop 1.3          |    307440|    307440|     25620|          -|          -|    12|    no    |
        |  ++ Loop 1.3.1      |     25424|     25424|       454|          -|          -|    56|    no    |
        |   +++ Loop 1.3.1.1  |        64|        64|         2|          1|          1|    64|    yes   |
        |   +++ Loop 1.3.1.2  |       256|       256|         4|          -|          -|    64|    no    |
        |   +++ Loop 1.3.1.3  |       128|       128|         2|          -|          -|    64|    no    |
        |  ++ Loop 1.3.2      |       192|       192|         3|          -|          -|    64|    no    |
        +---------------------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 3
  Pipeline-0 : II = 1, D = 2, States = { 6 7 }
  Pipeline-1 : II = 1, D = 2, States = { 9 10 }
  Pipeline-2 : II = 1, D = 2, States = { 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 4 3 
5 --> 6 9 11 
6 --> 8 7 
7 --> 6 
8 --> 5 
9 --> 8 10 
10 --> 9 
11 --> 12 2 
12 --> 13 23 
13 --> 14 
14 --> 16 15 
15 --> 14 
16 --> 17 
17 --> 18 21 
18 --> 19 
19 --> 20 
20 --> 17 
21 --> 22 12 
22 --> 21 
23 --> 24 
24 --> 25 11 
25 --> 26 
26 --> 24 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr2_out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str314, i32 0, i32 0, [1 x i8]* @p_str315, [1 x i8]* @p_str316, [1 x i8]* @p_str317, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str318, [1 x i8]* @p_str319)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr2_out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str307, i32 0, i32 0, [1 x i8]* @p_str308, [1 x i8]* @p_str309, [1 x i8]* @p_str310, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str311, [1 x i8]* @p_str312)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr2_out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str300, i32 0, i32 0, [1 x i8]* @p_str301, [1 x i8]* @p_str302, [1 x i8]* @p_str303, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str304, [1 x i8]* @p_str305)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr2_out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str293, i32 0, i32 0, [1 x i8]* @p_str294, [1 x i8]* @p_str295, [1 x i8]* @p_str296, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str297, [1 x i8]* @p_str298)"   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %corr2_out_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str286, i32 0, i32 0, [1 x i8]* @p_str287, [1 x i8]* @p_str288, [1 x i8]* @p_str289, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str290, [1 x i8]* @p_str291)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %corr2_out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str279, i32 0, i32 0, [1 x i8]* @p_str280, [1 x i8]* @p_str281, [1 x i8]* @p_str282, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str283, [1 x i8]* @p_str284)"   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr2_out_V_valid_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str272, i32 0, i32 0, [1 x i8]* @p_str273, [1 x i8]* @p_str274, [1 x i8]* @p_str275, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str276, [1 x i8]* @p_str277)"   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr1_out_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str265, i32 0, i32 0, [1 x i8]* @p_str266, [1 x i8]* @p_str267, [1 x i8]* @p_str268, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str269, [1 x i8]* @p_str270)"   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr1_out_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str258, i32 0, i32 0, [1 x i8]* @p_str259, [1 x i8]* @p_str260, [1 x i8]* @p_str261, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str262, [1 x i8]* @p_str263)"   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr1_out_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str251, i32 0, i32 0, [1 x i8]* @p_str252, [1 x i8]* @p_str253, [1 x i8]* @p_str254, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str255, [1 x i8]* @p_str256)"   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr1_out_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str244, i32 0, i32 0, [1 x i8]* @p_str245, [1 x i8]* @p_str246, [1 x i8]* @p_str247, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str248, [1 x i8]* @p_str249)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %corr1_out_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str237, i32 0, i32 0, [1 x i8]* @p_str238, [1 x i8]* @p_str239, [1 x i8]* @p_str240, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str241, [1 x i8]* @p_str242)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12* %corr1_out_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str230, i32 0, i32 0, [1 x i8]* @p_str231, [1 x i8]* @p_str232, [1 x i8]* @p_str233, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str234, [1 x i8]* @p_str235)"   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %corr1_out_V_valid_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str223, i32 0, i32 0, [1 x i8]* @p_str224, [1 x i8]* @p_str225, [1 x i8]* @p_str226, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str227, [1 x i8]* @p_str228)"   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%correlate_img_V_assi = alloca [64 x i12], align 2"   --->   Operation 41 'alloca' 'correlate_img_V_assi' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%img_channel_0_data_s = alloca [3584 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:298]   --->   Operation 42 'alloca' 'img_channel_0_data_s' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%img_channel_0_keep_s = alloca [3584 x i4], align 1" [FSRCNN_V1/FSRCNN.cpp:298]   --->   Operation 43 'alloca' 'img_channel_0_keep_s' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%img_channel_0_user_s = alloca [3584 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:298]   --->   Operation 44 'alloca' 'img_channel_0_user_s' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%img_channel_0_last_s = alloca [3584 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:298]   --->   Operation 45 'alloca' 'img_channel_0_last_s' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%img_channel_0_id_V = alloca [3584 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:298]   --->   Operation 46 'alloca' 'img_channel_0_id_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%img_channel_0_dest_s = alloca [3584 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:298]   --->   Operation 47 'alloca' 'img_channel_0_dest_s' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%channel_from_prev_ou = alloca [5508 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:299]   --->   Operation 48 'alloca' 'channel_from_prev_ou' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%out_layer_valid_V = alloca [768 x i1], align 1" [FSRCNN_V1/FSRCNN.cpp:302]   --->   Operation 49 'alloca' 'out_layer_valid_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%out_layer_data_V = alloca [768 x i12], align 2" [FSRCNN_V1/FSRCNN.cpp:302]   --->   Operation 50 'alloca' 'out_layer_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_1 : Operation 51 [1/1] (1.76ns)   --->   "br label %.preheader369" [FSRCNN_V1/FSRCNN.cpp:300]   --->   Operation 51 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.46>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%row_idx_0 = phi i7 [ 0, %arrayctor.loop1.preheader ], [ %row_idx, %.preheader369.loopexit ]"   --->   Operation 52 'phi' 'row_idx_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.48ns)   --->   "%icmp_ln300 = icmp eq i7 %row_idx_0, -64" [FSRCNN_V1/FSRCNN.cpp:300]   --->   Operation 53 'icmp' 'icmp_ln300' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 54 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.87ns)   --->   "%row_idx = add i7 %row_idx_0, 1" [FSRCNN_V1/FSRCNN.cpp:300]   --->   Operation 55 'add' 'row_idx' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln300, label %1, label %.preheader368.preheader" [FSRCNN_V1/FSRCNN.cpp:300]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.76ns)   --->   "br label %.preheader368" [FSRCNN_V1/FSRCNN.cpp:303]   --->   Operation 57 'br' <Predicate = (!icmp_ln300)> <Delay = 1.76>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "ret void" [FSRCNN_V1/FSRCNN.cpp:423]   --->   Operation 58 'ret' <Predicate = (icmp_ln300)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.28>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ %i, %.preheader368.loopexit ], [ 0, %.preheader368.preheader ]"   --->   Operation 59 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (1.30ns)   --->   "%icmp_ln303 = icmp eq i4 %i_0, -4" [FSRCNN_V1/FSRCNN.cpp:303]   --->   Operation 60 'icmp' 'icmp_ln303' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 61 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [FSRCNN_V1/FSRCNN.cpp:303]   --->   Operation 62 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln303, label %.preheader366.preheader, label %.preheader367.preheader" [FSRCNN_V1/FSRCNN.cpp:303]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_112 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %i_0, i6 0)" [FSRCNN_V1/FSRCNN.cpp:305]   --->   Operation 64 'bitconcatenate' 'tmp_112' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln304 = zext i10 %tmp_112 to i11" [FSRCNN_V1/FSRCNN.cpp:304]   --->   Operation 65 'zext' 'zext_ln304' <Predicate = (!icmp_ln303)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.76ns)   --->   "br label %.preheader367" [FSRCNN_V1/FSRCNN.cpp:304]   --->   Operation 66 'br' <Predicate = (!icmp_ln303)> <Delay = 1.76>
ST_3 : Operation 67 [1/1] (1.48ns)   --->   "%icmp_ln323 = icmp eq i7 %row_idx_0, 0" [FSRCNN_V1/FSRCNN.cpp:323]   --->   Operation 67 'icmp' 'icmp_ln323' <Predicate = (icmp_ln303)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (1.76ns)   --->   "br label %.preheader366" [FSRCNN_V1/FSRCNN.cpp:308]   --->   Operation 68 'br' <Predicate = (icmp_ln303)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 4.98>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%j_0 = phi i7 [ %j, %_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit ], [ 0, %.preheader367.preheader ]"   --->   Operation 69 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (1.48ns)   --->   "%icmp_ln304 = icmp eq i7 %j_0, -64" [FSRCNN_V1/FSRCNN.cpp:304]   --->   Operation 70 'icmp' 'icmp_ln304' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 71 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.87ns)   --->   "%j = add i7 %j_0, 1" [FSRCNN_V1/FSRCNN.cpp:304]   --->   Operation 72 'add' 'j' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %icmp_ln304, label %.preheader368.loopexit, label %_ZN8ap_fixedILi12ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit" [FSRCNN_V1/FSRCNN.cpp:304]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i7 %j_0 to i11" [FSRCNN_V1/FSRCNN.cpp:305]   --->   Operation 74 'zext' 'zext_ln203' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (1.73ns)   --->   "%add_ln203_50 = add i11 %zext_ln304, %zext_ln203" [FSRCNN_V1/FSRCNN.cpp:305]   --->   Operation 75 'add' 'add_ln203_50' <Predicate = (!icmp_ln304)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln203_82 = zext i11 %add_ln203_50 to i64" [FSRCNN_V1/FSRCNN.cpp:305]   --->   Operation 76 'zext' 'zext_ln203_82' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%out_layer_data_V_add = getelementptr [768 x i12]* %out_layer_data_V, i64 0, i64 %zext_ln203_82" [FSRCNN_V1/FSRCNN.cpp:305]   --->   Operation 77 'getelementptr' 'out_layer_data_V_add' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (3.25ns)   --->   "store i12 0, i12* %out_layer_data_V_add, align 2" [FSRCNN_V1/FSRCNN.cpp:305]   --->   Operation 78 'store' <Predicate = (!icmp_ln304)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "br label %.preheader367" [FSRCNN_V1/FSRCNN.cpp:304]   --->   Operation 79 'br' <Predicate = (!icmp_ln304)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "br label %.preheader368"   --->   Operation 80 'br' <Predicate = (icmp_ln304)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 2.40>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%current_input_channe = phi i6 [ %current_input_channe_12, %.loopexit353 ], [ 0, %.preheader366.preheader ]"   --->   Operation 81 'phi' 'current_input_channe' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (1.42ns)   --->   "%icmp_ln308 = icmp eq i6 %current_input_channe, -8" [FSRCNN_V1/FSRCNN.cpp:308]   --->   Operation 82 'icmp' 'icmp_ln308' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 56, i64 56, i64 56)"   --->   Operation 83 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (1.82ns)   --->   "%current_input_channe_12 = add i6 %current_input_channe, 1" [FSRCNN_V1/FSRCNN.cpp:308]   --->   Operation 84 'add' 'current_input_channe_12' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %icmp_ln308, label %.preheader351.preheader, label %.loopexit365" [FSRCNN_V1/FSRCNN.cpp:308]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_113 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %current_input_channe, i6 0)" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 86 'bitconcatenate' 'tmp_113' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln323 = zext i12 %tmp_113 to i13" [FSRCNN_V1/FSRCNN.cpp:323]   --->   Operation 87 'zext' 'zext_ln323' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %icmp_ln323, label %.preheader1.preheader, label %.preheader359.preheader" [FSRCNN_V1/FSRCNN.cpp:323]   --->   Operation 88 'br' <Predicate = (!icmp_ln308)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (1.76ns)   --->   "br label %.preheader359" [FSRCNN_V1/FSRCNN.cpp:348]   --->   Operation 89 'br' <Predicate = (!icmp_ln308 & !icmp_ln323)> <Delay = 1.76>
ST_5 : Operation 90 [1/1] (1.76ns)   --->   "br label %.preheader1" [FSRCNN_V1/FSRCNN.cpp:326]   --->   Operation 90 'br' <Predicate = (!icmp_ln308 & icmp_ln323)> <Delay = 1.76>
ST_5 : Operation 91 [1/1] (1.76ns)   --->   "br label %.preheader351" [FSRCNN_V1/FSRCNN.cpp:387]   --->   Operation 91 'br' <Predicate = (icmp_ln308)> <Delay = 1.76>

State 6 <SV = 4> <Delay = 2.46>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%index_input_element2 = phi i7 [ %index_input_element_35, %hls_label_14 ], [ 0, %.preheader359.preheader ]"   --->   Operation 92 'phi' 'index_input_element2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (1.48ns)   --->   "%icmp_ln348 = icmp eq i7 %index_input_element2, -64" [FSRCNN_V1/FSRCNN.cpp:348]   --->   Operation 93 'icmp' 'icmp_ln348' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 94 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (1.87ns)   --->   "%index_input_element_35 = add i7 %index_input_element2, 1" [FSRCNN_V1/FSRCNN.cpp:348]   --->   Operation 95 'add' 'index_input_element_35' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "br i1 %icmp_ln348, label %.loopexit353.loopexit, label %hls_label_14" [FSRCNN_V1/FSRCNN.cpp:348]   --->   Operation 96 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln203_85 = zext i7 %index_input_element2 to i13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 97 'zext' 'zext_ln203_85' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (1.54ns)   --->   "%add_ln203_52 = add i13 %zext_ln323, %zext_ln203_85" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 98 'add' 'add_ln203_52' <Predicate = (!icmp_ln348)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 5> <Delay = 6.88>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str31)" [FSRCNN_V1/FSRCNN.cpp:349]   --->   Operation 99 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:350]   --->   Operation 100 'specpipeline' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln203_86 = zext i13 %add_ln203_52 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 101 'zext' 'zext_ln203_86' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%img_channel_0_data_6 = getelementptr [3584 x i12]* %img_channel_0_data_s, i64 0, i64 %zext_ln203_86" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 102 'getelementptr' 'img_channel_0_data_6' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%img_channel_0_keep_5 = getelementptr [3584 x i4]* %img_channel_0_keep_s, i64 0, i64 %zext_ln203_86" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 103 'getelementptr' 'img_channel_0_keep_5' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%img_channel_0_user_5 = getelementptr [3584 x i1]* %img_channel_0_user_s, i64 0, i64 %zext_ln203_86" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 104 'getelementptr' 'img_channel_0_user_5' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%img_channel_0_last_5 = getelementptr [3584 x i1]* %img_channel_0_last_s, i64 0, i64 %zext_ln203_86" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 105 'getelementptr' 'img_channel_0_last_5' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%img_channel_0_id_V_3 = getelementptr [3584 x i1]* %img_channel_0_id_V, i64 0, i64 %zext_ln203_86" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 106 'getelementptr' 'img_channel_0_id_V_3' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%img_channel_0_dest_5 = getelementptr [3584 x i1]* %img_channel_0_dest_s, i64 0, i64 %zext_ln203_86" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 107 'getelementptr' 'img_channel_0_dest_5' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (3.63ns)   --->   "%empty_89 = call { i1, i12, i4, i1, i1, i1, i1 } @_ssdm_op_Read.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr1_out_V_valid_V, i12* %corr1_out_V_data_V, i4* %corr1_out_V_keep_V, i1* %corr1_out_V_user_V, i1* %corr1_out_V_last_V, i1* %corr1_out_V_id_V, i1* %corr1_out_V_dest_V)" [FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 108 'read' 'empty_89' <Predicate = (!icmp_ln348)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_data_V_14 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_89, 1" [FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 109 'extractvalue' 'tmp_data_V_14' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_keep_V_14 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_89, 2" [FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 110 'extractvalue' 'tmp_keep_V_14' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_user_V_13 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_89, 3" [FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 111 'extractvalue' 'tmp_user_V_13' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_last_V_14 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_89, 4" [FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 112 'extractvalue' 'tmp_last_V_14' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_id_V_14 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_89, 5" [FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 113 'extractvalue' 'tmp_id_V_14' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_dest_V_14 = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty_89, 6" [FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 114 'extractvalue' 'tmp_dest_V_14' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (3.25ns)   --->   "store i12 %tmp_data_V_14, i12* %img_channel_0_data_6, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 115 'store' <Predicate = (!icmp_ln348)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_7 : Operation 116 [1/1] (3.25ns)   --->   "store i4 %tmp_keep_V_14, i4* %img_channel_0_keep_5, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 116 'store' <Predicate = (!icmp_ln348)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_7 : Operation 117 [1/1] (3.25ns)   --->   "store i1 %tmp_user_V_13, i1* %img_channel_0_user_5, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 117 'store' <Predicate = (!icmp_ln348)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_7 : Operation 118 [1/1] (3.25ns)   --->   "store i1 %tmp_last_V_14, i1* %img_channel_0_last_5, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 118 'store' <Predicate = (!icmp_ln348)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_7 : Operation 119 [1/1] (3.25ns)   --->   "store i1 %tmp_id_V_14, i1* %img_channel_0_id_V_3, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 119 'store' <Predicate = (!icmp_ln348)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_7 : Operation 120 [1/1] (3.25ns)   --->   "store i1 %tmp_dest_V_14, i1* %img_channel_0_dest_5, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:351]   --->   Operation 120 'store' <Predicate = (!icmp_ln348)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%empty_90 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str31, i32 %tmp_s)" [FSRCNN_V1/FSRCNN.cpp:352]   --->   Operation 121 'specregionend' 'empty_90' <Predicate = (!icmp_ln348)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "br label %.preheader359" [FSRCNN_V1/FSRCNN.cpp:348]   --->   Operation 122 'br' <Predicate = (!icmp_ln348)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "br label %.loopexit353"   --->   Operation 123 'br' <Predicate = (!icmp_ln323)> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "br label %.loopexit353"   --->   Operation 124 'br' <Predicate = (icmp_ln323)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "br label %.preheader366" [FSRCNN_V1/FSRCNN.cpp:308]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 2.46>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%index_input_element1 = phi i7 [ %index_input_element, %hls_label_11 ], [ 0, %.preheader1.preheader ]"   --->   Operation 126 'phi' 'index_input_element1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 127 [1/1] (1.48ns)   --->   "%icmp_ln326 = icmp eq i7 %index_input_element1, -64" [FSRCNN_V1/FSRCNN.cpp:326]   --->   Operation 127 'icmp' 'icmp_ln326' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 128 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (1.87ns)   --->   "%index_input_element = add i7 %index_input_element1, 1" [FSRCNN_V1/FSRCNN.cpp:326]   --->   Operation 129 'add' 'index_input_element' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %icmp_ln326, label %.loopexit353.loopexit341, label %hls_label_11" [FSRCNN_V1/FSRCNN.cpp:326]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln203_83 = zext i7 %index_input_element1 to i13" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 131 'zext' 'zext_ln203_83' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (1.54ns)   --->   "%add_ln203_51 = add i13 %zext_ln323, %zext_ln203_83" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 132 'add' 'add_ln203_51' <Predicate = (!icmp_ln326)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 5> <Delay = 6.88>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str28)" [FSRCNN_V1/FSRCNN.cpp:327]   --->   Operation 133 'specregionbegin' 'tmp' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:328]   --->   Operation 134 'specpipeline' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln203_84 = zext i13 %add_ln203_51 to i64" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 135 'zext' 'zext_ln203_84' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%img_channel_0_data_5 = getelementptr [3584 x i12]* %img_channel_0_data_s, i64 0, i64 %zext_ln203_84" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 136 'getelementptr' 'img_channel_0_data_5' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%img_channel_0_keep_4 = getelementptr [3584 x i4]* %img_channel_0_keep_s, i64 0, i64 %zext_ln203_84" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 137 'getelementptr' 'img_channel_0_keep_4' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%img_channel_0_user_4 = getelementptr [3584 x i1]* %img_channel_0_user_s, i64 0, i64 %zext_ln203_84" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 138 'getelementptr' 'img_channel_0_user_4' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%img_channel_0_last_4 = getelementptr [3584 x i1]* %img_channel_0_last_s, i64 0, i64 %zext_ln203_84" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 139 'getelementptr' 'img_channel_0_last_4' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%img_channel_0_id_V_s = getelementptr [3584 x i1]* %img_channel_0_id_V, i64 0, i64 %zext_ln203_84" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 140 'getelementptr' 'img_channel_0_id_V_s' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%img_channel_0_dest_4 = getelementptr [3584 x i1]* %img_channel_0_dest_s, i64 0, i64 %zext_ln203_84" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 141 'getelementptr' 'img_channel_0_dest_4' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (3.63ns)   --->   "%empty = call { i1, i12, i4, i1, i1, i1, i1 } @_ssdm_op_Read.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr1_out_V_valid_V, i12* %corr1_out_V_data_V, i4* %corr1_out_V_keep_V, i1* %corr1_out_V_user_V, i1* %corr1_out_V_last_V, i1* %corr1_out_V_id_V, i1* %corr1_out_V_dest_V)" [FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 142 'read' 'empty' <Predicate = (!icmp_ln326)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 1" [FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 143 'extractvalue' 'tmp_data_V' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 2" [FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 144 'extractvalue' 'tmp_keep_V' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 3" [FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 145 'extractvalue' 'tmp_user_V' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 4" [FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 146 'extractvalue' 'tmp_last_V' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 5" [FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 147 'extractvalue' 'tmp_id_V' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i1, i12, i4, i1, i1, i1, i1 } %empty, 6" [FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 148 'extractvalue' 'tmp_dest_V' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (3.25ns)   --->   "store i12 %tmp_data_V, i12* %img_channel_0_data_5, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 149 'store' <Predicate = (!icmp_ln326)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 150 [1/1] (3.25ns)   --->   "store i4 %tmp_keep_V, i4* %img_channel_0_keep_4, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 150 'store' <Predicate = (!icmp_ln326)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 151 [1/1] (3.25ns)   --->   "store i1 %tmp_user_V, i1* %img_channel_0_user_4, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 151 'store' <Predicate = (!icmp_ln326)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 152 [1/1] (3.25ns)   --->   "store i1 %tmp_last_V, i1* %img_channel_0_last_4, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 152 'store' <Predicate = (!icmp_ln326)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 153 [1/1] (3.25ns)   --->   "store i1 %tmp_id_V, i1* %img_channel_0_id_V_s, align 1" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 153 'store' <Predicate = (!icmp_ln326)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 154 [1/1] (3.25ns)   --->   "store i1 %tmp_dest_V, i1* %img_channel_0_dest_4, align 2" [FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:329]   --->   Operation 154 'store' <Predicate = (!icmp_ln326)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%empty_88 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str28, i32 %tmp)" [FSRCNN_V1/FSRCNN.cpp:330]   --->   Operation 155 'specregionend' 'empty_88' <Predicate = (!icmp_ln326)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "br label %.preheader1" [FSRCNN_V1/FSRCNN.cpp:326]   --->   Operation 156 'br' <Predicate = (!icmp_ln326)> <Delay = 0.00>

State 11 <SV = 4> <Delay = 2.28>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%current_filter_0 = phi i4 [ %current_filter, %.preheader351.loopexit ], [ 0, %.preheader351.preheader ]"   --->   Operation 157 'phi' 'current_filter_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (1.30ns)   --->   "%icmp_ln387 = icmp eq i4 %current_filter_0, -4" [FSRCNN_V1/FSRCNN.cpp:387]   --->   Operation 158 'icmp' 'icmp_ln387' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 159 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (1.73ns)   --->   "%current_filter = add i4 %current_filter_0, 1" [FSRCNN_V1/FSRCNN.cpp:387]   --->   Operation 160 'add' 'current_filter' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "br i1 %icmp_ln387, label %.preheader369.loopexit, label %.preheader350.preheader" [FSRCNN_V1/FSRCNN.cpp:387]   --->   Operation 161 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln393 = zext i4 %current_filter_0 to i64" [FSRCNN_V1/FSRCNN.cpp:393]   --->   Operation 162 'zext' 'zext_ln393' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln162 = zext i4 %current_filter_0 to i11" [FSRCNN_V1/FSRCNN.cpp:418]   --->   Operation 163 'zext' 'zext_ln162' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_114 = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %current_filter_0, i6 0)" [FSRCNN_V1/FSRCNN.cpp:418]   --->   Operation 164 'bitconcatenate' 'tmp_114' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln389 = zext i10 %tmp_114 to i11" [FSRCNN_V1/FSRCNN.cpp:389]   --->   Operation 165 'zext' 'zext_ln389' <Predicate = (!icmp_ln387)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (1.76ns)   --->   "br label %.preheader350" [FSRCNN_V1/FSRCNN.cpp:389]   --->   Operation 166 'br' <Predicate = (!icmp_ln387)> <Delay = 1.76>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "br label %.preheader369"   --->   Operation 167 'br' <Predicate = (icmp_ln387)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 7.01>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%current_input_channe_19 = phi i6 [ 0, %.preheader350.preheader ], [ %current_input_channe_13, %.preheader350.loopexit ]"   --->   Operation 168 'phi' 'current_input_channe_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (1.42ns)   --->   "%icmp_ln389 = icmp eq i6 %current_input_channe_19, -8" [FSRCNN_V1/FSRCNN.cpp:389]   --->   Operation 169 'icmp' 'icmp_ln389' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 56, i64 56, i64 56)"   --->   Operation 170 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (1.82ns)   --->   "%current_input_channe_13 = add i6 %current_input_channe_19, 1" [FSRCNN_V1/FSRCNN.cpp:389]   --->   Operation 171 'add' 'current_input_channe_13' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "br i1 %icmp_ln389, label %.preheader.preheader, label %.preheader349.preheader" [FSRCNN_V1/FSRCNN.cpp:389]   --->   Operation 172 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_115 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %current_input_channe_19, i4 0)" [FSRCNN_V1/FSRCNN.cpp:393]   --->   Operation 173 'bitconcatenate' 'tmp_115' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln203_87 = zext i10 %tmp_115 to i11" [FSRCNN_V1/FSRCNN.cpp:393]   --->   Operation 174 'zext' 'zext_ln203_87' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_116 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %current_input_channe_19, i2 0)" [FSRCNN_V1/FSRCNN.cpp:393]   --->   Operation 175 'bitconcatenate' 'tmp_116' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln203_88 = zext i8 %tmp_116 to i11" [FSRCNN_V1/FSRCNN.cpp:393]   --->   Operation 176 'zext' 'zext_ln203_88' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln203 = sub i11 %zext_ln203_87, %zext_ln203_88" [FSRCNN_V1/FSRCNN.cpp:393]   --->   Operation 177 'sub' 'sub_ln203' <Predicate = (!icmp_ln389)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 178 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln203_53 = add i11 %sub_ln203, %zext_ln162" [FSRCNN_V1/FSRCNN.cpp:393]   --->   Operation 178 'add' 'add_ln203_53' <Predicate = (!icmp_ln389)> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i11 %add_ln203_53 to i64" [FSRCNN_V1/FSRCNN.cpp:393]   --->   Operation 179 'sext' 'sext_ln203' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%weights_layer2_V_0_a = getelementptr [672 x i6]* @weights_layer2_V_0, i64 0, i64 %sext_ln203" [FSRCNN_V1/FSRCNN.cpp:393]   --->   Operation 180 'getelementptr' 'weights_layer2_V_0_a' <Predicate = (!icmp_ln389)> <Delay = 0.00>
ST_12 : Operation 181 [2/2] (3.25ns)   --->   "%subfilter_layer_0_V = load i6* %weights_layer2_V_0_a, align 1" [FSRCNN_V1/FSRCNN.cpp:393]   --->   Operation 181 'load' 'subfilter_layer_0_V' <Predicate = (!icmp_ln389)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 12> <ROM>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%biases_layer2_V_addr = getelementptr [12 x i4]* @biases_layer2_V, i64 0, i64 %zext_ln393" [FSRCNN_V1/FSRCNN.cpp:411]   --->   Operation 182 'getelementptr' 'biases_layer2_V_addr' <Predicate = (icmp_ln389)> <Delay = 0.00>
ST_12 : Operation 183 [2/2] (3.25ns)   --->   "%p_Val2_27 = load i4* %biases_layer2_V_addr, align 1" [FSRCNN_V1/FSRCNN.cpp:411]   --->   Operation 183 'load' 'p_Val2_27' <Predicate = (icmp_ln389)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 12> <ROM>

State 13 <SV = 6> <Delay = 3.25>
ST_13 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_117 = call i12 @_ssdm_op_BitConcatenate.i12.i6.i6(i6 %current_input_channe_19, i6 0)" [FSRCNN_V1/FSRCNN.cpp:400]   --->   Operation 184 'bitconcatenate' 'tmp_117' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln203_89 = zext i12 %tmp_117 to i13" [FSRCNN_V1/FSRCNN.cpp:393]   --->   Operation 185 'zext' 'zext_ln203_89' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 186 [1/2] (3.25ns)   --->   "%subfilter_layer_0_V = load i6* %weights_layer2_V_0_a, align 1" [FSRCNN_V1/FSRCNN.cpp:393]   --->   Operation 186 'load' 'subfilter_layer_0_V' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 12> <ROM>
ST_13 : Operation 187 [1/1] (1.76ns)   --->   "br label %.preheader347.0" [FSRCNN_V1/FSRCNN.cpp:397]   --->   Operation 187 'br' <Predicate = true> <Delay = 1.76>

State 14 <SV = 7> <Delay = 4.80>
ST_14 : Operation 188 [1/1] (0.00ns)   --->   "%index_input_element2_24 = phi i7 [ %add_ln397, %hls_label_18 ], [ 0, %.preheader349.preheader ]" [FSRCNN_V1/FSRCNN.cpp:397]   --->   Operation 188 'phi' 'index_input_element2_24' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 189 [1/1] (1.48ns)   --->   "%icmp_ln397 = icmp eq i7 %index_input_element2_24, -64" [FSRCNN_V1/FSRCNN.cpp:397]   --->   Operation 189 'icmp' 'icmp_ln397' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 190 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 191 [1/1] (1.87ns)   --->   "%add_ln397 = add i7 %index_input_element2_24, 1" [FSRCNN_V1/FSRCNN.cpp:397]   --->   Operation 191 'add' 'add_ln397' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 192 [1/1] (0.00ns)   --->   "br i1 %icmp_ln397, label %.preheader348.1, label %hls_label_18" [FSRCNN_V1/FSRCNN.cpp:397]   --->   Operation 192 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln203_90 = zext i7 %index_input_element2_24 to i13" [FSRCNN_V1/FSRCNN.cpp:400]   --->   Operation 193 'zext' 'zext_ln203_90' <Predicate = (!icmp_ln397)> <Delay = 0.00>
ST_14 : Operation 194 [1/1] (1.54ns)   --->   "%add_ln203_54 = add i13 %zext_ln203_89, %zext_ln203_90" [FSRCNN_V1/FSRCNN.cpp:400]   --->   Operation 194 'add' 'add_ln203_54' <Predicate = (!icmp_ln397)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln203_91 = zext i13 %add_ln203_54 to i64" [FSRCNN_V1/FSRCNN.cpp:400]   --->   Operation 195 'zext' 'zext_ln203_91' <Predicate = (!icmp_ln397)> <Delay = 0.00>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "%img_channel_0_data_7 = getelementptr [3584 x i12]* %img_channel_0_data_s, i64 0, i64 %zext_ln203_91" [FSRCNN_V1/FSRCNN.cpp:400]   --->   Operation 196 'getelementptr' 'img_channel_0_data_7' <Predicate = (!icmp_ln397)> <Delay = 0.00>
ST_14 : Operation 197 [2/2] (3.25ns)   --->   "%img_channel_0_data_8 = load i12* %img_channel_0_data_7, align 2" [FSRCNN_V1/FSRCNN.cpp:400]   --->   Operation 197 'load' 'img_channel_0_data_8' <Predicate = (!icmp_ln397)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>

State 15 <SV = 8> <Delay = 6.50>
ST_15 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_36 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str35)" [FSRCNN_V1/FSRCNN.cpp:398]   --->   Operation 198 'specregionbegin' 'tmp_36' <Predicate = (!icmp_ln397)> <Delay = 0.00>
ST_15 : Operation 199 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str17) nounwind" [FSRCNN_V1/FSRCNN.cpp:399]   --->   Operation 199 'specpipeline' <Predicate = (!icmp_ln397)> <Delay = 0.00>
ST_15 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln400 = zext i7 %index_input_element2_24 to i64" [FSRCNN_V1/FSRCNN.cpp:400]   --->   Operation 200 'zext' 'zext_ln400' <Predicate = (!icmp_ln397)> <Delay = 0.00>
ST_15 : Operation 201 [1/1] (0.00ns)   --->   "%channel_from_prev_ou_8 = getelementptr [5508 x i12]* %channel_from_prev_ou, i64 0, i64 %zext_ln400" [FSRCNN_V1/FSRCNN.cpp:400]   --->   Operation 201 'getelementptr' 'channel_from_prev_ou_8' <Predicate = (!icmp_ln397)> <Delay = 0.00>
ST_15 : Operation 202 [1/2] (3.25ns)   --->   "%img_channel_0_data_8 = load i12* %img_channel_0_data_7, align 2" [FSRCNN_V1/FSRCNN.cpp:400]   --->   Operation 202 'load' 'img_channel_0_data_8' <Predicate = (!icmp_ln397)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_15 : Operation 203 [1/1] (3.25ns)   --->   "store i12 %img_channel_0_data_8, i12* %channel_from_prev_ou_8, align 2" [FSRCNN_V1/FSRCNN.cpp:400]   --->   Operation 203 'store' <Predicate = (!icmp_ln397)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_15 : Operation 204 [1/1] (0.00ns)   --->   "%empty_91 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str35, i32 %tmp_36)" [FSRCNN_V1/FSRCNN.cpp:401]   --->   Operation 204 'specregionend' 'empty_91' <Predicate = (!icmp_ln397)> <Delay = 0.00>
ST_15 : Operation 205 [1/1] (0.00ns)   --->   "br label %.preheader347.0" [FSRCNN_V1/FSRCNN.cpp:397]   --->   Operation 205 'br' <Predicate = (!icmp_ln397)> <Delay = 0.00>

State 16 <SV = 8> <Delay = 1.76>
ST_16 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i6 %subfilter_layer_0_V to i16" [FSRCNN_V1/FSRCNN.cpp:46->FSRCNN_V1/FSRCNN.cpp:403]   --->   Operation 206 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 207 [1/1] (1.76ns)   --->   "br label %0" [FSRCNN_V1/FSRCNN.cpp:46->FSRCNN_V1/FSRCNN.cpp:403]   --->   Operation 207 'br' <Predicate = true> <Delay = 1.76>

State 17 <SV = 9> <Delay = 3.25>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "%index_0_i = phi i7 [ 0, %.preheader348.1 ], [ %index, %hls_label_0 ]"   --->   Operation 208 'phi' 'index_0_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 209 [1/1] (1.48ns)   --->   "%icmp_ln46 = icmp eq i7 %index_0_i, -64" [FSRCNN_V1/FSRCNN.cpp:46->FSRCNN_V1/FSRCNN.cpp:403]   --->   Operation 209 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 210 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 210 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 211 [1/1] (1.87ns)   --->   "%index = add i7 %index_0_i, 1" [FSRCNN_V1/FSRCNN.cpp:46->FSRCNN_V1/FSRCNN.cpp:403]   --->   Operation 211 'add' 'index' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 212 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %CORRELATE.exit.preheader, label %hls_label_0" [FSRCNN_V1/FSRCNN.cpp:46->FSRCNN_V1/FSRCNN.cpp:403]   --->   Operation 212 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i7 %index_0_i to i64" [FSRCNN_V1/FSRCNN.cpp:62->FSRCNN_V1/FSRCNN.cpp:403]   --->   Operation 213 'zext' 'zext_ln62' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_17 : Operation 214 [1/1] (0.00ns)   --->   "%channel_from_prev_ou_9 = getelementptr [5508 x i12]* %channel_from_prev_ou, i64 0, i64 %zext_ln62" [FSRCNN_V1/FSRCNN.cpp:62->FSRCNN_V1/FSRCNN.cpp:403]   --->   Operation 214 'getelementptr' 'channel_from_prev_ou_9' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_17 : Operation 215 [2/2] (3.25ns)   --->   "%channel_from_prev_ou_10 = load i12* %channel_from_prev_ou_9, align 2" [FSRCNN_V1/FSRCNN.cpp:62->FSRCNN_V1/FSRCNN.cpp:403]   --->   Operation 215 'load' 'channel_from_prev_ou_10' <Predicate = (!icmp_ln46)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_17 : Operation 216 [1/1] (1.76ns)   --->   "br label %CORRELATE.exit" [FSRCNN_V1/FSRCNN.cpp:404]   --->   Operation 216 'br' <Predicate = (icmp_ln46)> <Delay = 1.76>

State 18 <SV = 10> <Delay = 3.25>
ST_18 : Operation 217 [1/2] (3.25ns)   --->   "%channel_from_prev_ou_10 = load i12* %channel_from_prev_ou_9, align 2" [FSRCNN_V1/FSRCNN.cpp:62->FSRCNN_V1/FSRCNN.cpp:403]   --->   Operation 217 'load' 'channel_from_prev_ou_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>

State 19 <SV = 11> <Delay = 6.38>
ST_19 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i12 %channel_from_prev_ou_10 to i16" [FSRCNN_V1/FSRCNN.cpp:62->FSRCNN_V1/FSRCNN.cpp:403]   --->   Operation 218 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 219 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V = mul i16 %sext_ln1118_3, %sext_ln46" [FSRCNN_V1/FSRCNN.cpp:62->FSRCNN_V1/FSRCNN.cpp:403]   --->   Operation 219 'mul' 'r_V' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 220 [1/1] (0.00ns)   --->   "%sum_V = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %r_V, i32 4, i32 15)" [FSRCNN_V1/FSRCNN.cpp:62->FSRCNN_V1/FSRCNN.cpp:403]   --->   Operation 220 'partselect' 'sum_V' <Predicate = true> <Delay = 0.00>

State 20 <SV = 12> <Delay = 2.32>
ST_20 : Operation 221 [1/1] (0.00ns)   --->   "%correlate_img_V_assi_3 = getelementptr [64 x i12]* %correlate_img_V_assi, i64 0, i64 %zext_ln62" [FSRCNN_V1/FSRCNN.cpp:68->FSRCNN_V1/FSRCNN.cpp:403]   --->   Operation 221 'getelementptr' 'correlate_img_V_assi_3' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 222 [1/1] (2.32ns)   --->   "store i12 %sum_V, i12* %correlate_img_V_assi_3, align 2" [FSRCNN_V1/FSRCNN.cpp:68->FSRCNN_V1/FSRCNN.cpp:403]   --->   Operation 222 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_20 : Operation 223 [1/1] (0.00ns)   --->   "br label %0" [FSRCNN_V1/FSRCNN.cpp:46->FSRCNN_V1/FSRCNN.cpp:403]   --->   Operation 223 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 10> <Delay = 4.98>
ST_21 : Operation 224 [1/1] (0.00ns)   --->   "%index_input_element2_25 = phi i7 [ %index_input_element_37, %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65 ], [ 0, %CORRELATE.exit.preheader ]"   --->   Operation 224 'phi' 'index_input_element2_25' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 225 [1/1] (1.48ns)   --->   "%icmp_ln404 = icmp eq i7 %index_input_element2_25, -64" [FSRCNN_V1/FSRCNN.cpp:404]   --->   Operation 225 'icmp' 'icmp_ln404' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 226 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 226 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 227 [1/1] (1.87ns)   --->   "%index_input_element_37 = add i7 %index_input_element2_25, 1" [FSRCNN_V1/FSRCNN.cpp:404]   --->   Operation 227 'add' 'index_input_element_37' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 228 [1/1] (0.00ns)   --->   "br i1 %icmp_ln404, label %.preheader350.loopexit, label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i65" [FSRCNN_V1/FSRCNN.cpp:404]   --->   Operation 228 'br' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln406 = zext i7 %index_input_element2_25 to i64" [FSRCNN_V1/FSRCNN.cpp:406]   --->   Operation 229 'zext' 'zext_ln406' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_21 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i7 %index_input_element2_25 to i11" [FSRCNN_V1/FSRCNN.cpp:406]   --->   Operation 230 'zext' 'zext_ln1265' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_21 : Operation 231 [1/1] (1.73ns)   --->   "%add_ln1265 = add i11 %zext_ln389, %zext_ln1265" [FSRCNN_V1/FSRCNN.cpp:406]   --->   Operation 231 'add' 'add_ln1265' <Predicate = (!icmp_ln404)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln1265_8 = zext i11 %add_ln1265 to i64" [FSRCNN_V1/FSRCNN.cpp:406]   --->   Operation 232 'zext' 'zext_ln1265_8' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_21 : Operation 233 [1/1] (0.00ns)   --->   "%out_layer_data_V_add_9 = getelementptr [768 x i12]* %out_layer_data_V, i64 0, i64 %zext_ln1265_8" [FSRCNN_V1/FSRCNN.cpp:406]   --->   Operation 233 'getelementptr' 'out_layer_data_V_add_9' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_21 : Operation 234 [2/2] (3.25ns)   --->   "%p_Val2_31 = load i12* %out_layer_data_V_add_9, align 2" [FSRCNN_V1/FSRCNN.cpp:406]   --->   Operation 234 'load' 'p_Val2_31' <Predicate = (!icmp_ln404)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_21 : Operation 235 [1/1] (0.00ns)   --->   "%correlate_img_V_assi_4 = getelementptr [64 x i12]* %correlate_img_V_assi, i64 0, i64 %zext_ln406" [FSRCNN_V1/FSRCNN.cpp:406]   --->   Operation 235 'getelementptr' 'correlate_img_V_assi_4' <Predicate = (!icmp_ln404)> <Delay = 0.00>
ST_21 : Operation 236 [2/2] (2.32ns)   --->   "%p_Val2_32 = load i12* %correlate_img_V_assi_4, align 2" [FSRCNN_V1/FSRCNN.cpp:406]   --->   Operation 236 'load' 'p_Val2_32' <Predicate = (!icmp_ln404)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_21 : Operation 237 [1/1] (0.00ns)   --->   "br label %.preheader350"   --->   Operation 237 'br' <Predicate = (icmp_ln404)> <Delay = 0.00>

State 22 <SV = 11> <Delay = 8.05>
ST_22 : Operation 238 [1/2] (3.25ns)   --->   "%p_Val2_31 = load i12* %out_layer_data_V_add_9, align 2" [FSRCNN_V1/FSRCNN.cpp:406]   --->   Operation 238 'load' 'p_Val2_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_22 : Operation 239 [1/2] (2.32ns)   --->   "%p_Val2_32 = load i12* %correlate_img_V_assi_4, align 2" [FSRCNN_V1/FSRCNN.cpp:406]   --->   Operation 239 'load' 'p_Val2_32' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_22 : Operation 240 [1/1] (1.54ns)   --->   "%add_ln703 = add i12 %p_Val2_32, %p_Val2_31" [FSRCNN_V1/FSRCNN.cpp:406]   --->   Operation 240 'add' 'add_ln703' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 241 [1/1] (3.25ns)   --->   "store i12 %add_ln703, i12* %out_layer_data_V_add_9, align 2" [FSRCNN_V1/FSRCNN.cpp:406]   --->   Operation 241 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_22 : Operation 242 [1/1] (0.00ns)   --->   "br label %CORRELATE.exit" [FSRCNN_V1/FSRCNN.cpp:404]   --->   Operation 242 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 6> <Delay = 3.25>
ST_23 : Operation 243 [1/2] (3.25ns)   --->   "%p_Val2_27 = load i4* %biases_layer2_V_addr, align 1" [FSRCNN_V1/FSRCNN.cpp:411]   --->   Operation 243 'load' 'p_Val2_27' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 4> <Depth = 12> <ROM>
ST_23 : Operation 244 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i4 %p_Val2_27 to i12" [FSRCNN_V1/FSRCNN.cpp:411]   --->   Operation 244 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i4 %p_Val2_27 to i11" [FSRCNN_V1/FSRCNN.cpp:411]   --->   Operation 245 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 246 [1/1] (1.76ns)   --->   "br label %.preheader" [FSRCNN_V1/FSRCNN.cpp:409]   --->   Operation 246 'br' <Predicate = true> <Delay = 1.76>

State 24 <SV = 7> <Delay = 4.98>
ST_24 : Operation 247 [1/1] (0.00ns)   --->   "%index_input_element2_26 = phi i7 [ %index_input_element_36, %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ], [ 0, %.preheader.preheader ]"   --->   Operation 247 'phi' 'index_input_element2_26' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 248 [1/1] (1.48ns)   --->   "%icmp_ln409 = icmp eq i7 %index_input_element2_26, -64" [FSRCNN_V1/FSRCNN.cpp:409]   --->   Operation 248 'icmp' 'icmp_ln409' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 249 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 249 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 250 [1/1] (1.87ns)   --->   "%index_input_element_36 = add i7 %index_input_element2_26, 1" [FSRCNN_V1/FSRCNN.cpp:409]   --->   Operation 250 'add' 'index_input_element_36' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 251 [1/1] (0.00ns)   --->   "br i1 %icmp_ln409, label %.preheader351.loopexit, label %_ZN13ap_fixed_baseILi13ELi9ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi12ELi8ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i" [FSRCNN_V1/FSRCNN.cpp:409]   --->   Operation 251 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i7 %index_input_element2_26 to i11" [FSRCNN_V1/FSRCNN.cpp:413]   --->   Operation 252 'zext' 'zext_ln321' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_24 : Operation 253 [1/1] (1.73ns)   --->   "%add_ln162 = add i11 %zext_ln389, %zext_ln321" [FSRCNN_V1/FSRCNN.cpp:418]   --->   Operation 253 'add' 'add_ln162' <Predicate = (!icmp_ln409)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 254 [1/1] (0.00ns)   --->   "%zext_ln162_8 = zext i11 %add_ln162 to i64" [FSRCNN_V1/FSRCNN.cpp:418]   --->   Operation 254 'zext' 'zext_ln162_8' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_24 : Operation 255 [1/1] (0.00ns)   --->   "%out_layer_valid_V_ad = getelementptr [768 x i1]* %out_layer_valid_V, i64 0, i64 %zext_ln162_8" [FSRCNN_V1/FSRCNN.cpp:418]   --->   Operation 255 'getelementptr' 'out_layer_valid_V_ad' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_24 : Operation 256 [1/1] (0.00ns)   --->   "%out_layer_data_V_add_10 = getelementptr [768 x i12]* %out_layer_data_V, i64 0, i64 %zext_ln162_8" [FSRCNN_V1/FSRCNN.cpp:411]   --->   Operation 256 'getelementptr' 'out_layer_data_V_add_10' <Predicate = (!icmp_ln409)> <Delay = 0.00>
ST_24 : Operation 257 [2/2] (3.25ns)   --->   "%p_Val2_s = load i12* %out_layer_data_V_add_10, align 2" [FSRCNN_V1/FSRCNN.cpp:411]   --->   Operation 257 'load' 'p_Val2_s' <Predicate = (!icmp_ln409)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_24 : Operation 258 [2/2] (2.56ns)   --->   "%tmp_valid_V = load i1* %out_layer_valid_V_ad, align 2" [FSRCNN_V1/FSRCNN.cpp:418]   --->   Operation 258 'load' 'tmp_valid_V' <Predicate = (!icmp_ln409)> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_24 : Operation 259 [1/1] (0.00ns)   --->   "br label %.preheader351"   --->   Operation 259 'br' <Predicate = (icmp_ln409)> <Delay = 0.00>

State 25 <SV = 8> <Delay = 4.89>
ST_25 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln411 = zext i7 %index_input_element2_26 to i64" [FSRCNN_V1/FSRCNN.cpp:411]   --->   Operation 260 'zext' 'zext_ln411' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 261 [1/1] (0.00ns)   --->   "%img_channel_0_keep_6 = getelementptr [3584 x i4]* %img_channel_0_keep_s, i64 0, i64 %zext_ln411" [FSRCNN_V1/FSRCNN.cpp:413]   --->   Operation 261 'getelementptr' 'img_channel_0_keep_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 262 [1/1] (0.00ns)   --->   "%img_channel_0_user_6 = getelementptr [3584 x i1]* %img_channel_0_user_s, i64 0, i64 %zext_ln411" [FSRCNN_V1/FSRCNN.cpp:414]   --->   Operation 262 'getelementptr' 'img_channel_0_user_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 263 [1/1] (0.00ns)   --->   "%img_channel_0_last_6 = getelementptr [3584 x i1]* %img_channel_0_last_s, i64 0, i64 %zext_ln411" [FSRCNN_V1/FSRCNN.cpp:415]   --->   Operation 263 'getelementptr' 'img_channel_0_last_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 264 [1/1] (0.00ns)   --->   "%img_channel_0_id_V_4 = getelementptr [3584 x i1]* %img_channel_0_id_V, i64 0, i64 %zext_ln411" [FSRCNN_V1/FSRCNN.cpp:416]   --->   Operation 264 'getelementptr' 'img_channel_0_id_V_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 265 [1/1] (0.00ns)   --->   "%img_channel_0_dest_6 = getelementptr [3584 x i1]* %img_channel_0_dest_s, i64 0, i64 %zext_ln411" [FSRCNN_V1/FSRCNN.cpp:417]   --->   Operation 265 'getelementptr' 'img_channel_0_dest_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 266 [1/2] (3.25ns)   --->   "%p_Val2_s = load i12* %out_layer_data_V_add_10, align 2" [FSRCNN_V1/FSRCNN.cpp:411]   --->   Operation 266 'load' 'p_Val2_s' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_25 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i12 %p_Val2_s to i11" [FSRCNN_V1/FSRCNN.cpp:411]   --->   Operation 267 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 268 [1/1] (1.54ns)   --->   "%aux_sum_V = add i12 %sext_ln1265, %p_Val2_s" [FSRCNN_V1/FSRCNN.cpp:411]   --->   Operation 268 'add' 'aux_sum_V' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 269 [1/1] (1.63ns)   --->   "%add_ln203 = add i11 %sext_ln703, %trunc_ln703" [FSRCNN_V1/FSRCNN.cpp:411]   --->   Operation 269 'add' 'add_ln203' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %aux_sum_V, i32 11)" [FSRCNN_V1/FSRCNN.cpp:7->FSRCNN_V1/FSRCNN.cpp:412]   --->   Operation 270 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 271 [2/2] (3.25ns)   --->   "%tmp_keep_V_15 = load i4* %img_channel_0_keep_6, align 2" [FSRCNN_V1/FSRCNN.cpp:413]   --->   Operation 271 'load' 'tmp_keep_V_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_25 : Operation 272 [2/2] (3.25ns)   --->   "%tmp_user_V_14 = load i1* %img_channel_0_user_6, align 1" [FSRCNN_V1/FSRCNN.cpp:414]   --->   Operation 272 'load' 'tmp_user_V_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_25 : Operation 273 [2/2] (3.25ns)   --->   "%tmp_last_V_15 = load i1* %img_channel_0_last_6, align 2" [FSRCNN_V1/FSRCNN.cpp:415]   --->   Operation 273 'load' 'tmp_last_V_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_25 : Operation 274 [2/2] (3.25ns)   --->   "%tmp_id_V_15 = load i1* %img_channel_0_id_V_4, align 1" [FSRCNN_V1/FSRCNN.cpp:416]   --->   Operation 274 'load' 'tmp_id_V_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_25 : Operation 275 [2/2] (3.25ns)   --->   "%tmp_dest_V_15 = load i1* %img_channel_0_dest_6, align 2" [FSRCNN_V1/FSRCNN.cpp:417]   --->   Operation 275 'load' 'tmp_dest_V_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_25 : Operation 276 [1/2] (2.56ns)   --->   "%tmp_valid_V = load i1* %out_layer_valid_V_ad, align 2" [FSRCNN_V1/FSRCNN.cpp:418]   --->   Operation 276 'load' 'tmp_valid_V' <Predicate = true> <Delay = 2.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>

State 26 <SV = 9> <Delay = 8.08>
ST_26 : Operation 277 [1/1] (1.99ns)   --->   "%icmp_ln1494 = icmp sgt i12 %aux_sum_V, 0" [FSRCNN_V1/FSRCNN.cpp:14->FSRCNN_V1/FSRCNN.cpp:412]   --->   Operation 277 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 278 [1/1] (0.69ns)   --->   "%select_ln7 = select i1 %tmp_63, i12 %aux_sum_V, i12 0" [FSRCNN_V1/FSRCNN.cpp:7->FSRCNN_V1/FSRCNN.cpp:412]   --->   Operation 278 'select' 'select_ln7' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i12 %select_ln7 to i15" [FSRCNN_V1/FSRCNN.cpp:412]   --->   Operation 279 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 280 [1/1] (0.00ns)   --->   "%shl_ln = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %select_ln7, i2 0)" [FSRCNN_V1/FSRCNN.cpp:412]   --->   Operation 280 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 281 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i14 %shl_ln to i15" [FSRCNN_V1/FSRCNN.cpp:412]   --->   Operation 281 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 282 [1/1] (1.81ns)   --->   "%r_V_2 = add i15 %sext_ln1118, %sext_ln1118_2" [FSRCNN_V1/FSRCNN.cpp:412]   --->   Operation 282 'add' 'r_V_2' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%select_ln14 = select i1 %icmp_ln1494, i11 %add_ln203, i11 0" [FSRCNN_V1/FSRCNN.cpp:14->FSRCNN_V1/FSRCNN.cpp:412]   --->   Operation 283 'select' 'select_ln14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%lhs_V = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %select_ln14, i4 0)" [FSRCNN_V1/FSRCNN.cpp:412]   --->   Operation 284 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%zext_ln728 = zext i15 %lhs_V to i16" [FSRCNN_V1/FSRCNN.cpp:412]   --->   Operation 285 'zext' 'zext_ln728' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%sext_ln1192 = sext i15 %r_V_2 to i16" [FSRCNN_V1/FSRCNN.cpp:412]   --->   Operation 286 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 287 [1/1] (1.94ns) (out node of the LUT)   --->   "%ret_V = add i16 %zext_ln728, %sext_ln1192" [FSRCNN_V1/FSRCNN.cpp:412]   --->   Operation 287 'add' 'ret_V' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_data_V_15 = call i12 @_ssdm_op_PartSelect.i12.i16.i32.i32(i16 %ret_V, i32 4, i32 15)" [FSRCNN_V1/FSRCNN.cpp:412]   --->   Operation 288 'partselect' 'tmp_data_V_15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 289 [1/1] (3.25ns)   --->   "store i12 %tmp_data_V_15, i12* %out_layer_data_V_add_10, align 2" [FSRCNN_V1/FSRCNN.cpp:412]   --->   Operation 289 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_26 : Operation 290 [1/2] (3.25ns)   --->   "%tmp_keep_V_15 = load i4* %img_channel_0_keep_6, align 2" [FSRCNN_V1/FSRCNN.cpp:413]   --->   Operation 290 'load' 'tmp_keep_V_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_26 : Operation 291 [1/2] (3.25ns)   --->   "%tmp_user_V_14 = load i1* %img_channel_0_user_6, align 1" [FSRCNN_V1/FSRCNN.cpp:414]   --->   Operation 291 'load' 'tmp_user_V_14' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_26 : Operation 292 [1/2] (3.25ns)   --->   "%tmp_last_V_15 = load i1* %img_channel_0_last_6, align 2" [FSRCNN_V1/FSRCNN.cpp:415]   --->   Operation 292 'load' 'tmp_last_V_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_26 : Operation 293 [1/2] (3.25ns)   --->   "%tmp_id_V_15 = load i1* %img_channel_0_id_V_4, align 1" [FSRCNN_V1/FSRCNN.cpp:416]   --->   Operation 293 'load' 'tmp_id_V_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_26 : Operation 294 [1/2] (3.25ns)   --->   "%tmp_dest_V_15 = load i1* %img_channel_0_dest_6, align 2" [FSRCNN_V1/FSRCNN.cpp:417]   --->   Operation 294 'load' 'tmp_dest_V_15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 768> <RAM>
ST_26 : Operation 295 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i1P.i12P.i4P.i1P.i1P.i1P.i1P(i1* %corr2_out_V_valid_V, i12* %corr2_out_V_data_V, i4* %corr2_out_V_keep_V, i1* %corr2_out_V_user_V, i1* %corr2_out_V_last_V, i1* %corr2_out_V_id_V, i1* %corr2_out_V_dest_V, i1 %tmp_valid_V, i12 %tmp_data_V_15, i4 %tmp_keep_V_15, i1 %tmp_user_V_14, i1 %tmp_last_V_15, i1 %tmp_id_V_15, i1 %tmp_dest_V_15)" [FSRCNN_V1/FSRCNN.cpp:418]   --->   Operation 295 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_26 : Operation 296 [1/1] (0.00ns)   --->   "br label %.preheader" [FSRCNN_V1/FSRCNN.cpp:409]   --->   Operation 296 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('row_idx') with incoming values : ('row_idx', FSRCNN_V1/FSRCNN.cpp:300) [43]  (1.77 ns)

 <State 2>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln300', FSRCNN_V1/FSRCNN.cpp:300) [44]  (1.49 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 2.28ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln303', FSRCNN_V1/FSRCNN.cpp:303) [52]  (1.3 ns)
	blocking operation 0.978 ns on control path)

 <State 4>: 4.98ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', FSRCNN_V1/FSRCNN.cpp:304) [61]  (0 ns)
	'add' operation ('add_ln203_50', FSRCNN_V1/FSRCNN.cpp:305) [68]  (1.73 ns)
	'getelementptr' operation ('out_layer_data_V_add', FSRCNN_V1/FSRCNN.cpp:305) [70]  (0 ns)
	'store' operation ('store_ln305', FSRCNN_V1/FSRCNN.cpp:305) of constant 0 on array 'out_layer.data.V', FSRCNN_V1/FSRCNN.cpp:302 [71]  (3.25 ns)

 <State 5>: 2.4ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln308', FSRCNN_V1/FSRCNN.cpp:308) [80]  (1.43 ns)
	blocking operation 0.978 ns on control path)

 <State 6>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln348', FSRCNN_V1/FSRCNN.cpp:348) [92]  (1.49 ns)
	blocking operation 0.978 ns on control path)

 <State 7>: 6.89ns
The critical path consists of the following:
	fifo read on port 'corr1_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:351) [108]  (3.63 ns)
	'store' operation ('store_ln199', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:351) of variable 'tmp.data.V', FSRCNN_V1/FSRCNN.cpp:351 on array 'img_channel[0].data.V', FSRCNN_V1/FSRCNN.cpp:298 [115]  (3.25 ns)

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 2.47ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln326', FSRCNN_V1/FSRCNN.cpp:326) [129]  (1.49 ns)
	blocking operation 0.978 ns on control path)

 <State 10>: 6.89ns
The critical path consists of the following:
	fifo read on port 'corr1_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:329) [145]  (3.63 ns)
	'store' operation ('store_ln199', FSRCNN_V1/wrapper.hpp:199->FSRCNN_V1/FSRCNN.cpp:329) of variable 'tmp.data.V', FSRCNN_V1/FSRCNN.cpp:329 on array 'img_channel[0].data.V', FSRCNN_V1/FSRCNN.cpp:298 [152]  (3.25 ns)

 <State 11>: 2.28ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln387', FSRCNN_V1/FSRCNN.cpp:387) [168]  (1.3 ns)
	blocking operation 0.978 ns on control path)

 <State 12>: 7.01ns
The critical path consists of the following:
	'phi' operation ('current_input_channel') with incoming values : ('current_input_channel', FSRCNN_V1/FSRCNN.cpp:389) [179]  (0 ns)
	'sub' operation ('sub_ln203', FSRCNN_V1/FSRCNN.cpp:393) [189]  (0 ns)
	'add' operation ('add_ln203_53', FSRCNN_V1/FSRCNN.cpp:393) [190]  (3.76 ns)
	'getelementptr' operation ('weights_layer2_V_0_a', FSRCNN_V1/FSRCNN.cpp:393) [192]  (0 ns)
	'load' operation ('subfilter_layer[0].V', FSRCNN_V1/FSRCNN.cpp:393) on array 'weights_layer2_V_0' [195]  (3.25 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'load' operation ('subfilter_layer[0].V', FSRCNN_V1/FSRCNN.cpp:393) on array 'weights_layer2_V_0' [195]  (3.25 ns)

 <State 14>: 4.8ns
The critical path consists of the following:
	'phi' operation ('index_input_element2_24', FSRCNN_V1/FSRCNN.cpp:397) with incoming values : ('add_ln397', FSRCNN_V1/FSRCNN.cpp:397) [198]  (0 ns)
	'add' operation ('add_ln203_54', FSRCNN_V1/FSRCNN.cpp:400) [208]  (1.55 ns)
	'getelementptr' operation ('img_channel_0_data_7', FSRCNN_V1/FSRCNN.cpp:400) [210]  (0 ns)
	'load' operation ('img_channel_0_data_8', FSRCNN_V1/FSRCNN.cpp:400) on array 'img_channel[0].data.V', FSRCNN_V1/FSRCNN.cpp:298 [212]  (3.25 ns)

 <State 15>: 6.51ns
The critical path consists of the following:
	'load' operation ('img_channel_0_data_8', FSRCNN_V1/FSRCNN.cpp:400) on array 'img_channel[0].data.V', FSRCNN_V1/FSRCNN.cpp:298 [212]  (3.25 ns)
	'store' operation ('store_ln400', FSRCNN_V1/FSRCNN.cpp:400) of variable 'img_channel_0_data_8', FSRCNN_V1/FSRCNN.cpp:400 on array 'channel_from_prev_out_layer.V', FSRCNN_V1/FSRCNN.cpp:299 [213]  (3.25 ns)

 <State 16>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('index') with incoming values : ('index', FSRCNN_V1/FSRCNN.cpp:46->FSRCNN_V1/FSRCNN.cpp:403) [220]  (1.77 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'phi' operation ('index') with incoming values : ('index', FSRCNN_V1/FSRCNN.cpp:46->FSRCNN_V1/FSRCNN.cpp:403) [220]  (0 ns)
	'getelementptr' operation ('channel_from_prev_ou_9', FSRCNN_V1/FSRCNN.cpp:62->FSRCNN_V1/FSRCNN.cpp:403) [227]  (0 ns)
	'load' operation ('channel_from_prev_ou_10', FSRCNN_V1/FSRCNN.cpp:62->FSRCNN_V1/FSRCNN.cpp:403) on array 'channel_from_prev_out_layer.V', FSRCNN_V1/FSRCNN.cpp:299 [228]  (3.25 ns)

 <State 18>: 3.25ns
The critical path consists of the following:
	'load' operation ('channel_from_prev_ou_10', FSRCNN_V1/FSRCNN.cpp:62->FSRCNN_V1/FSRCNN.cpp:403) on array 'channel_from_prev_out_layer.V', FSRCNN_V1/FSRCNN.cpp:299 [228]  (3.25 ns)

 <State 19>: 6.38ns
The critical path consists of the following:
	'mul' operation of DSP[230] ('r.V', FSRCNN_V1/FSRCNN.cpp:62->FSRCNN_V1/FSRCNN.cpp:403) [230]  (6.38 ns)

 <State 20>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('correlate_img_V_assi_3', FSRCNN_V1/FSRCNN.cpp:68->FSRCNN_V1/FSRCNN.cpp:403) [232]  (0 ns)
	'store' operation ('store_ln68', FSRCNN_V1/FSRCNN.cpp:68->FSRCNN_V1/FSRCNN.cpp:403) of variable 'sum.V', FSRCNN_V1/FSRCNN.cpp:62->FSRCNN_V1/FSRCNN.cpp:403 on array 'correlate_img.V' [233]  (2.32 ns)

 <State 21>: 4.98ns
The critical path consists of the following:
	'phi' operation ('index_input_element') with incoming values : ('index_input_element', FSRCNN_V1/FSRCNN.cpp:404) [238]  (0 ns)
	'add' operation ('add_ln1265', FSRCNN_V1/FSRCNN.cpp:406) [246]  (1.73 ns)
	'getelementptr' operation ('out_layer_data_V_add_9', FSRCNN_V1/FSRCNN.cpp:406) [248]  (0 ns)
	'load' operation ('__Val2__', FSRCNN_V1/FSRCNN.cpp:406) on array 'out_layer.data.V', FSRCNN_V1/FSRCNN.cpp:302 [249]  (3.25 ns)

 <State 22>: 8.05ns
The critical path consists of the following:
	'load' operation ('__Val2__', FSRCNN_V1/FSRCNN.cpp:406) on array 'out_layer.data.V', FSRCNN_V1/FSRCNN.cpp:302 [249]  (3.25 ns)
	'add' operation ('add_ln703', FSRCNN_V1/FSRCNN.cpp:406) [252]  (1.55 ns)
	'store' operation ('store_ln406', FSRCNN_V1/FSRCNN.cpp:406) of variable 'add_ln703', FSRCNN_V1/FSRCNN.cpp:406 on array 'out_layer.data.V', FSRCNN_V1/FSRCNN.cpp:302 [253]  (3.25 ns)

 <State 23>: 3.25ns
The critical path consists of the following:
	'load' operation ('__Val2__', FSRCNN_V1/FSRCNN.cpp:411) on array 'biases_layer2_V' [259]  (3.25 ns)

 <State 24>: 4.98ns
The critical path consists of the following:
	'phi' operation ('index_input_element') with incoming values : ('index_input_element', FSRCNN_V1/FSRCNN.cpp:409) [264]  (0 ns)
	'add' operation ('add_ln162', FSRCNN_V1/FSRCNN.cpp:418) [277]  (1.73 ns)
	'getelementptr' operation ('out_layer_data_V_add_10', FSRCNN_V1/FSRCNN.cpp:411) [280]  (0 ns)
	'load' operation ('__Val2__', FSRCNN_V1/FSRCNN.cpp:411) on array 'out_layer.data.V', FSRCNN_V1/FSRCNN.cpp:302 [281]  (3.25 ns)

 <State 25>: 4.89ns
The critical path consists of the following:
	'load' operation ('__Val2__', FSRCNN_V1/FSRCNN.cpp:411) on array 'out_layer.data.V', FSRCNN_V1/FSRCNN.cpp:302 [281]  (3.25 ns)
	'add' operation ('add_ln203', FSRCNN_V1/FSRCNN.cpp:411) [284]  (1.64 ns)

 <State 26>: 8.09ns
The critical path consists of the following:
	'select' operation ('select_ln7', FSRCNN_V1/FSRCNN.cpp:7->FSRCNN_V1/FSRCNN.cpp:412) [287]  (0.697 ns)
	'add' operation ('r.V', FSRCNN_V1/FSRCNN.cpp:412) [291]  (1.81 ns)
	'add' operation ('ret.V', FSRCNN_V1/FSRCNN.cpp:412) [296]  (1.94 ns)
	fifo write on port 'corr2_out_V_valid_V' (FSRCNN_V1/FSRCNN.cpp:418) [305]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
