Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 11 15:02:25 2024
| Host         : DESKTOP-QFC1GU1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 51 register/latch pins with no clock driven by root clock pin: design_1_i/i2s_0/inst/bclk_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: design_1_i/spi_controller_0/inst/serial_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 239 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 3251 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.739      -52.921                     86                12670        0.030        0.000                      0                12670        3.000        0.000                       0                  3530  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                       ------------       ----------      --------------
clk_100MHz                                                  {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clk_pin                                                 {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100MHz                                                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_0                                  -3.739      -52.921                     86                12384        0.104        0.000                      0                12384        3.750        0.000                       0                  3253  
  clkfbout_design_1_clk_wiz_1_0                                                                                                                                                                               7.845        0.000                       0                     3  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.124        0.000                      0                  222        0.174        0.000                      0                  222       15.686        0.000                       0                   233  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.667        0.000                      0                   47        0.237        0.000                      0                   47       16.166        0.000                       0                    40  
sys_clk_pin                                                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_0_1                                -3.738      -52.848                     86                12384        0.104        0.000                      0                12384        3.750        0.000                       0                  3253  
  clkfbout_design_1_clk_wiz_1_0_1                                                                                                                                                                             7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_1_0_1  clk_out1_design_1_clk_wiz_1_0         -3.739      -52.921                     86                12384        0.030        0.000                      0                12384  
clk_out1_design_1_clk_wiz_1_0    clk_out1_design_1_clk_wiz_1_0_1       -3.739      -52.921                     86                12384        0.030        0.000                      0                12384  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       ----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                clk_out1_design_1_clk_wiz_1_0    clk_out1_design_1_clk_wiz_1_0          5.864        0.000                      0                   17        0.704        0.000                      0                   17  
**async_default**                clk_out1_design_1_clk_wiz_1_0_1  clk_out1_design_1_clk_wiz_1_0          5.864        0.000                      0                   17        0.630        0.000                      0                   17  
**async_default**                clk_out1_design_1_clk_wiz_1_0    clk_out1_design_1_clk_wiz_1_0_1        5.864        0.000                      0                   17        0.630        0.000                      0                   17  
**async_default**                clk_out1_design_1_clk_wiz_1_0_1  clk_out1_design_1_clk_wiz_1_0_1        5.865        0.000                      0                   17        0.704        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100MHz
  To Clock:  clk_100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :           86  Failing Endpoints,  Worst Slack       -3.739ns,  Total Violation      -52.921ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.739ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.737ns  (logic 8.297ns (60.400%)  route 5.440ns (39.600%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.421 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.421    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.538 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.538    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.861 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.861    design_1_i/audio_preprocessor_0/inst/p_0_in[10]
    SLICE_X16Y54         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.818     8.525    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y54         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[10]/C
                         clock pessimism              0.562     9.087    
                         clock uncertainty           -0.074     9.013    
    SLICE_X16Y54         FDRE (Setup_fdre_C_D)        0.109     9.122    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[10]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                         -12.861    
  -------------------------------------------------------------------
                         slack                                 -3.739    

Slack (VIOLATED) :        -3.655ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.653ns  (logic 8.213ns (60.157%)  route 5.440ns (39.843%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.421 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.421    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.538 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.538    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.777 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.777    design_1_i/audio_preprocessor_0/inst/p_0_in[11]
    SLICE_X16Y54         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.818     8.525    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y54         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[11]/C
                         clock pessimism              0.562     9.087    
                         clock uncertainty           -0.074     9.013    
    SLICE_X16Y54         FDRE (Setup_fdre_C_D)        0.109     9.122    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[11]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                         -12.777    
  -------------------------------------------------------------------
                         slack                                 -3.655    

Slack (VIOLATED) :        -3.635ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.633ns  (logic 8.193ns (60.098%)  route 5.440ns (39.902%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.421 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.421    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.538 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.538    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.757 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.757    design_1_i/audio_preprocessor_0/inst/p_0_in[9]
    SLICE_X16Y54         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.818     8.525    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y54         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[9]/C
                         clock pessimism              0.562     9.087    
                         clock uncertainty           -0.074     9.013    
    SLICE_X16Y54         FDRE (Setup_fdre_C_D)        0.109     9.122    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[9]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                         -12.757    
  -------------------------------------------------------------------
                         slack                                 -3.635    

Slack (VIOLATED) :        -3.622ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.620ns  (logic 8.180ns (60.060%)  route 5.440ns (39.940%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.421 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.421    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.744 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.744    design_1_i/audio_preprocessor_0/inst/p_0_in[6]
    SLICE_X16Y53         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.818     8.525    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y53         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[6]/C
                         clock pessimism              0.562     9.087    
                         clock uncertainty           -0.074     9.013    
    SLICE_X16Y53         FDRE (Setup_fdre_C_D)        0.109     9.122    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[6]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                         -12.744    
  -------------------------------------------------------------------
                         slack                                 -3.622    

Slack (VIOLATED) :        -3.614ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.612ns  (logic 8.172ns (60.037%)  route 5.440ns (39.963%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.421 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.421    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.736 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.736    design_1_i/audio_preprocessor_0/inst/p_0_in[8]
    SLICE_X16Y53         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.818     8.525    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y53         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]/C
                         clock pessimism              0.562     9.087    
                         clock uncertainty           -0.074     9.013    
    SLICE_X16Y53         FDRE (Setup_fdre_C_D)        0.109     9.122    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                         -12.736    
  -------------------------------------------------------------------
                         slack                                 -3.614    

Slack (VIOLATED) :        -3.538ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.536ns  (logic 8.096ns (59.812%)  route 5.440ns (40.188%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.421 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.421    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.660 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.660    design_1_i/audio_preprocessor_0/inst/p_0_in[7]
    SLICE_X16Y53         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.818     8.525    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y53         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[7]/C
                         clock pessimism              0.562     9.087    
                         clock uncertainty           -0.074     9.013    
    SLICE_X16Y53         FDRE (Setup_fdre_C_D)        0.109     9.122    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[7]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                         -12.660    
  -------------------------------------------------------------------
                         slack                                 -3.538    

Slack (VIOLATED) :        -3.518ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.516ns  (logic 8.076ns (59.753%)  route 5.440ns (40.247%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.421 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.421    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.640 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.640    design_1_i/audio_preprocessor_0/inst/p_0_in[5]
    SLICE_X16Y53         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.818     8.525    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y53         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[5]/C
                         clock pessimism              0.562     9.087    
                         clock uncertainty           -0.074     9.013    
    SLICE_X16Y53         FDRE (Setup_fdre_C_D)        0.109     9.122    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[5]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                         -12.640    
  -------------------------------------------------------------------
                         slack                                 -3.518    

Slack (VIOLATED) :        -3.504ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.503ns  (logic 8.063ns (59.714%)  route 5.440ns (40.286%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.627 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.627    design_1_i/audio_preprocessor_0/inst/p_0_in[2]
    SLICE_X16Y52         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.819     8.526    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y52         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[2]/C
                         clock pessimism              0.562     9.088    
                         clock uncertainty           -0.074     9.014    
    SLICE_X16Y52         FDRE (Setup_fdre_C_D)        0.109     9.123    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[2]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                         -12.627    
  -------------------------------------------------------------------
                         slack                                 -3.504    

Slack (VIOLATED) :        -3.496ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.495ns  (logic 8.055ns (59.690%)  route 5.440ns (40.310%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.619 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.619    design_1_i/audio_preprocessor_0/inst/p_0_in[4]
    SLICE_X16Y52         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.819     8.526    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y52         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]/C
                         clock pessimism              0.562     9.088    
                         clock uncertainty           -0.074     9.014    
    SLICE_X16Y52         FDRE (Setup_fdre_C_D)        0.109     9.123    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                         -12.619    
  -------------------------------------------------------------------
                         slack                                 -3.496    

Slack (VIOLATED) :        -3.420ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.419ns  (logic 7.979ns (59.462%)  route 5.440ns (40.538%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.543 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.543    design_1_i/audio_preprocessor_0/inst/p_0_in[3]
    SLICE_X16Y52         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.819     8.526    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y52         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[3]/C
                         clock pessimism              0.562     9.088    
                         clock uncertainty           -0.074     9.014    
    SLICE_X16Y52         FDRE (Setup_fdre_C_D)        0.109     9.123    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[3]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                         -12.543    
  -------------------------------------------------------------------
                         slack                                 -3.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.intr_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.hw_intr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.650    -0.649    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X47Y60         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.intr_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.508 f  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.intr_d1_reg/Q
                         net (fo=1, routed)           0.052    -0.456    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.intr_d1_reg_n_0
    SLICE_X46Y60         LUT5 (Prop_lut5_I2_O)        0.045    -0.411 r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.hw_intr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.411    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.hw_intr[1]_i_1_n_0
    SLICE_X46Y60         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.hw_intr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.924    -0.890    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X46Y60         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.hw_intr_reg[1]/C
                         clock pessimism              0.254    -0.636    
    SLICE_X46Y60         FDRE (Hold_fdre_C_D)         0.121    -0.515    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.hw_intr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.433%)  route 0.132ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.646    -0.653    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X46Y67         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/Q
                         net (fo=2, routed)           0.132    -0.357    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/D
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.919    -0.895    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/WCLK
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/CLK
                         clock pessimism              0.277    -0.618    
    SLICE_X44Y67         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.472    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.463%)  route 0.298ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.646    -0.653    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y67         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=119, routed)         0.298    -0.191    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/A1
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.919    -0.895    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/WCLK
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/DP/CLK
                         clock pessimism              0.277    -0.618    
    SLICE_X44Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.309    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/DP
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.463%)  route 0.298ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.646    -0.653    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y67         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=119, routed)         0.298    -0.191    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/A1
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.919    -0.895    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/WCLK
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.277    -0.618    
    SLICE_X44Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.309    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.463%)  route 0.298ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.646    -0.653    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y67         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=119, routed)         0.298    -0.191    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/A1
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.919    -0.895    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/WCLK
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/DP/CLK
                         clock pessimism              0.277    -0.618    
    SLICE_X44Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.309    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/DP
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.463%)  route 0.298ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.646    -0.653    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y67         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=119, routed)         0.298    -0.191    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/A1
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.919    -0.895    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/WCLK
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/SP/CLK
                         clock pessimism              0.277    -0.618    
    SLICE_X44Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.309    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/SP
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.463%)  route 0.298ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.646    -0.653    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y67         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=119, routed)         0.298    -0.191    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/A1
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.919    -0.895    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/WCLK
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/DP/CLK
                         clock pessimism              0.277    -0.618    
    SLICE_X44Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.309    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/DP
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.463%)  route 0.298ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.646    -0.653    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y67         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=119, routed)         0.298    -0.191    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/A1
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.919    -0.895    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/WCLK
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/CLK
                         clock pessimism              0.277    -0.618    
    SLICE_X44Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.309    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.463%)  route 0.298ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.646    -0.653    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y67         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=119, routed)         0.298    -0.191    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/A1
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.919    -0.895    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/WCLK
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/DP/CLK
                         clock pessimism              0.277    -0.618    
    SLICE_X44Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.309    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/DP
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.463%)  route 0.298ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.646    -0.653    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y67         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=119, routed)         0.298    -0.191    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/A1
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.919    -0.895    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/WCLK
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/SP/CLK
                         clock pessimism              0.277    -0.618    
    SLICE_X44Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.309    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/SP
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y17     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y17     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y20     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y20     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y9      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y9      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  clkfbout_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.124ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.124ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.199ns  (logic 0.767ns (23.974%)  route 2.432ns (76.026%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.216ns = ( 37.549 - 33.333 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 21.387 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.800    19.467    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.563 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.824    21.387    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X70Y83         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDRE (Prop_fdre_C_Q)         0.524    21.911 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.578    22.489    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.124    22.613 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.348    23.962    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X59Y80         LUT4 (Prop_lut4_I3_O)        0.119    24.081 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.506    24.586    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X59Y80         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.422    35.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.846 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.703    37.549    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y80         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.471    38.020    
                         clock uncertainty           -0.035    37.985    
    SLICE_X59Y80         FDCE (Setup_fdce_C_D)       -0.275    37.710    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.710    
                         arrival time                         -24.586    
  -------------------------------------------------------------------
                         slack                                 13.124    

Slack (MET) :             13.244ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.071ns  (logic 0.766ns (24.942%)  route 2.305ns (75.058%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.216ns = ( 37.549 - 33.333 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 21.387 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.800    19.467    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.563 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.824    21.387    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X70Y83         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDRE (Prop_fdre_C_Q)         0.524    21.911 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.578    22.489    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.124    22.613 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.344    23.958    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X59Y80         LUT5 (Prop_lut5_I4_O)        0.118    24.076 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.382    24.458    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X59Y80         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.422    35.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.846 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.703    37.549    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y80         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.471    38.020    
                         clock uncertainty           -0.035    37.985    
    SLICE_X59Y80         FDCE (Setup_fdce_C_D)       -0.283    37.702    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.702    
                         arrival time                         -24.458    
  -------------------------------------------------------------------
                         slack                                 13.244    

Slack (MET) :             13.871ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.766ns (29.773%)  route 1.807ns (70.227%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.209ns = ( 20.876 - 16.667 ) 
    Source Clock Delay      (SCD):    4.719ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.800     2.800    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.896 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.823     4.719    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X70Y82         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y82         FDCE (Prop_fdce_C_Q)         0.518     5.237 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          0.852     6.090    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X71Y83         LUT6 (Prop_lut6_I4_O)        0.124     6.214 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.433     6.647    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X71Y83         LUT5 (Prop_lut5_I0_O)        0.124     6.771 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.521     7.292    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X70Y83         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.422    19.089    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    19.180 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.696    20.876    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X70Y83         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.487    21.363    
                         clock uncertainty           -0.035    21.328    
    SLICE_X70Y83         FDRE (Setup_fdre_C_CE)      -0.164    21.164    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         21.164    
                         arrival time                          -7.292    
  -------------------------------------------------------------------
                         slack                                 13.871    

Slack (MET) :             13.889ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.785ns  (logic 0.772ns (27.719%)  route 2.013ns (72.281%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.215ns = ( 37.548 - 33.333 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 21.387 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.800    19.467    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.563 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.824    21.387    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X70Y83         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDRE (Prop_fdre_C_Q)         0.524    21.911 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.578    22.489    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.124    22.613 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.435    24.048    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X62Y82         LUT6 (Prop_lut6_I5_O)        0.124    24.172 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    24.172    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X62Y82         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.422    35.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.846 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.702    37.548    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X62Y82         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.471    38.019    
                         clock uncertainty           -0.035    37.984    
    SLICE_X62Y82         FDCE (Setup_fdce_C_D)        0.077    38.061    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         38.061    
                         arrival time                         -24.172    
  -------------------------------------------------------------------
                         slack                                 13.889    

Slack (MET) :             13.892ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.735ns  (logic 0.772ns (28.229%)  route 1.963ns (71.771%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.216ns = ( 37.549 - 33.333 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 21.387 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.800    19.467    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.563 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.824    21.387    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X70Y83         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDRE (Prop_fdre_C_Q)         0.524    21.911 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.578    22.489    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.124    22.613 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.384    23.998    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    24.122 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    24.122    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X61Y80         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.422    35.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.846 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.703    37.549    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X61Y80         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.471    38.020    
                         clock uncertainty           -0.035    37.985    
    SLICE_X61Y80         FDCE (Setup_fdce_C_D)        0.029    38.014    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         38.014    
                         arrival time                         -24.122    
  -------------------------------------------------------------------
                         slack                                 13.892    

Slack (MET) :             13.896ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.733ns  (logic 0.772ns (28.249%)  route 1.961ns (71.751%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.216ns = ( 37.549 - 33.333 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 21.387 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.800    19.467    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.563 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.824    21.387    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X70Y83         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDRE (Prop_fdre_C_Q)         0.524    21.911 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.578    22.489    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.124    22.613 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.382    23.996    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    24.120 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    24.120    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X61Y80         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.422    35.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.846 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.703    37.549    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X61Y80         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.471    38.020    
                         clock uncertainty           -0.035    37.985    
    SLICE_X61Y80         FDCE (Setup_fdce_C_D)        0.031    38.016    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         38.016    
                         arrival time                         -24.120    
  -------------------------------------------------------------------
                         slack                                 13.896    

Slack (MET) :             13.912ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.761ns  (logic 0.798ns (28.904%)  route 1.963ns (71.096%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.216ns = ( 37.549 - 33.333 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 21.387 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.800    19.467    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.563 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.824    21.387    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X70Y83         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDRE (Prop_fdre_C_Q)         0.524    21.911 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.578    22.489    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.124    22.613 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.384    23.998    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.150    24.148 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    24.148    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X61Y80         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.422    35.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.846 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.703    37.549    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X61Y80         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.471    38.020    
                         clock uncertainty           -0.035    37.985    
    SLICE_X61Y80         FDCE (Setup_fdce_C_D)        0.075    38.060    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         38.060    
                         arrival time                         -24.148    
  -------------------------------------------------------------------
                         slack                                 13.912    

Slack (MET) :             13.914ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.759ns  (logic 0.798ns (28.925%)  route 1.961ns (71.075%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.216ns = ( 37.549 - 33.333 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 21.387 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.471ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.800    19.467    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.563 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.824    21.387    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X70Y83         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDRE (Prop_fdre_C_Q)         0.524    21.911 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.578    22.489    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X70Y81         LUT6 (Prop_lut6_I0_O)        0.124    22.613 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.382    23.996    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X61Y80         LUT4 (Prop_lut4_I3_O)        0.150    24.146 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    24.146    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X61Y80         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.422    35.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.846 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.703    37.549    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X61Y80         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.471    38.020    
                         clock uncertainty           -0.035    37.985    
    SLICE_X61Y80         FDCE (Setup_fdce_C_D)        0.075    38.060    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         38.060    
                         arrival time                         -24.146    
  -------------------------------------------------------------------
                         slack                                 13.914    

Slack (MET) :             14.370ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.311ns  (logic 0.772ns (33.407%)  route 1.539ns (66.593%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 37.539 - 33.333 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 21.387 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.800    19.467    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.563 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.824    21.387    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X70Y83         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDRE (Prop_fdre_C_Q)         0.524    21.911 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.577    22.488    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X71Y81         LUT6 (Prop_lut6_I4_O)        0.124    22.612 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.962    23.574    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X72Y81         LUT6 (Prop_lut6_I1_O)        0.124    23.698 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    23.698    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X72Y81         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.422    35.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.846 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.693    37.539    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X72Y81         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.487    38.026    
                         clock uncertainty           -0.035    37.991    
    SLICE_X72Y81         FDCE (Setup_fdce_C_D)        0.077    38.068    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         38.068    
                         arrival time                         -23.698    
  -------------------------------------------------------------------
                         slack                                 14.370    

Slack (MET) :             14.384ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.301ns  (logic 0.772ns (33.552%)  route 1.529ns (66.448%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.206ns = ( 37.539 - 33.333 ) 
    Source Clock Delay      (SCD):    4.720ns = ( 21.387 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.800    19.467    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    19.563 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.824    21.387    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X70Y83         FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y83         FDRE (Prop_fdre_C_Q)         0.524    21.911 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.577    22.488    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X71Y81         LUT6 (Prop_lut6_I4_O)        0.124    22.612 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.952    23.564    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X72Y81         LUT6 (Prop_lut6_I1_O)        0.124    23.688 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    23.688    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X72Y81         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.422    35.755    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    35.846 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.693    37.539    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X72Y81         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.487    38.026    
                         clock uncertainty           -0.035    37.991    
    SLICE_X72Y81         FDCE (Setup_fdce_C_D)        0.081    38.072    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         38.072    
                         arrival time                         -23.688    
  -------------------------------------------------------------------
                         slack                                 14.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.746%)  route 0.115ns (41.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.920ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.256     1.256    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.282 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.638     1.920    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X70Y66         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y66         FDCE (Prop_fdce_C_Q)         0.164     2.084 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/Q
                         net (fo=1, routed)           0.115     2.199    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[1]
    SLICE_X69Y67         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.452 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.911     2.363    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X69Y67         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                         clock pessimism             -0.407     1.955    
    SLICE_X69Y67         FDCE (Hold_fdce_C_D)         0.070     2.025    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.440%)  route 0.161ns (49.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.367ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.256     1.256    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.282 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.643     1.925    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X62Y84         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y84         FDPE (Prop_fdpe_C_Q)         0.164     2.089 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/Q
                         net (fo=1, routed)           0.161     2.250    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[9]
    SLICE_X64Y84         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.452 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.915     2.367    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X64Y84         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
                         clock pessimism             -0.407     1.959    
    SLICE_X64Y84         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     2.074    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.164ns (56.217%)  route 0.128ns (43.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    1.917ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.256     1.256    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.282 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.635     1.917    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X70Y69         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y69         FDCE (Prop_fdce_C_Q)         0.164     2.081 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/Q
                         net (fo=2, routed)           0.128     2.209    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[13]
    SLICE_X69Y69         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.452 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.909     2.361    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X69Y69         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                         clock pessimism             -0.407     1.953    
    SLICE_X69Y69         FDCE (Hold_fdce_C_D)         0.070     2.023    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.023    
                         arrival time                           2.209    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.256     1.256    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.282 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.641     1.923    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X63Y82         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDCE (Prop_fdce_C_Q)         0.141     2.064 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/Q
                         net (fo=32, routed)          0.135     2.199    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg_n_0_[0]
    SLICE_X62Y82         LUT6 (Prop_lut6_I3_O)        0.045     2.244 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000     2.244    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X62Y82         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.452 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.914     2.366    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X62Y82         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism             -0.429     1.936    
    SLICE_X62Y82         FDCE (Hold_fdce_C_D)         0.120     2.056    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.244    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.368ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.256     1.256    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.282 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.643     1.925    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X63Y84         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y84         FDCE (Prop_fdce_C_Q)         0.141     2.066 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/Q
                         net (fo=1, routed)           0.116     2.182    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9_n_0
    SLICE_X62Y84         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.452 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.916     2.368    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X62Y84         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/C
                         clock pessimism             -0.429     1.938    
    SLICE_X62Y84         FDCE (Hold_fdce_C_D)         0.052     1.990    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.204%)  route 0.139ns (45.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.363ns
    Source Clock Delay      (SCD):    1.919ns
    Clock Pessimism Removal (CPR):    0.407ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.256     1.256    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.282 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.637     1.919    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X70Y67         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y67         FDCE (Prop_fdce_C_Q)         0.164     2.083 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[24]/Q
                         net (fo=3, routed)           0.139     2.222    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[24]
    SLICE_X69Y67         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.452 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.911     2.363    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X69Y67         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]/C
                         clock pessimism             -0.407     1.955    
    SLICE_X69Y67         FDCE (Hold_fdce_C_D)         0.070     2.025    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.364ns
    Source Clock Delay      (SCD):    1.921ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.256     1.256    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.282 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.639     1.921    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X70Y65         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y65         FDCE (Prop_fdce_C_Q)         0.164     2.085 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[18]/Q
                         net (fo=2, routed)           0.116     2.201    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[18]
    SLICE_X71Y65         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.452 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.912     2.364    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X71Y65         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                         clock pessimism             -0.429     1.934    
    SLICE_X71Y65         FDCE (Hold_fdce_C_D)         0.070     2.004    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.201    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.923%)  route 0.124ns (43.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    1.915ns
    Clock Pessimism Removal (CPR):    0.428ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.256     1.256    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.282 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.633     1.915    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X74Y80         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y80         FDCE (Prop_fdce_C_Q)         0.164     2.079 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_reg[14]/Q
                         net (fo=3, routed)           0.124     2.203    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sample[14]
    SLICE_X75Y80         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.452 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.905     2.357    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X75Y80         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]/C
                         clock pessimism             -0.428     1.928    
    SLICE_X75Y80         FDCE (Hold_fdce_C_D)         0.075     2.003    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.sample_1_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.003    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.339%)  route 0.112ns (40.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.256     1.256    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.282 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.643     1.925    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X62Y86         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y86         FDCE (Prop_fdce_C_Q)         0.164     2.089 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/Q
                         net (fo=1, routed)           0.112     2.202    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2_n_0
    SLICE_X62Y86         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.452 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.917     2.369    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X62Y86         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
                         clock pessimism             -0.443     1.925    
    SLICE_X62Y86         FDCE (Hold_fdce_C_D)         0.076     2.001    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.090%)  route 0.110ns (43.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.369ns
    Source Clock Delay      (SCD):    1.925ns
    Clock Pessimism Removal (CPR):    0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.256     1.256    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.282 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.643     1.925    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X63Y86         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDPE (Prop_fdpe_C_Q)         0.141     2.066 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/Q
                         net (fo=1, routed)           0.110     2.177    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[2]
    SLICE_X63Y86         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.423     1.423    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.452 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.917     2.369    design_1_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X63Y86         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
                         clock pessimism             -0.443     1.925    
    SLICE_X63Y86         FDPE (Hold_fdpe_C_D)         0.047     1.972    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.972    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y3  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X70Y83   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X70Y82   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X76Y78   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X75Y81   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X75Y81   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X75Y81   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X75Y81   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X75Y81   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[14]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X75Y81   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[15]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X70Y80   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X70Y80   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X70Y80   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X70Y80   design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y86   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X60Y69   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X62Y71   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X60Y75   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X56Y75   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X64Y84   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y86   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y79   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y79   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y79   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y79   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X56Y79   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y79   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y79   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[6].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X60Y68   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X64Y72   design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.237ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.667ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.299ns  (logic 0.712ns (13.436%)  route 4.587ns (86.564%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.069ns = ( 37.402 - 33.333 ) 
    Source Clock Delay      (SCD):    3.885ns = ( 20.552 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.885    20.552    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X69Y83         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y83         FDCE (Prop_fdce_C_Q)         0.340    20.892 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.717    21.608    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X68Y84         LUT3 (Prop_lut3_I1_O)        0.124    21.732 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.953    22.685    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X68Y82         LUT4 (Prop_lut4_I3_O)        0.124    22.809 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.350    23.159    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X68Y81         LUT5 (Prop_lut5_I0_O)        0.124    23.283 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           2.568    25.851    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X72Y66         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.069    37.402    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X72Y66         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.446    37.848    
                         clock uncertainty           -0.035    37.813    
    SLICE_X72Y66         FDCE (Setup_fdce_C_CE)      -0.295    37.518    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.518    
                         arrival time                         -25.851    
  -------------------------------------------------------------------
                         slack                                 11.667    

Slack (MET) :             12.367ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.629ns  (logic 0.712ns (15.380%)  route 3.917ns (84.620%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns = ( 37.436 - 33.333 ) 
    Source Clock Delay      (SCD):    3.885ns = ( 20.552 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.885    20.552    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X69Y83         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y83         FDCE (Prop_fdce_C_Q)         0.340    20.892 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.717    21.608    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X68Y84         LUT3 (Prop_lut3_I1_O)        0.124    21.732 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.953    22.685    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X68Y82         LUT4 (Prop_lut4_I3_O)        0.124    22.809 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.350    23.159    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X68Y81         LUT5 (Prop_lut5_I0_O)        0.124    23.283 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.898    25.181    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X71Y67         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.103    37.436    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X71Y67         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.446    37.882    
                         clock uncertainty           -0.035    37.846    
    SLICE_X71Y67         FDCE (Setup_fdce_C_CE)      -0.298    37.548    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         37.548    
                         arrival time                         -25.181    
  -------------------------------------------------------------------
                         slack                                 12.367    

Slack (MET) :             12.367ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.629ns  (logic 0.712ns (15.380%)  route 3.917ns (84.620%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.103ns = ( 37.436 - 33.333 ) 
    Source Clock Delay      (SCD):    3.885ns = ( 20.552 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.885    20.552    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X69Y83         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y83         FDCE (Prop_fdce_C_Q)         0.340    20.892 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.717    21.608    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X68Y84         LUT3 (Prop_lut3_I1_O)        0.124    21.732 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.953    22.685    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X68Y82         LUT4 (Prop_lut4_I3_O)        0.124    22.809 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.350    23.159    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X68Y81         LUT5 (Prop_lut5_I0_O)        0.124    23.283 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.898    25.181    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X71Y67         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.103    37.436    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X71Y67         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.446    37.882    
                         clock uncertainty           -0.035    37.846    
    SLICE_X71Y67         FDCE (Setup_fdce_C_CE)      -0.298    37.548    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         37.548    
                         arrival time                         -25.181    
  -------------------------------------------------------------------
                         slack                                 12.367    

Slack (MET) :             12.417ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.299ns  (logic 0.712ns (16.561%)  route 3.587ns (83.438%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.383ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.823ns = ( 37.156 - 33.333 ) 
    Source Clock Delay      (SCD):    3.885ns = ( 20.552 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.885    20.552    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X69Y83         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y83         FDCE (Prop_fdce_C_Q)         0.340    20.892 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.717    21.608    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X68Y84         LUT3 (Prop_lut3_I1_O)        0.124    21.732 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.953    22.685    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X68Y82         LUT4 (Prop_lut4_I3_O)        0.124    22.809 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.350    23.159    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X68Y81         LUT5 (Prop_lut5_I0_O)        0.124    23.283 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.567    24.851    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X71Y69         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.823    37.156    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X71Y69         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.446    37.602    
                         clock uncertainty           -0.035    37.566    
    SLICE_X71Y69         FDCE (Setup_fdce_C_CE)      -0.298    37.268    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.268    
                         arrival time                         -24.851    
  -------------------------------------------------------------------
                         slack                                 12.417    

Slack (MET) :             12.453ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.148ns  (logic 0.712ns (17.166%)  route 3.436ns (82.833%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.706ns = ( 37.039 - 33.333 ) 
    Source Clock Delay      (SCD):    3.885ns = ( 20.552 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.885    20.552    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X69Y83         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y83         FDCE (Prop_fdce_C_Q)         0.340    20.892 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.717    21.608    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X68Y84         LUT3 (Prop_lut3_I1_O)        0.124    21.732 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.953    22.685    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X68Y82         LUT4 (Prop_lut4_I3_O)        0.124    22.809 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.350    23.159    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X68Y81         LUT5 (Prop_lut5_I0_O)        0.124    23.283 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.416    24.699    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X69Y70         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.706    37.039    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X69Y70         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.446    37.485    
                         clock uncertainty           -0.035    37.450    
    SLICE_X69Y70         FDCE (Setup_fdce_C_CE)      -0.298    37.152    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         37.152    
                         arrival time                         -24.699    
  -------------------------------------------------------------------
                         slack                                 12.453    

Slack (MET) :             12.465ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.961ns  (logic 0.712ns (14.351%)  route 4.249ns (85.649%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        1.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.530ns = ( 37.863 - 33.333 ) 
    Source Clock Delay      (SCD):    3.885ns = ( 20.552 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.885    20.552    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X69Y83         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y83         FDCE (Prop_fdce_C_Q)         0.340    20.892 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.717    21.608    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X68Y84         LUT3 (Prop_lut3_I1_O)        0.124    21.732 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.953    22.685    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X68Y82         LUT4 (Prop_lut4_I3_O)        0.124    22.809 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.350    23.159    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X68Y81         LUT5 (Prop_lut5_I0_O)        0.124    23.283 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           2.229    25.513    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X72Y67         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.530    37.863    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X72Y67         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.446    38.309    
                         clock uncertainty           -0.035    38.273    
    SLICE_X72Y67         FDCE (Setup_fdce_C_CE)      -0.295    37.978    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.978    
                         arrival time                         -25.513    
  -------------------------------------------------------------------
                         slack                                 12.465    

Slack (MET) :             12.522ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.679ns  (logic 0.712ns (19.353%)  route 2.967ns (80.646%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.304ns = ( 36.637 - 33.333 ) 
    Source Clock Delay      (SCD):    3.885ns = ( 20.552 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.885    20.552    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X69Y83         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y83         FDCE (Prop_fdce_C_Q)         0.340    20.892 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.717    21.608    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X68Y84         LUT3 (Prop_lut3_I1_O)        0.124    21.732 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.953    22.685    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X68Y82         LUT4 (Prop_lut4_I3_O)        0.124    22.809 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.350    23.159    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X68Y81         LUT5 (Prop_lut5_I0_O)        0.124    23.283 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.947    24.231    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X66Y72         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.304    36.637    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X66Y72         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.446    37.083    
                         clock uncertainty           -0.035    37.048    
    SLICE_X66Y72         FDCE (Setup_fdce_C_CE)      -0.295    36.753    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.753    
                         arrival time                         -24.231    
  -------------------------------------------------------------------
                         slack                                 12.522    

Slack (MET) :             12.522ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.679ns  (logic 0.712ns (19.353%)  route 2.967ns (80.646%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.304ns = ( 36.637 - 33.333 ) 
    Source Clock Delay      (SCD):    3.885ns = ( 20.552 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.885    20.552    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X69Y83         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y83         FDCE (Prop_fdce_C_Q)         0.340    20.892 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.717    21.608    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X68Y84         LUT3 (Prop_lut3_I1_O)        0.124    21.732 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.953    22.685    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X68Y82         LUT4 (Prop_lut4_I3_O)        0.124    22.809 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.350    23.159    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X68Y81         LUT5 (Prop_lut5_I0_O)        0.124    23.283 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.947    24.231    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X66Y72         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.304    36.637    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X66Y72         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.446    37.083    
                         clock uncertainty           -0.035    37.048    
    SLICE_X66Y72         FDCE (Setup_fdce_C_CE)      -0.295    36.753    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.753    
                         arrival time                         -24.231    
  -------------------------------------------------------------------
                         slack                                 12.522    

Slack (MET) :             12.859ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.157ns  (logic 0.712ns (17.126%)  route 3.445ns (82.874%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.680ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.119ns = ( 37.452 - 33.333 ) 
    Source Clock Delay      (SCD):    3.885ns = ( 20.552 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.885    20.552    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X69Y83         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y83         FDCE (Prop_fdce_C_Q)         0.340    20.892 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.717    21.608    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X68Y84         LUT3 (Prop_lut3_I1_O)        0.124    21.732 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.953    22.685    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X68Y82         LUT4 (Prop_lut4_I3_O)        0.124    22.809 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.350    23.159    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X68Y81         LUT5 (Prop_lut5_I0_O)        0.124    23.283 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.426    24.709    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X72Y69         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          4.119    37.452    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X72Y69         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.446    37.898    
                         clock uncertainty           -0.035    37.863    
    SLICE_X72Y69         FDCE (Setup_fdce_C_CE)      -0.295    37.568    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.568    
                         arrival time                         -24.709    
  -------------------------------------------------------------------
                         slack                                 12.859    

Slack (MET) :             12.902ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.693ns  (logic 0.712ns (19.278%)  route 2.981ns (80.722%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 37.032 - 33.333 ) 
    Source Clock Delay      (SCD):    3.885ns = ( 20.552 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.885    20.552    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X69Y83         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y83         FDCE (Prop_fdce_C_Q)         0.340    20.892 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.717    21.608    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X68Y84         LUT3 (Prop_lut3_I1_O)        0.124    21.732 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[2]_INST_0/O
                         net (fo=4, routed)           0.953    22.685    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[2]
    SLICE_X68Y82         LUT4 (Prop_lut4_I3_O)        0.124    22.809 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.340    23.149    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_0_sn_1
    SLICE_X68Y81         LUT5 (Prop_lut5_I0_O)        0.124    23.273 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.972    24.245    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X72Y71         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          3.699    37.032    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X72Y71         FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.446    37.478    
                         clock uncertainty           -0.035    37.442    
    SLICE_X72Y71         FDCE (Setup_fdce_C_CE)      -0.295    37.147    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         37.147    
                         arrival time                         -24.245    
  -------------------------------------------------------------------
                         slack                                 12.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.510ns  (logic 0.157ns (30.808%)  route 0.353ns (69.192%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns = ( 18.448 - 16.667 ) 
    Source Clock Delay      (SCD):    1.268ns = ( 17.934 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.268    17.934    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X67Y87         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDCE (Prop_fdce_C_Q)         0.112    18.046 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.209    18.255    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X68Y85         LUT5 (Prop_lut5_I4_O)        0.045    18.300 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.143    18.444    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X69Y84         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.782    18.448    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X69Y84         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.166    18.282    
    SLICE_X69Y84         FDCE (Hold_fdce_C_CE)       -0.075    18.207    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.207    
                         arrival time                          18.444    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.570ns  (logic 0.157ns (27.523%)  route 0.413ns (72.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 18.506 - 16.667 ) 
    Source Clock Delay      (SCD):    1.268ns = ( 17.934 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.268    17.934    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X67Y87         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDCE (Prop_fdce_C_Q)         0.112    18.046 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.209    18.255    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X68Y85         LUT5 (Prop_lut5_I4_O)        0.045    18.300 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.204    18.505    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X70Y84         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.839    18.506    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X70Y84         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.166    18.340    
    SLICE_X70Y84         FDCE (Hold_fdce_C_CE)       -0.073    18.267    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.267    
                         arrival time                          18.505    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.570ns  (logic 0.157ns (27.523%)  route 0.413ns (72.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 18.506 - 16.667 ) 
    Source Clock Delay      (SCD):    1.268ns = ( 17.934 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.268    17.934    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X67Y87         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDCE (Prop_fdce_C_Q)         0.112    18.046 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.209    18.255    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X68Y85         LUT5 (Prop_lut5_I4_O)        0.045    18.300 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.204    18.505    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X70Y84         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.839    18.506    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X70Y84         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.166    18.340    
    SLICE_X70Y84         FDCE (Hold_fdce_C_CE)       -0.073    18.267    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.267    
                         arrival time                          18.505    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.570ns  (logic 0.157ns (27.523%)  route 0.413ns (72.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 18.506 - 16.667 ) 
    Source Clock Delay      (SCD):    1.268ns = ( 17.934 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.268    17.934    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X67Y87         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDCE (Prop_fdce_C_Q)         0.112    18.046 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.209    18.255    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X68Y85         LUT5 (Prop_lut5_I4_O)        0.045    18.300 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.204    18.505    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X70Y84         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.839    18.506    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X70Y84         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.166    18.340    
    SLICE_X70Y84         FDCE (Hold_fdce_C_CE)       -0.073    18.267    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.267    
                         arrival time                          18.505    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.570ns  (logic 0.157ns (27.523%)  route 0.413ns (72.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 18.506 - 16.667 ) 
    Source Clock Delay      (SCD):    1.268ns = ( 17.934 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.268    17.934    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X67Y87         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDCE (Prop_fdce_C_Q)         0.112    18.046 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.209    18.255    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X68Y85         LUT5 (Prop_lut5_I4_O)        0.045    18.300 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.204    18.505    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X70Y84         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.839    18.506    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X70Y84         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.166    18.340    
    SLICE_X70Y84         FDCE (Hold_fdce_C_CE)       -0.073    18.267    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.267    
                         arrival time                          18.505    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.570ns  (logic 0.157ns (27.523%)  route 0.413ns (72.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 18.506 - 16.667 ) 
    Source Clock Delay      (SCD):    1.268ns = ( 17.934 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.268    17.934    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X67Y87         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDCE (Prop_fdce_C_Q)         0.112    18.046 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.209    18.255    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X68Y85         LUT5 (Prop_lut5_I4_O)        0.045    18.300 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.204    18.505    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X70Y84         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.839    18.506    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X70Y84         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.166    18.340    
    SLICE_X70Y84         FDCE (Hold_fdce_C_CE)       -0.073    18.267    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.267    
                         arrival time                          18.505    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.570ns  (logic 0.157ns (27.523%)  route 0.413ns (72.477%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.406ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.839ns = ( 18.506 - 16.667 ) 
    Source Clock Delay      (SCD):    1.268ns = ( 17.934 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.268    17.934    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X67Y87         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDCE (Prop_fdce_C_Q)         0.112    18.046 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.209    18.255    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X68Y85         LUT5 (Prop_lut5_I4_O)        0.045    18.300 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.204    18.505    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X70Y84         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.839    18.506    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X70Y84         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.166    18.340    
    SLICE_X70Y84         FDCE (Hold_fdce_C_CE)       -0.073    18.267    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.267    
                         arrival time                          18.505    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.457ns  (logic 0.157ns (34.374%)  route 0.300ns (65.626%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns = ( 18.323 - 16.667 ) 
    Source Clock Delay      (SCD):    1.268ns = ( 17.934 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.166ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.268    17.934    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X67Y87         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y87         FDCE (Prop_fdce_C_Q)         0.112    18.046 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=7, routed)           0.209    18.255    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[2]
    SLICE_X68Y85         LUT5 (Prop_lut5_I4_O)        0.045    18.300 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.091    18.391    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X69Y85         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.657    18.323    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X69Y85         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.166    18.157    
    SLICE_X69Y85         FDCE (Hold_fdce_C_CE)       -0.075    18.082    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.082    
                         arrival time                          18.391    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.200ns (32.610%)  route 0.413ns (67.390%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.532     1.532    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X70Y85         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y85         FDCE (Prop_fdce_C_Q)         0.102     1.634 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.413     2.047    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X70Y85         LUT3 (Prop_lut3_I2_O)        0.098     2.145 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     2.145    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X70Y85         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.748     1.748    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X70Y85         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.216     1.532    
    SLICE_X70Y85         FDCE (Hold_fdce_C_D)         0.074     1.606    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.607ns  (logic 0.157ns (25.844%)  route 0.450ns (74.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.920ns = ( 18.587 - 16.667 ) 
    Source Clock Delay      (SCD):    1.677ns = ( 18.344 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.677    18.344    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X69Y83         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y83         FDCE (Prop_fdce_C_Q)         0.112    18.456 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.269    18.724    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X70Y83         LUT1 (Prop_lut1_I0_O)        0.045    18.769 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.182    18.951    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X69Y83         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=40, routed)          1.920    18.587    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X69Y83         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.243    18.344    
    SLICE_X69Y83         FDCE (Hold_fdce_C_D)         0.034    18.378    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.378    
                         arrival time                          18.951    
  -------------------------------------------------------------------
                         slack                                  0.573    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X70Y85  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X70Y85  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X69Y83  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X69Y85  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X70Y84  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X69Y84  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X70Y84  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X70Y84  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X70Y84  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X70Y84  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X72Y72  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X66Y72  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X66Y72  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X72Y67  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X70Y85  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X70Y85  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X70Y85  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X70Y85  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X69Y83  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X69Y85  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X72Y71  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X71Y69  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X70Y85  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X70Y85  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X70Y85  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X70Y85  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X69Y83  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X69Y85  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X70Y84  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X70Y84  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0_1
  To Clock:  clk_out1_design_1_clk_wiz_1_0_1

Setup :           86  Failing Endpoints,  Worst Slack       -3.738ns,  Total Violation      -52.848ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.738ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        13.737ns  (logic 8.297ns (60.400%)  route 5.440ns (39.600%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.421 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.421    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.538 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.538    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.861 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.861    design_1_i/audio_preprocessor_0/inst/p_0_in[10]
    SLICE_X16Y54         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.818     8.525    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y54         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[10]/C
                         clock pessimism              0.562     9.087    
                         clock uncertainty           -0.074     9.014    
    SLICE_X16Y54         FDRE (Setup_fdre_C_D)        0.109     9.123    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[10]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                         -12.861    
  -------------------------------------------------------------------
                         slack                                 -3.738    

Slack (VIOLATED) :        -3.654ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        13.653ns  (logic 8.213ns (60.157%)  route 5.440ns (39.843%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.421 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.421    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.538 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.538    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.777 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.777    design_1_i/audio_preprocessor_0/inst/p_0_in[11]
    SLICE_X16Y54         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.818     8.525    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y54         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[11]/C
                         clock pessimism              0.562     9.087    
                         clock uncertainty           -0.074     9.014    
    SLICE_X16Y54         FDRE (Setup_fdre_C_D)        0.109     9.123    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[11]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                         -12.777    
  -------------------------------------------------------------------
                         slack                                 -3.654    

Slack (VIOLATED) :        -3.634ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        13.633ns  (logic 8.193ns (60.098%)  route 5.440ns (39.902%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.421 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.421    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.538 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.538    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.757 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.757    design_1_i/audio_preprocessor_0/inst/p_0_in[9]
    SLICE_X16Y54         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.818     8.525    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y54         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[9]/C
                         clock pessimism              0.562     9.087    
                         clock uncertainty           -0.074     9.014    
    SLICE_X16Y54         FDRE (Setup_fdre_C_D)        0.109     9.123    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[9]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                         -12.757    
  -------------------------------------------------------------------
                         slack                                 -3.634    

Slack (VIOLATED) :        -3.621ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        13.620ns  (logic 8.180ns (60.060%)  route 5.440ns (39.940%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.421 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.421    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.744 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.744    design_1_i/audio_preprocessor_0/inst/p_0_in[6]
    SLICE_X16Y53         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.818     8.525    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y53         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[6]/C
                         clock pessimism              0.562     9.087    
                         clock uncertainty           -0.074     9.014    
    SLICE_X16Y53         FDRE (Setup_fdre_C_D)        0.109     9.123    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[6]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                         -12.744    
  -------------------------------------------------------------------
                         slack                                 -3.621    

Slack (VIOLATED) :        -3.613ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        13.612ns  (logic 8.172ns (60.037%)  route 5.440ns (39.963%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.421 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.421    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.736 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.736    design_1_i/audio_preprocessor_0/inst/p_0_in[8]
    SLICE_X16Y53         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.818     8.525    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y53         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]/C
                         clock pessimism              0.562     9.087    
                         clock uncertainty           -0.074     9.014    
    SLICE_X16Y53         FDRE (Setup_fdre_C_D)        0.109     9.123    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                         -12.736    
  -------------------------------------------------------------------
                         slack                                 -3.613    

Slack (VIOLATED) :        -3.537ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        13.536ns  (logic 8.096ns (59.812%)  route 5.440ns (40.188%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.421 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.421    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.660 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.660    design_1_i/audio_preprocessor_0/inst/p_0_in[7]
    SLICE_X16Y53         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.818     8.525    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y53         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[7]/C
                         clock pessimism              0.562     9.087    
                         clock uncertainty           -0.074     9.014    
    SLICE_X16Y53         FDRE (Setup_fdre_C_D)        0.109     9.123    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[7]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                         -12.660    
  -------------------------------------------------------------------
                         slack                                 -3.537    

Slack (VIOLATED) :        -3.517ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        13.516ns  (logic 8.076ns (59.753%)  route 5.440ns (40.247%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.421 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.421    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.640 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.640    design_1_i/audio_preprocessor_0/inst/p_0_in[5]
    SLICE_X16Y53         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.818     8.525    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y53         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[5]/C
                         clock pessimism              0.562     9.087    
                         clock uncertainty           -0.074     9.014    
    SLICE_X16Y53         FDRE (Setup_fdre_C_D)        0.109     9.123    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[5]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                         -12.640    
  -------------------------------------------------------------------
                         slack                                 -3.517    

Slack (VIOLATED) :        -3.503ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        13.503ns  (logic 8.063ns (59.714%)  route 5.440ns (40.286%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.627 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.627    design_1_i/audio_preprocessor_0/inst/p_0_in[2]
    SLICE_X16Y52         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.819     8.526    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y52         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[2]/C
                         clock pessimism              0.562     9.088    
                         clock uncertainty           -0.074     9.015    
    SLICE_X16Y52         FDRE (Setup_fdre_C_D)        0.109     9.124    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[2]
  -------------------------------------------------------------------
                         required time                          9.124    
                         arrival time                         -12.627    
  -------------------------------------------------------------------
                         slack                                 -3.503    

Slack (VIOLATED) :        -3.495ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        13.495ns  (logic 8.055ns (59.690%)  route 5.440ns (40.310%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.619 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.619    design_1_i/audio_preprocessor_0/inst/p_0_in[4]
    SLICE_X16Y52         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.819     8.526    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y52         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]/C
                         clock pessimism              0.562     9.088    
                         clock uncertainty           -0.074     9.015    
    SLICE_X16Y52         FDRE (Setup_fdre_C_D)        0.109     9.124    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]
  -------------------------------------------------------------------
                         required time                          9.124    
                         arrival time                         -12.619    
  -------------------------------------------------------------------
                         slack                                 -3.495    

Slack (VIOLATED) :        -3.419ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        13.419ns  (logic 7.979ns (59.462%)  route 5.440ns (40.538%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.543 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.543    design_1_i/audio_preprocessor_0/inst/p_0_in[3]
    SLICE_X16Y52         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.819     8.526    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y52         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[3]/C
                         clock pessimism              0.562     9.088    
                         clock uncertainty           -0.074     9.015    
    SLICE_X16Y52         FDRE (Setup_fdre_C_D)        0.109     9.124    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[3]
  -------------------------------------------------------------------
                         required time                          9.124    
                         arrival time                         -12.543    
  -------------------------------------------------------------------
                         slack                                 -3.419    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.intr_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.hw_intr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.650    -0.649    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X47Y60         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.intr_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.508 f  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.intr_d1_reg/Q
                         net (fo=1, routed)           0.052    -0.456    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.intr_d1_reg_n_0
    SLICE_X46Y60         LUT5 (Prop_lut5_I2_O)        0.045    -0.411 r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.hw_intr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.411    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.hw_intr[1]_i_1_n_0
    SLICE_X46Y60         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.hw_intr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.924    -0.890    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X46Y60         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.hw_intr_reg[1]/C
                         clock pessimism              0.254    -0.636    
    SLICE_X46Y60         FDRE (Hold_fdre_C_D)         0.121    -0.515    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.hw_intr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.433%)  route 0.132ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.646    -0.653    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X46Y67         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/Q
                         net (fo=2, routed)           0.132    -0.357    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/D
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.919    -0.895    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/WCLK
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/CLK
                         clock pessimism              0.277    -0.618    
    SLICE_X44Y67         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.472    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.463%)  route 0.298ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.646    -0.653    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y67         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=119, routed)         0.298    -0.191    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/A1
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.919    -0.895    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/WCLK
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/DP/CLK
                         clock pessimism              0.277    -0.618    
    SLICE_X44Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.309    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/DP
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.463%)  route 0.298ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.646    -0.653    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y67         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=119, routed)         0.298    -0.191    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/A1
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.919    -0.895    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/WCLK
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.277    -0.618    
    SLICE_X44Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.309    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.463%)  route 0.298ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.646    -0.653    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y67         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=119, routed)         0.298    -0.191    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/A1
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.919    -0.895    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/WCLK
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/DP/CLK
                         clock pessimism              0.277    -0.618    
    SLICE_X44Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.309    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/DP
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.463%)  route 0.298ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.646    -0.653    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y67         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=119, routed)         0.298    -0.191    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/A1
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.919    -0.895    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/WCLK
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/SP/CLK
                         clock pessimism              0.277    -0.618    
    SLICE_X44Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.309    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/SP
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.463%)  route 0.298ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.646    -0.653    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y67         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=119, routed)         0.298    -0.191    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/A1
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.919    -0.895    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/WCLK
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/DP/CLK
                         clock pessimism              0.277    -0.618    
    SLICE_X44Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.309    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/DP
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.463%)  route 0.298ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.646    -0.653    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y67         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=119, routed)         0.298    -0.191    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/A1
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.919    -0.895    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/WCLK
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/CLK
                         clock pessimism              0.277    -0.618    
    SLICE_X44Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.309    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.463%)  route 0.298ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.646    -0.653    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y67         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=119, routed)         0.298    -0.191    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/A1
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.919    -0.895    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/WCLK
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/DP/CLK
                         clock pessimism              0.277    -0.618    
    SLICE_X44Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.309    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/DP
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.463%)  route 0.298ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.646    -0.653    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y67         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=119, routed)         0.298    -0.191    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/A1
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.919    -0.895    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/WCLK
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/SP/CLK
                         clock pessimism              0.277    -0.618    
    SLICE_X44Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.309    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/SP
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y17     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y17     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y6      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y20     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y20     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y9      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y9      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y7      design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y75     design_1_i/mic_storage_0/inst/mic_data_storage_reg_0_31_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0_1
  To Clock:  clkfbout_design_1_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0_1
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :           86  Failing Endpoints,  Worst Slack       -3.739ns,  Total Violation      -52.921ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.739ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        13.737ns  (logic 8.297ns (60.400%)  route 5.440ns (39.600%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.421 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.421    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.538 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.538    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.861 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.861    design_1_i/audio_preprocessor_0/inst/p_0_in[10]
    SLICE_X16Y54         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.818     8.525    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y54         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[10]/C
                         clock pessimism              0.562     9.087    
                         clock uncertainty           -0.074     9.013    
    SLICE_X16Y54         FDRE (Setup_fdre_C_D)        0.109     9.122    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[10]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                         -12.861    
  -------------------------------------------------------------------
                         slack                                 -3.739    

Slack (VIOLATED) :        -3.655ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        13.653ns  (logic 8.213ns (60.157%)  route 5.440ns (39.843%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.421 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.421    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.538 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.538    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.777 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.777    design_1_i/audio_preprocessor_0/inst/p_0_in[11]
    SLICE_X16Y54         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.818     8.525    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y54         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[11]/C
                         clock pessimism              0.562     9.087    
                         clock uncertainty           -0.074     9.013    
    SLICE_X16Y54         FDRE (Setup_fdre_C_D)        0.109     9.122    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[11]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                         -12.777    
  -------------------------------------------------------------------
                         slack                                 -3.655    

Slack (VIOLATED) :        -3.635ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        13.633ns  (logic 8.193ns (60.098%)  route 5.440ns (39.902%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.421 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.421    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.538 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.538    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.757 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.757    design_1_i/audio_preprocessor_0/inst/p_0_in[9]
    SLICE_X16Y54         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.818     8.525    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y54         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[9]/C
                         clock pessimism              0.562     9.087    
                         clock uncertainty           -0.074     9.013    
    SLICE_X16Y54         FDRE (Setup_fdre_C_D)        0.109     9.122    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[9]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                         -12.757    
  -------------------------------------------------------------------
                         slack                                 -3.635    

Slack (VIOLATED) :        -3.622ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        13.620ns  (logic 8.180ns (60.060%)  route 5.440ns (39.940%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.421 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.421    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.744 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.744    design_1_i/audio_preprocessor_0/inst/p_0_in[6]
    SLICE_X16Y53         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.818     8.525    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y53         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[6]/C
                         clock pessimism              0.562     9.087    
                         clock uncertainty           -0.074     9.013    
    SLICE_X16Y53         FDRE (Setup_fdre_C_D)        0.109     9.122    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[6]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                         -12.744    
  -------------------------------------------------------------------
                         slack                                 -3.622    

Slack (VIOLATED) :        -3.614ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        13.612ns  (logic 8.172ns (60.037%)  route 5.440ns (39.963%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.421 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.421    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.736 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.736    design_1_i/audio_preprocessor_0/inst/p_0_in[8]
    SLICE_X16Y53         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.818     8.525    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y53         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]/C
                         clock pessimism              0.562     9.087    
                         clock uncertainty           -0.074     9.013    
    SLICE_X16Y53         FDRE (Setup_fdre_C_D)        0.109     9.122    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                         -12.736    
  -------------------------------------------------------------------
                         slack                                 -3.614    

Slack (VIOLATED) :        -3.538ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        13.536ns  (logic 8.096ns (59.812%)  route 5.440ns (40.188%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.421 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.421    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.660 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.660    design_1_i/audio_preprocessor_0/inst/p_0_in[7]
    SLICE_X16Y53         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.818     8.525    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y53         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[7]/C
                         clock pessimism              0.562     9.087    
                         clock uncertainty           -0.074     9.013    
    SLICE_X16Y53         FDRE (Setup_fdre_C_D)        0.109     9.122    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[7]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                         -12.660    
  -------------------------------------------------------------------
                         slack                                 -3.538    

Slack (VIOLATED) :        -3.518ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        13.516ns  (logic 8.076ns (59.753%)  route 5.440ns (40.247%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.421 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.421    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.640 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.640    design_1_i/audio_preprocessor_0/inst/p_0_in[5]
    SLICE_X16Y53         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.818     8.525    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y53         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[5]/C
                         clock pessimism              0.562     9.087    
                         clock uncertainty           -0.074     9.013    
    SLICE_X16Y53         FDRE (Setup_fdre_C_D)        0.109     9.122    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[5]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                         -12.640    
  -------------------------------------------------------------------
                         slack                                 -3.518    

Slack (VIOLATED) :        -3.504ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        13.503ns  (logic 8.063ns (59.714%)  route 5.440ns (40.286%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.627 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.627    design_1_i/audio_preprocessor_0/inst/p_0_in[2]
    SLICE_X16Y52         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.819     8.526    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y52         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[2]/C
                         clock pessimism              0.562     9.088    
                         clock uncertainty           -0.074     9.014    
    SLICE_X16Y52         FDRE (Setup_fdre_C_D)        0.109     9.123    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[2]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                         -12.627    
  -------------------------------------------------------------------
                         slack                                 -3.504    

Slack (VIOLATED) :        -3.496ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        13.495ns  (logic 8.055ns (59.690%)  route 5.440ns (40.310%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.619 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.619    design_1_i/audio_preprocessor_0/inst/p_0_in[4]
    SLICE_X16Y52         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.819     8.526    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y52         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]/C
                         clock pessimism              0.562     9.088    
                         clock uncertainty           -0.074     9.014    
    SLICE_X16Y52         FDRE (Setup_fdre_C_D)        0.109     9.123    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                         -12.619    
  -------------------------------------------------------------------
                         slack                                 -3.496    

Slack (VIOLATED) :        -3.420ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        13.419ns  (logic 7.979ns (59.462%)  route 5.440ns (40.538%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.543 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.543    design_1_i/audio_preprocessor_0/inst/p_0_in[3]
    SLICE_X16Y52         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.819     8.526    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y52         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[3]/C
                         clock pessimism              0.562     9.088    
                         clock uncertainty           -0.074     9.014    
    SLICE_X16Y52         FDRE (Setup_fdre_C_D)        0.109     9.123    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[3]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                         -12.543    
  -------------------------------------------------------------------
                         slack                                 -3.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.intr_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.hw_intr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.650    -0.649    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X47Y60         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.intr_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.508 f  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.intr_d1_reg/Q
                         net (fo=1, routed)           0.052    -0.456    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.intr_d1_reg_n_0
    SLICE_X46Y60         LUT5 (Prop_lut5_I2_O)        0.045    -0.411 r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.hw_intr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.411    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.hw_intr[1]_i_1_n_0
    SLICE_X46Y60         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.hw_intr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.924    -0.890    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X46Y60         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.hw_intr_reg[1]/C
                         clock pessimism              0.254    -0.636    
                         clock uncertainty            0.074    -0.562    
    SLICE_X46Y60         FDRE (Hold_fdre_C_D)         0.121    -0.441    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.hw_intr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.433%)  route 0.132ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.646    -0.653    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X46Y67         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/Q
                         net (fo=2, routed)           0.132    -0.357    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/D
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.919    -0.895    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/WCLK
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/CLK
                         clock pessimism              0.277    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X44Y67         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.398    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.463%)  route 0.298ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.646    -0.653    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y67         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=119, routed)         0.298    -0.191    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/A1
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.919    -0.895    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/WCLK
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/DP/CLK
                         clock pessimism              0.277    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X44Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.235    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/DP
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.463%)  route 0.298ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.646    -0.653    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y67         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=119, routed)         0.298    -0.191    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/A1
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.919    -0.895    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/WCLK
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.277    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X44Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.235    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.463%)  route 0.298ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.646    -0.653    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y67         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=119, routed)         0.298    -0.191    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/A1
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.919    -0.895    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/WCLK
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/DP/CLK
                         clock pessimism              0.277    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X44Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.235    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/DP
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.463%)  route 0.298ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.646    -0.653    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y67         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=119, routed)         0.298    -0.191    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/A1
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.919    -0.895    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/WCLK
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/SP/CLK
                         clock pessimism              0.277    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X44Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.235    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/SP
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.463%)  route 0.298ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.646    -0.653    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y67         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=119, routed)         0.298    -0.191    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/A1
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.919    -0.895    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/WCLK
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/DP/CLK
                         clock pessimism              0.277    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X44Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.235    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/DP
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.463%)  route 0.298ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.646    -0.653    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y67         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=119, routed)         0.298    -0.191    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/A1
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.919    -0.895    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/WCLK
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/CLK
                         clock pessimism              0.277    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X44Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.235    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.463%)  route 0.298ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.646    -0.653    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y67         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=119, routed)         0.298    -0.191    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/A1
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.919    -0.895    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/WCLK
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/DP/CLK
                         clock pessimism              0.277    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X44Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.235    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/DP
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.463%)  route 0.298ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.646    -0.653    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y67         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=119, routed)         0.298    -0.191    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/A1
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.919    -0.895    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/WCLK
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/SP/CLK
                         clock pessimism              0.277    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X44Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.235    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/SP
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.044    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0_1

Setup :           86  Failing Endpoints,  Worst Slack       -3.739ns,  Total Violation      -52.921ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.739ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.737ns  (logic 8.297ns (60.400%)  route 5.440ns (39.600%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.421 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.421    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.538 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.538    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.861 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.861    design_1_i/audio_preprocessor_0/inst/p_0_in[10]
    SLICE_X16Y54         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.818     8.525    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y54         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[10]/C
                         clock pessimism              0.562     9.087    
                         clock uncertainty           -0.074     9.013    
    SLICE_X16Y54         FDRE (Setup_fdre_C_D)        0.109     9.122    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[10]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                         -12.861    
  -------------------------------------------------------------------
                         slack                                 -3.739    

Slack (VIOLATED) :        -3.655ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.653ns  (logic 8.213ns (60.157%)  route 5.440ns (39.843%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.421 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.421    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.538 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.538    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.777 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.777    design_1_i/audio_preprocessor_0/inst/p_0_in[11]
    SLICE_X16Y54         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.818     8.525    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y54         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[11]/C
                         clock pessimism              0.562     9.087    
                         clock uncertainty           -0.074     9.013    
    SLICE_X16Y54         FDRE (Setup_fdre_C_D)        0.109     9.122    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[11]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                         -12.777    
  -------------------------------------------------------------------
                         slack                                 -3.655    

Slack (VIOLATED) :        -3.635ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.633ns  (logic 8.193ns (60.098%)  route 5.440ns (39.902%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.421 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.421    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.538 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.538    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1_n_0
    SLICE_X16Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.757 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.757    design_1_i/audio_preprocessor_0/inst/p_0_in[9]
    SLICE_X16Y54         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.818     8.525    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y54         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[9]/C
                         clock pessimism              0.562     9.087    
                         clock uncertainty           -0.074     9.013    
    SLICE_X16Y54         FDRE (Setup_fdre_C_D)        0.109     9.122    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[9]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                         -12.757    
  -------------------------------------------------------------------
                         slack                                 -3.635    

Slack (VIOLATED) :        -3.622ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.620ns  (logic 8.180ns (60.060%)  route 5.440ns (39.940%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.421 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.421    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.744 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.744    design_1_i/audio_preprocessor_0/inst/p_0_in[6]
    SLICE_X16Y53         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.818     8.525    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y53         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[6]/C
                         clock pessimism              0.562     9.087    
                         clock uncertainty           -0.074     9.013    
    SLICE_X16Y53         FDRE (Setup_fdre_C_D)        0.109     9.122    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[6]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                         -12.744    
  -------------------------------------------------------------------
                         slack                                 -3.622    

Slack (VIOLATED) :        -3.614ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.612ns  (logic 8.172ns (60.037%)  route 5.440ns (39.963%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.421 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.421    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.736 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.736    design_1_i/audio_preprocessor_0/inst/p_0_in[8]
    SLICE_X16Y53         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.818     8.525    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y53         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]/C
                         clock pessimism              0.562     9.087    
                         clock uncertainty           -0.074     9.013    
    SLICE_X16Y53         FDRE (Setup_fdre_C_D)        0.109     9.122    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                         -12.736    
  -------------------------------------------------------------------
                         slack                                 -3.614    

Slack (VIOLATED) :        -3.538ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.536ns  (logic 8.096ns (59.812%)  route 5.440ns (40.188%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.421 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.421    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.660 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.660    design_1_i/audio_preprocessor_0/inst/p_0_in[7]
    SLICE_X16Y53         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.818     8.525    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y53         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[7]/C
                         clock pessimism              0.562     9.087    
                         clock uncertainty           -0.074     9.013    
    SLICE_X16Y53         FDRE (Setup_fdre_C_D)        0.109     9.122    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[7]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                         -12.660    
  -------------------------------------------------------------------
                         slack                                 -3.538    

Slack (VIOLATED) :        -3.518ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.516ns  (logic 8.076ns (59.753%)  route 5.440ns (40.247%))
  Logic Levels:           13  (CARRY4=6 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 8.525 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.421 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.421    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1_n_0
    SLICE_X16Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.640 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.640    design_1_i/audio_preprocessor_0/inst/p_0_in[5]
    SLICE_X16Y53         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.818     8.525    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y53         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[5]/C
                         clock pessimism              0.562     9.087    
                         clock uncertainty           -0.074     9.013    
    SLICE_X16Y53         FDRE (Setup_fdre_C_D)        0.109     9.122    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[5]
  -------------------------------------------------------------------
                         required time                          9.122    
                         arrival time                         -12.640    
  -------------------------------------------------------------------
                         slack                                 -3.518    

Slack (VIOLATED) :        -3.504ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.503ns  (logic 8.063ns (59.714%)  route 5.440ns (40.286%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.627 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.627    design_1_i/audio_preprocessor_0/inst/p_0_in[2]
    SLICE_X16Y52         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.819     8.526    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y52         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[2]/C
                         clock pessimism              0.562     9.088    
                         clock uncertainty           -0.074     9.014    
    SLICE_X16Y52         FDRE (Setup_fdre_C_D)        0.109     9.123    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[2]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                         -12.627    
  -------------------------------------------------------------------
                         slack                                 -3.504    

Slack (VIOLATED) :        -3.496ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.495ns  (logic 8.055ns (59.690%)  route 5.440ns (40.310%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.619 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.619    design_1_i/audio_preprocessor_0/inst/p_0_in[4]
    SLICE_X16Y52         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.819     8.526    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y52         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]/C
                         clock pessimism              0.562     9.088    
                         clock uncertainty           -0.074     9.014    
    SLICE_X16Y52         FDRE (Setup_fdre_C_D)        0.109     9.123    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                         -12.619    
  -------------------------------------------------------------------
                         slack                                 -3.496    

Slack (VIOLATED) :        -3.420ns  (required time - arrival time)
  Source:                 design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        13.419ns  (logic 7.979ns (59.462%)  route 5.440ns (40.538%))
  Logic Levels:           12  (CARRY4=5 DSP48E1=1 LUT3=3 LUT4=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 8.526 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.943    -0.876    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X21Y57         FDCE                                         r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  design_1_i/audio_preprocessor_0/inst/delay_line_reg[0][11]/Q
                         net (fo=20, routed)          0.717     0.297    design_1_i/audio_preprocessor_0/inst/delay_line_reg[0]__0[11]
    DSP48_X1Y22          DSP48E1 (Prop_dsp48e1_A[17]_P[2])
                                                      3.841     4.138 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0/P[2]
                         net (fo=2, routed)           1.215     5.353    design_1_i/audio_preprocessor_0/inst/filtered_audio_out13__0_n_103
    SLICE_X19Y50         LUT3 (Prop_lut3_I2_O)        0.154     5.507 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87/O
                         net (fo=2, routed)           0.690     6.197    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_87_n_0
    SLICE_X19Y50         LUT4 (Prop_lut4_I3_O)        0.327     6.524 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90/O
                         net (fo=1, routed)           0.000     6.524    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_90_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.925 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     6.925    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_79_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.238 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38/O[3]
                         net (fo=2, routed)           0.647     7.885    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_38_n_4
    SLICE_X15Y51         LUT3 (Prop_lut3_I1_O)        0.331     8.216 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16/O
                         net (fo=2, routed)           0.645     8.862    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_16_n_0
    SLICE_X15Y52         LUT4 (Prop_lut4_I3_O)        0.332     9.194 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20/O
                         net (fo=1, routed)           0.000     9.194    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[4]_i_20_n_0
    SLICE_X15Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     9.741 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10/O[2]
                         net (fo=2, routed)           0.817    10.558    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_10_n_5
    SLICE_X16Y51         LUT3 (Prop_lut3_I0_O)        0.331    10.889 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3/O
                         net (fo=2, routed)           0.708    11.597    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_3_n_0
    SLICE_X16Y51         LUT4 (Prop_lut4_I3_O)        0.331    11.928 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7/O
                         net (fo=1, routed)           0.000    11.928    design_1_i/audio_preprocessor_0/inst/filtered_audio_out[0]_i_7_n_0
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.304 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.304    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[0]_i_1_n_0
    SLICE_X16Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.543 r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.543    design_1_i/audio_preprocessor_0/inst/p_0_in[3]
    SLICE_X16Y52         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.819     8.526    design_1_i/audio_preprocessor_0/inst/clk
    SLICE_X16Y52         FDRE                                         r  design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[3]/C
                         clock pessimism              0.562     9.088    
                         clock uncertainty           -0.074     9.014    
    SLICE_X16Y52         FDRE (Setup_fdre_C_D)        0.109     9.123    design_1_i/audio_preprocessor_0/inst/filtered_audio_out_reg[3]
  -------------------------------------------------------------------
                         required time                          9.123    
                         arrival time                         -12.543    
  -------------------------------------------------------------------
                         slack                                 -3.420    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.intr_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.hw_intr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.650    -0.649    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X47Y60         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.intr_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.508 f  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.intr_d1_reg/Q
                         net (fo=1, routed)           0.052    -0.456    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.intr_d1_reg_n_0
    SLICE_X46Y60         LUT5 (Prop_lut5_I2_O)        0.045    -0.411 r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.hw_intr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.411    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.hw_intr[1]_i_1_n_0
    SLICE_X46Y60         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.hw_intr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.924    -0.890    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X46Y60         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.hw_intr_reg[1]/C
                         clock pessimism              0.254    -0.636    
                         clock uncertainty            0.074    -0.562    
    SLICE_X46Y60         FDRE (Hold_fdre_C_D)         0.121    -0.441    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].EDGE_DETECT_GEN.hw_intr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.433%)  route 0.132ns (44.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.646    -0.653    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X46Y67         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/Q
                         net (fo=2, routed)           0.132    -0.357    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/D
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.919    -0.895    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/WCLK
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/CLK
                         clock pessimism              0.277    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X44Y67         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.398    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.463%)  route 0.298ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.646    -0.653    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y67         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=119, routed)         0.298    -0.191    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/A1
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.919    -0.895    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/WCLK
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/DP/CLK
                         clock pessimism              0.277    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X44Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.235    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/DP
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.463%)  route 0.298ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.646    -0.653    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y67         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=119, routed)         0.298    -0.191    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/A1
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.919    -0.895    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/WCLK
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/SP/CLK
                         clock pessimism              0.277    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X44Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.235    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_17_17/SP
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.463%)  route 0.298ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.646    -0.653    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y67         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=119, routed)         0.298    -0.191    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/A1
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.919    -0.895    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/WCLK
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/DP/CLK
                         clock pessimism              0.277    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X44Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.235    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/DP
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.463%)  route 0.298ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.646    -0.653    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y67         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=119, routed)         0.298    -0.191    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/A1
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.919    -0.895    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/WCLK
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/SP/CLK
                         clock pessimism              0.277    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X44Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.235    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_18_18/SP
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.463%)  route 0.298ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.646    -0.653    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y67         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=119, routed)         0.298    -0.191    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/A1
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.919    -0.895    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/WCLK
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/DP/CLK
                         clock pessimism              0.277    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X44Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.235    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/DP
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.463%)  route 0.298ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.646    -0.653    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y67         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=119, routed)         0.298    -0.191    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/A1
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.919    -0.895    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/WCLK
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/CLK
                         clock pessimism              0.277    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X44Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.235    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.463%)  route 0.298ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.646    -0.653    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y67         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=119, routed)         0.298    -0.191    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/A1
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.919    -0.895    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/WCLK
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/DP/CLK
                         clock pessimism              0.277    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X44Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.235    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/DP
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.463%)  route 0.298ns (64.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.653ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.646    -0.653    design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X42Y67         FDRE                                         r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.489 r  design_1_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=119, routed)         0.298    -0.191    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/A1
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.919    -0.895    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/WCLK
    SLICE_X44Y67         RAMD32                                       r  design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/SP/CLK
                         clock pessimism              0.277    -0.618    
                         clock uncertainty            0.074    -0.544    
    SLICE_X44Y67         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.235    design_1_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_1_1/SP
  -------------------------------------------------------------------
                         required time                          0.235    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.044    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        5.864ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.704ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.766ns (20.701%)  route 2.934ns (79.299%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 8.517 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.592     2.822    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y82          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.810     8.517    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y82          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[10]/C
                         clock pessimism              0.562     9.079    
                         clock uncertainty           -0.074     9.005    
    SLICE_X8Y82          FDCE (Recov_fdce_C_CLR)     -0.319     8.686    design_1_i/mic_storage_0/inst/timebase_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.686    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.766ns (20.701%)  route 2.934ns (79.299%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 8.517 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.592     2.822    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y82          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.810     8.517    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y82          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[11]/C
                         clock pessimism              0.562     9.079    
                         clock uncertainty           -0.074     9.005    
    SLICE_X8Y82          FDCE (Recov_fdce_C_CLR)     -0.319     8.686    design_1_i/mic_storage_0/inst/timebase_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          8.686    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.766ns (20.701%)  route 2.934ns (79.299%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 8.517 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.592     2.822    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y82          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.810     8.517    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y82          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[9]/C
                         clock pessimism              0.562     9.079    
                         clock uncertainty           -0.074     9.005    
    SLICE_X8Y82          FDCE (Recov_fdce_C_CLR)     -0.319     8.686    design_1_i/mic_storage_0/inst/timebase_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          8.686    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.766ns (22.433%)  route 2.649ns (77.567%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.307     2.536    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X11Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.809     8.516    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X11Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[6]/C
                         clock pessimism              0.562     9.078    
                         clock uncertainty           -0.074     9.004    
    SLICE_X11Y81         FDCE (Recov_fdce_C_CLR)     -0.405     8.599    design_1_i/mic_storage_0/inst/timebase_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.599    
                         arrival time                          -2.536    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.766ns (22.433%)  route 2.649ns (77.567%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.307     2.536    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X10Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.809     8.516    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X10Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[1]/C
                         clock pessimism              0.562     9.078    
                         clock uncertainty           -0.074     9.004    
    SLICE_X10Y81         FDCE (Recov_fdce_C_CLR)     -0.319     8.685    design_1_i/mic_storage_0/inst/timebase_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.685    
                         arrival time                          -2.536    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.766ns (22.433%)  route 2.649ns (77.567%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.307     2.536    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X10Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.809     8.516    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X10Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[2]/C
                         clock pessimism              0.562     9.078    
                         clock uncertainty           -0.074     9.004    
    SLICE_X10Y81         FDCE (Recov_fdce_C_CLR)     -0.319     8.685    design_1_i/mic_storage_0/inst/timebase_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.685    
                         arrival time                          -2.536    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.766ns (22.433%)  route 2.649ns (77.567%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.307     2.536    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X10Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.809     8.516    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X10Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[3]/C
                         clock pessimism              0.562     9.078    
                         clock uncertainty           -0.074     9.004    
    SLICE_X10Y81         FDCE (Recov_fdce_C_CLR)     -0.319     8.685    design_1_i/mic_storage_0/inst/timebase_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.685    
                         arrival time                          -2.536    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.766ns (22.433%)  route 2.649ns (77.567%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.307     2.536    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X10Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.809     8.516    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X10Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[4]/C
                         clock pessimism              0.562     9.078    
                         clock uncertainty           -0.074     9.004    
    SLICE_X10Y81         FDCE (Recov_fdce_C_CLR)     -0.319     8.685    design_1_i/mic_storage_0/inst/timebase_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.685    
                         arrival time                          -2.536    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.278ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.766ns (23.322%)  route 2.518ns (76.678%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.176     2.406    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y81          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.808     8.515    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y81          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/C
                         clock pessimism              0.562     9.077    
                         clock uncertainty           -0.074     9.003    
    SLICE_X8Y81          FDCE (Recov_fdce_C_CLR)     -0.319     8.684    design_1_i/mic_storage_0/inst/timebase_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -2.406    
  -------------------------------------------------------------------
                         slack                                  6.278    

Slack (MET) :             6.278ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.766ns (23.322%)  route 2.518ns (76.678%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.176     2.406    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y81          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.808     8.515    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y81          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[7]/C
                         clock pessimism              0.562     9.077    
                         clock uncertainty           -0.074     9.003    
    SLICE_X8Y81          FDCE (Recov_fdce_C_CLR)     -0.319     8.684    design_1_i/mic_storage_0/inst/timebase_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -2.406    
  -------------------------------------------------------------------
                         slack                                  6.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.246ns (36.603%)  route 0.426ns (63.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.255     0.062    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X10Y82         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.962    -0.852    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X10Y82         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[12]/C
                         clock pessimism              0.277    -0.575    
    SLICE_X10Y82         FDCE (Remov_fdce_C_CLR)     -0.067    -0.642    design_1_i/mic_storage_0/inst/timebase_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_clk_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.246ns (36.603%)  route 0.426ns (63.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.255     0.062    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X11Y82         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.962    -0.852    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X11Y82         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_clk_reg/C
                         clock pessimism              0.277    -0.575    
    SLICE_X11Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    design_1_i/mic_storage_0/inst/timebase_clk_reg
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.246ns (33.895%)  route 0.480ns (66.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.309     0.116    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y83          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.963    -0.851    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y83          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[13]/C
                         clock pessimism              0.277    -0.574    
    SLICE_X8Y83          FDCE (Remov_fdce_C_CLR)     -0.067    -0.641    design_1_i/mic_storage_0/inst/timebase_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.246ns (33.895%)  route 0.480ns (66.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.309     0.116    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y83          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.963    -0.851    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y83          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[14]/C
                         clock pessimism              0.277    -0.574    
    SLICE_X8Y83          FDCE (Remov_fdce_C_CLR)     -0.067    -0.641    design_1_i/mic_storage_0/inst/timebase_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.246ns (33.895%)  route 0.480ns (66.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.309     0.116    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y83          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.963    -0.851    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y83          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[15]/C
                         clock pessimism              0.277    -0.574    
    SLICE_X8Y83          FDCE (Remov_fdce_C_CLR)     -0.067    -0.641    design_1_i/mic_storage_0/inst/timebase_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.246ns (30.732%)  route 0.554ns (69.268%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.383     0.190    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X10Y80         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.960    -0.854    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X10Y80         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[0]/C
                         clock pessimism              0.277    -0.577    
    SLICE_X10Y80         FDCE (Remov_fdce_C_CLR)     -0.067    -0.644    design_1_i/mic_storage_0/inst/timebase_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.246ns (28.861%)  route 0.606ns (71.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.435     0.242    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y81          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.961    -0.853    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y81          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/C
                         clock pessimism              0.277    -0.576    
    SLICE_X8Y81          FDCE (Remov_fdce_C_CLR)     -0.067    -0.643    design_1_i/mic_storage_0/inst/timebase_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.246ns (28.861%)  route 0.606ns (71.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.435     0.242    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y81          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.961    -0.853    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y81          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[7]/C
                         clock pessimism              0.277    -0.576    
    SLICE_X8Y81          FDCE (Remov_fdce_C_CLR)     -0.067    -0.643    design_1_i/mic_storage_0/inst/timebase_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.246ns (28.861%)  route 0.606ns (71.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.435     0.242    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y81          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.961    -0.853    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y81          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[8]/C
                         clock pessimism              0.277    -0.576    
    SLICE_X8Y81          FDCE (Remov_fdce_C_CLR)     -0.067    -0.643    design_1_i/mic_storage_0/inst/timebase_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.956ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.246ns (26.663%)  route 0.677ns (73.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.506     0.312    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X10Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.961    -0.853    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X10Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[1]/C
                         clock pessimism              0.277    -0.576    
    SLICE_X10Y81         FDCE (Remov_fdce_C_CLR)     -0.067    -0.643    design_1_i/mic_storage_0/inst/timebase_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.956    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_1_0_1
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        5.864ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.630ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.766ns (20.701%)  route 2.934ns (79.299%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 8.517 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.592     2.822    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y82          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.810     8.517    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y82          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[10]/C
                         clock pessimism              0.562     9.079    
                         clock uncertainty           -0.074     9.005    
    SLICE_X8Y82          FDCE (Recov_fdce_C_CLR)     -0.319     8.686    design_1_i/mic_storage_0/inst/timebase_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.686    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.766ns (20.701%)  route 2.934ns (79.299%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 8.517 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.592     2.822    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y82          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.810     8.517    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y82          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[11]/C
                         clock pessimism              0.562     9.079    
                         clock uncertainty           -0.074     9.005    
    SLICE_X8Y82          FDCE (Recov_fdce_C_CLR)     -0.319     8.686    design_1_i/mic_storage_0/inst/timebase_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          8.686    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.766ns (20.701%)  route 2.934ns (79.299%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 8.517 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.592     2.822    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y82          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.810     8.517    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y82          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[9]/C
                         clock pessimism              0.562     9.079    
                         clock uncertainty           -0.074     9.005    
    SLICE_X8Y82          FDCE (Recov_fdce_C_CLR)     -0.319     8.686    design_1_i/mic_storage_0/inst/timebase_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          8.686    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.766ns (22.433%)  route 2.649ns (77.567%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.307     2.536    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X11Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.809     8.516    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X11Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[6]/C
                         clock pessimism              0.562     9.078    
                         clock uncertainty           -0.074     9.004    
    SLICE_X11Y81         FDCE (Recov_fdce_C_CLR)     -0.405     8.599    design_1_i/mic_storage_0/inst/timebase_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.599    
                         arrival time                          -2.536    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.766ns (22.433%)  route 2.649ns (77.567%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.307     2.536    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X10Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.809     8.516    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X10Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[1]/C
                         clock pessimism              0.562     9.078    
                         clock uncertainty           -0.074     9.004    
    SLICE_X10Y81         FDCE (Recov_fdce_C_CLR)     -0.319     8.685    design_1_i/mic_storage_0/inst/timebase_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.685    
                         arrival time                          -2.536    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.766ns (22.433%)  route 2.649ns (77.567%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.307     2.536    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X10Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.809     8.516    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X10Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[2]/C
                         clock pessimism              0.562     9.078    
                         clock uncertainty           -0.074     9.004    
    SLICE_X10Y81         FDCE (Recov_fdce_C_CLR)     -0.319     8.685    design_1_i/mic_storage_0/inst/timebase_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.685    
                         arrival time                          -2.536    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.766ns (22.433%)  route 2.649ns (77.567%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.307     2.536    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X10Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.809     8.516    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X10Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[3]/C
                         clock pessimism              0.562     9.078    
                         clock uncertainty           -0.074     9.004    
    SLICE_X10Y81         FDCE (Recov_fdce_C_CLR)     -0.319     8.685    design_1_i/mic_storage_0/inst/timebase_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.685    
                         arrival time                          -2.536    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.766ns (22.433%)  route 2.649ns (77.567%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.307     2.536    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X10Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.809     8.516    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X10Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[4]/C
                         clock pessimism              0.562     9.078    
                         clock uncertainty           -0.074     9.004    
    SLICE_X10Y81         FDCE (Recov_fdce_C_CLR)     -0.319     8.685    design_1_i/mic_storage_0/inst/timebase_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.685    
                         arrival time                          -2.536    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.278ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.766ns (23.322%)  route 2.518ns (76.678%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.176     2.406    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y81          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.808     8.515    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y81          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/C
                         clock pessimism              0.562     9.077    
                         clock uncertainty           -0.074     9.003    
    SLICE_X8Y81          FDCE (Recov_fdce_C_CLR)     -0.319     8.684    design_1_i/mic_storage_0/inst/timebase_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -2.406    
  -------------------------------------------------------------------
                         slack                                  6.278    

Slack (MET) :             6.278ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.766ns (23.322%)  route 2.518ns (76.678%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.176     2.406    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y81          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.808     8.515    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y81          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[7]/C
                         clock pessimism              0.562     9.077    
                         clock uncertainty           -0.074     9.003    
    SLICE_X8Y81          FDCE (Recov_fdce_C_CLR)     -0.319     8.684    design_1_i/mic_storage_0/inst/timebase_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -2.406    
  -------------------------------------------------------------------
                         slack                                  6.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.246ns (36.603%)  route 0.426ns (63.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.255     0.062    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X10Y82         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.962    -0.852    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X10Y82         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[12]/C
                         clock pessimism              0.277    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X10Y82         FDCE (Remov_fdce_C_CLR)     -0.067    -0.568    design_1_i/mic_storage_0/inst/timebase_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_clk_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.246ns (36.603%)  route 0.426ns (63.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.255     0.062    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X11Y82         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.962    -0.852    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X11Y82         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_clk_reg/C
                         clock pessimism              0.277    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X11Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.593    design_1_i/mic_storage_0/inst/timebase_clk_reg
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.246ns (33.895%)  route 0.480ns (66.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.309     0.116    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y83          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.963    -0.851    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y83          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[13]/C
                         clock pessimism              0.277    -0.574    
                         clock uncertainty            0.074    -0.500    
    SLICE_X8Y83          FDCE (Remov_fdce_C_CLR)     -0.067    -0.567    design_1_i/mic_storage_0/inst/timebase_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.246ns (33.895%)  route 0.480ns (66.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.309     0.116    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y83          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.963    -0.851    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y83          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[14]/C
                         clock pessimism              0.277    -0.574    
                         clock uncertainty            0.074    -0.500    
    SLICE_X8Y83          FDCE (Remov_fdce_C_CLR)     -0.067    -0.567    design_1_i/mic_storage_0/inst/timebase_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.246ns (33.895%)  route 0.480ns (66.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.309     0.116    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y83          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.963    -0.851    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y83          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[15]/C
                         clock pessimism              0.277    -0.574    
                         clock uncertainty            0.074    -0.500    
    SLICE_X8Y83          FDCE (Remov_fdce_C_CLR)     -0.067    -0.567    design_1_i/mic_storage_0/inst/timebase_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.246ns (30.732%)  route 0.554ns (69.268%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.383     0.190    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X10Y80         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.960    -0.854    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X10Y80         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[0]/C
                         clock pessimism              0.277    -0.577    
                         clock uncertainty            0.074    -0.503    
    SLICE_X10Y80         FDCE (Remov_fdce_C_CLR)     -0.067    -0.570    design_1_i/mic_storage_0/inst/timebase_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.246ns (28.861%)  route 0.606ns (71.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.435     0.242    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y81          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.961    -0.853    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y81          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/C
                         clock pessimism              0.277    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X8Y81          FDCE (Remov_fdce_C_CLR)     -0.067    -0.569    design_1_i/mic_storage_0/inst/timebase_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.246ns (28.861%)  route 0.606ns (71.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.435     0.242    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y81          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.961    -0.853    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y81          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[7]/C
                         clock pessimism              0.277    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X8Y81          FDCE (Remov_fdce_C_CLR)     -0.067    -0.569    design_1_i/mic_storage_0/inst/timebase_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.246ns (28.861%)  route 0.606ns (71.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.435     0.242    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y81          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.961    -0.853    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y81          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[8]/C
                         clock pessimism              0.277    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X8Y81          FDCE (Remov_fdce_C_CLR)     -0.067    -0.569    design_1_i/mic_storage_0/inst/timebase_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.246ns (26.663%)  route 0.677ns (73.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.506     0.312    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X10Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.961    -0.853    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X10Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[1]/C
                         clock pessimism              0.277    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X10Y81         FDCE (Remov_fdce_C_CLR)     -0.067    -0.569    design_1_i/mic_storage_0/inst/timebase_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.881    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.864ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.630ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.766ns (20.701%)  route 2.934ns (79.299%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 8.517 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.592     2.822    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y82          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.810     8.517    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y82          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[10]/C
                         clock pessimism              0.562     9.079    
                         clock uncertainty           -0.074     9.005    
    SLICE_X8Y82          FDCE (Recov_fdce_C_CLR)     -0.319     8.686    design_1_i/mic_storage_0/inst/timebase_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.686    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.766ns (20.701%)  route 2.934ns (79.299%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 8.517 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.592     2.822    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y82          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.810     8.517    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y82          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[11]/C
                         clock pessimism              0.562     9.079    
                         clock uncertainty           -0.074     9.005    
    SLICE_X8Y82          FDCE (Recov_fdce_C_CLR)     -0.319     8.686    design_1_i/mic_storage_0/inst/timebase_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          8.686    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.766ns (20.701%)  route 2.934ns (79.299%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 8.517 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.592     2.822    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y82          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.810     8.517    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y82          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[9]/C
                         clock pessimism              0.562     9.079    
                         clock uncertainty           -0.074     9.005    
    SLICE_X8Y82          FDCE (Recov_fdce_C_CLR)     -0.319     8.686    design_1_i/mic_storage_0/inst/timebase_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          8.686    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.766ns (22.433%)  route 2.649ns (77.567%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.307     2.536    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X11Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.809     8.516    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X11Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[6]/C
                         clock pessimism              0.562     9.078    
                         clock uncertainty           -0.074     9.004    
    SLICE_X11Y81         FDCE (Recov_fdce_C_CLR)     -0.405     8.599    design_1_i/mic_storage_0/inst/timebase_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.599    
                         arrival time                          -2.536    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.766ns (22.433%)  route 2.649ns (77.567%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.307     2.536    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X10Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.809     8.516    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X10Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[1]/C
                         clock pessimism              0.562     9.078    
                         clock uncertainty           -0.074     9.004    
    SLICE_X10Y81         FDCE (Recov_fdce_C_CLR)     -0.319     8.685    design_1_i/mic_storage_0/inst/timebase_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.685    
                         arrival time                          -2.536    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.766ns (22.433%)  route 2.649ns (77.567%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.307     2.536    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X10Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.809     8.516    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X10Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[2]/C
                         clock pessimism              0.562     9.078    
                         clock uncertainty           -0.074     9.004    
    SLICE_X10Y81         FDCE (Recov_fdce_C_CLR)     -0.319     8.685    design_1_i/mic_storage_0/inst/timebase_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.685    
                         arrival time                          -2.536    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.766ns (22.433%)  route 2.649ns (77.567%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.307     2.536    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X10Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.809     8.516    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X10Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[3]/C
                         clock pessimism              0.562     9.078    
                         clock uncertainty           -0.074     9.004    
    SLICE_X10Y81         FDCE (Recov_fdce_C_CLR)     -0.319     8.685    design_1_i/mic_storage_0/inst/timebase_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.685    
                         arrival time                          -2.536    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.149ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.766ns (22.433%)  route 2.649ns (77.567%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.307     2.536    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X10Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.809     8.516    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X10Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[4]/C
                         clock pessimism              0.562     9.078    
                         clock uncertainty           -0.074     9.004    
    SLICE_X10Y81         FDCE (Recov_fdce_C_CLR)     -0.319     8.685    design_1_i/mic_storage_0/inst/timebase_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.685    
                         arrival time                          -2.536    
  -------------------------------------------------------------------
                         slack                                  6.149    

Slack (MET) :             6.278ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.766ns (23.322%)  route 2.518ns (76.678%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.176     2.406    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y81          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.808     8.515    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y81          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/C
                         clock pessimism              0.562     9.077    
                         clock uncertainty           -0.074     9.003    
    SLICE_X8Y81          FDCE (Recov_fdce_C_CLR)     -0.319     8.684    design_1_i/mic_storage_0/inst/timebase_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -2.406    
  -------------------------------------------------------------------
                         slack                                  6.278    

Slack (MET) :             6.278ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.766ns (23.322%)  route 2.518ns (76.678%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.176     2.406    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y81          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.808     8.515    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y81          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[7]/C
                         clock pessimism              0.562     9.077    
                         clock uncertainty           -0.074     9.003    
    SLICE_X8Y81          FDCE (Recov_fdce_C_CLR)     -0.319     8.684    design_1_i/mic_storage_0/inst/timebase_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.684    
                         arrival time                          -2.406    
  -------------------------------------------------------------------
                         slack                                  6.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.246ns (36.603%)  route 0.426ns (63.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.255     0.062    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X10Y82         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.962    -0.852    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X10Y82         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[12]/C
                         clock pessimism              0.277    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X10Y82         FDCE (Remov_fdce_C_CLR)     -0.067    -0.568    design_1_i/mic_storage_0/inst/timebase_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.655ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_clk_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.246ns (36.603%)  route 0.426ns (63.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.255     0.062    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X11Y82         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.962    -0.852    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X11Y82         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_clk_reg/C
                         clock pessimism              0.277    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X11Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.593    design_1_i/mic_storage_0/inst/timebase_clk_reg
  -------------------------------------------------------------------
                         required time                          0.593    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.246ns (33.895%)  route 0.480ns (66.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.309     0.116    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y83          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.963    -0.851    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y83          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[13]/C
                         clock pessimism              0.277    -0.574    
                         clock uncertainty            0.074    -0.500    
    SLICE_X8Y83          FDCE (Remov_fdce_C_CLR)     -0.067    -0.567    design_1_i/mic_storage_0/inst/timebase_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.246ns (33.895%)  route 0.480ns (66.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.309     0.116    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y83          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.963    -0.851    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y83          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[14]/C
                         clock pessimism              0.277    -0.574    
                         clock uncertainty            0.074    -0.500    
    SLICE_X8Y83          FDCE (Remov_fdce_C_CLR)     -0.067    -0.567    design_1_i/mic_storage_0/inst/timebase_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.246ns (33.895%)  route 0.480ns (66.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.309     0.116    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y83          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.963    -0.851    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y83          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[15]/C
                         clock pessimism              0.277    -0.574    
                         clock uncertainty            0.074    -0.500    
    SLICE_X8Y83          FDCE (Remov_fdce_C_CLR)     -0.067    -0.567    design_1_i/mic_storage_0/inst/timebase_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.760ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.246ns (30.732%)  route 0.554ns (69.268%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.383     0.190    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X10Y80         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.960    -0.854    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X10Y80         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[0]/C
                         clock pessimism              0.277    -0.577    
                         clock uncertainty            0.074    -0.503    
    SLICE_X10Y80         FDCE (Remov_fdce_C_CLR)     -0.067    -0.570    design_1_i/mic_storage_0/inst/timebase_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.760    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.246ns (28.861%)  route 0.606ns (71.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.435     0.242    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y81          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.961    -0.853    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y81          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/C
                         clock pessimism              0.277    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X8Y81          FDCE (Remov_fdce_C_CLR)     -0.067    -0.569    design_1_i/mic_storage_0/inst/timebase_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.246ns (28.861%)  route 0.606ns (71.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.435     0.242    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y81          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.961    -0.853    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y81          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[7]/C
                         clock pessimism              0.277    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X8Y81          FDCE (Remov_fdce_C_CLR)     -0.067    -0.569    design_1_i/mic_storage_0/inst/timebase_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.811ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.246ns (28.861%)  route 0.606ns (71.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.435     0.242    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y81          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.961    -0.853    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y81          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[8]/C
                         clock pessimism              0.277    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X8Y81          FDCE (Remov_fdce_C_CLR)     -0.067    -0.569    design_1_i/mic_storage_0/inst/timebase_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.811    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.246ns (26.663%)  route 0.677ns (73.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.506     0.312    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X10Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.961    -0.853    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X10Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[1]/C
                         clock pessimism              0.277    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X10Y81         FDCE (Remov_fdce_C_CLR)     -0.067    -0.569    design_1_i/mic_storage_0/inst/timebase_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.881    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_1_clk_wiz_1_0_1
  To Clock:  clk_out1_design_1_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.865ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.704ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.865ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.766ns (20.701%)  route 2.934ns (79.299%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 8.517 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.592     2.822    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y82          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.810     8.517    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y82          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[10]/C
                         clock pessimism              0.562     9.079    
                         clock uncertainty           -0.074     9.006    
    SLICE_X8Y82          FDCE (Recov_fdce_C_CLR)     -0.319     8.687    design_1_i/mic_storage_0/inst/timebase_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          8.687    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  5.865    

Slack (MET) :             5.865ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.766ns (20.701%)  route 2.934ns (79.299%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 8.517 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.592     2.822    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y82          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.810     8.517    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y82          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[11]/C
                         clock pessimism              0.562     9.079    
                         clock uncertainty           -0.074     9.006    
    SLICE_X8Y82          FDCE (Recov_fdce_C_CLR)     -0.319     8.687    design_1_i/mic_storage_0/inst/timebase_counter_reg[11]
  -------------------------------------------------------------------
                         required time                          8.687    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  5.865    

Slack (MET) :             5.865ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.766ns (20.701%)  route 2.934ns (79.299%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 8.517 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.592     2.822    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y82          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.810     8.517    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y82          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[9]/C
                         clock pessimism              0.562     9.079    
                         clock uncertainty           -0.074     9.006    
    SLICE_X8Y82          FDCE (Recov_fdce_C_CLR)     -0.319     8.687    design_1_i/mic_storage_0/inst/timebase_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          8.687    
                         arrival time                          -2.822    
  -------------------------------------------------------------------
                         slack                                  5.865    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.766ns (22.433%)  route 2.649ns (77.567%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.307     2.536    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X11Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.809     8.516    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X11Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[6]/C
                         clock pessimism              0.562     9.078    
                         clock uncertainty           -0.074     9.005    
    SLICE_X11Y81         FDCE (Recov_fdce_C_CLR)     -0.405     8.600    design_1_i/mic_storage_0/inst/timebase_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          8.600    
                         arrival time                          -2.536    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.766ns (22.433%)  route 2.649ns (77.567%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.307     2.536    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X10Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.809     8.516    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X10Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[1]/C
                         clock pessimism              0.562     9.078    
                         clock uncertainty           -0.074     9.005    
    SLICE_X10Y81         FDCE (Recov_fdce_C_CLR)     -0.319     8.686    design_1_i/mic_storage_0/inst/timebase_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          8.686    
                         arrival time                          -2.536    
  -------------------------------------------------------------------
                         slack                                  6.150    

Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.766ns (22.433%)  route 2.649ns (77.567%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.307     2.536    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X10Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.809     8.516    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X10Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[2]/C
                         clock pessimism              0.562     9.078    
                         clock uncertainty           -0.074     9.005    
    SLICE_X10Y81         FDCE (Recov_fdce_C_CLR)     -0.319     8.686    design_1_i/mic_storage_0/inst/timebase_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          8.686    
                         arrival time                          -2.536    
  -------------------------------------------------------------------
                         slack                                  6.150    

Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.766ns (22.433%)  route 2.649ns (77.567%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.307     2.536    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X10Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.809     8.516    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X10Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[3]/C
                         clock pessimism              0.562     9.078    
                         clock uncertainty           -0.074     9.005    
    SLICE_X10Y81         FDCE (Recov_fdce_C_CLR)     -0.319     8.686    design_1_i/mic_storage_0/inst/timebase_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          8.686    
                         arrival time                          -2.536    
  -------------------------------------------------------------------
                         slack                                  6.150    

Slack (MET) :             6.150ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 0.766ns (22.433%)  route 2.649ns (77.567%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 8.516 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.307     2.536    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X10Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.809     8.516    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X10Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[4]/C
                         clock pessimism              0.562     9.078    
                         clock uncertainty           -0.074     9.005    
    SLICE_X10Y81         FDCE (Recov_fdce_C_CLR)     -0.319     8.686    design_1_i/mic_storage_0/inst/timebase_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          8.686    
                         arrival time                          -2.536    
  -------------------------------------------------------------------
                         slack                                  6.150    

Slack (MET) :             6.279ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.766ns (23.322%)  route 2.518ns (76.678%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.176     2.406    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y81          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.808     8.515    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y81          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/C
                         clock pessimism              0.562     9.077    
                         clock uncertainty           -0.074     9.004    
    SLICE_X8Y81          FDCE (Recov_fdce_C_CLR)     -0.319     8.685    design_1_i/mic_storage_0/inst/timebase_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          8.685    
                         arrival time                          -2.406    
  -------------------------------------------------------------------
                         slack                                  6.279    

Slack (MET) :             6.279ns  (required time - arrival time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.284ns  (logic 0.766ns (23.322%)  route 2.518ns (76.678%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.485ns = ( 8.515 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.879ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.940    -0.879    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y85         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y85         FDRE (Prop_fdre_C_Q)         0.518    -0.361 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[3]/Q
                         net (fo=4, routed)           0.901     0.540    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[3]
    SLICE_X12Y85         LUT6 (Prop_lut6_I4_O)        0.124     0.664 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_4/O
                         net (fo=4, routed)           0.441     1.105    design_1_i/mic_storage_0/inst/playback_data[11]_i_4_n_0
    SLICE_X12Y84         LUT4 (Prop_lut4_I1_O)        0.124     1.229 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          1.176     2.406    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y81          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    11.405 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674     4.893 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723     6.616    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     6.707 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        1.808     8.515    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y81          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[7]/C
                         clock pessimism              0.562     9.077    
                         clock uncertainty           -0.074     9.004    
    SLICE_X8Y81          FDCE (Recov_fdce_C_CLR)     -0.319     8.685    design_1_i/mic_storage_0/inst/timebase_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          8.685    
                         arrival time                          -2.406    
  -------------------------------------------------------------------
                         slack                                  6.279    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.246ns (36.603%)  route 0.426ns (63.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.255     0.062    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X10Y82         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.962    -0.852    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X10Y82         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[12]/C
                         clock pessimism              0.277    -0.575    
    SLICE_X10Y82         FDCE (Remov_fdce_C_CLR)     -0.067    -0.642    design_1_i/mic_storage_0/inst/timebase_counter_reg[12]
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.729ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_clk_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.246ns (36.603%)  route 0.426ns (63.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.255     0.062    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X11Y82         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.962    -0.852    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X11Y82         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_clk_reg/C
                         clock pessimism              0.277    -0.575    
    SLICE_X11Y82         FDCE (Remov_fdce_C_CLR)     -0.092    -0.667    design_1_i/mic_storage_0/inst/timebase_clk_reg
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.246ns (33.895%)  route 0.480ns (66.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.309     0.116    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y83          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.963    -0.851    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y83          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[13]/C
                         clock pessimism              0.277    -0.574    
    SLICE_X8Y83          FDCE (Remov_fdce_C_CLR)     -0.067    -0.641    design_1_i/mic_storage_0/inst/timebase_counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.246ns (33.895%)  route 0.480ns (66.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.309     0.116    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y83          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.963    -0.851    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y83          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[14]/C
                         clock pessimism              0.277    -0.574    
    SLICE_X8Y83          FDCE (Remov_fdce_C_CLR)     -0.067    -0.641    design_1_i/mic_storage_0/inst/timebase_counter_reg[14]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.757ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.726ns  (logic 0.246ns (33.895%)  route 0.480ns (66.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.309     0.116    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y83          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.963    -0.851    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y83          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[15]/C
                         clock pessimism              0.277    -0.574    
    SLICE_X8Y83          FDCE (Remov_fdce_C_CLR)     -0.067    -0.641    design_1_i/mic_storage_0/inst/timebase_counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.641    
                         arrival time                           0.116    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.834ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.246ns (30.732%)  route 0.554ns (69.268%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.383     0.190    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X10Y80         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.960    -0.854    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X10Y80         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[0]/C
                         clock pessimism              0.277    -0.577    
    SLICE_X10Y80         FDCE (Remov_fdce_C_CLR)     -0.067    -0.644    design_1_i/mic_storage_0/inst/timebase_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.246ns (28.861%)  route 0.606ns (71.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.435     0.242    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y81          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.961    -0.853    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y81          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[5]/C
                         clock pessimism              0.277    -0.576    
    SLICE_X8Y81          FDCE (Remov_fdce_C_CLR)     -0.067    -0.643    design_1_i/mic_storage_0/inst/timebase_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.246ns (28.861%)  route 0.606ns (71.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.435     0.242    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y81          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.961    -0.853    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y81          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[7]/C
                         clock pessimism              0.277    -0.576    
    SLICE_X8Y81          FDCE (Remov_fdce_C_CLR)     -0.067    -0.643    design_1_i/mic_storage_0/inst/timebase_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.885ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.246ns (28.861%)  route 0.606ns (71.139%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.435     0.242    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X8Y81          FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.961    -0.853    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X8Y81          FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[8]/C
                         clock pessimism              0.277    -0.576    
    SLICE_X8Y81          FDCE (Remov_fdce_C_CLR)     -0.067    -0.643    design_1_i/mic_storage_0/inst/timebase_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.885    

Slack (MET) :             0.956ns  (arrival time - required time)
  Source:                 design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/mic_storage_0/inst/timebase_counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.246ns (26.663%)  route 0.677ns (73.337%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.689    -0.610    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X12Y84         FDRE                                         r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.148    -0.462 r  design_1_i/mic_storage_0/inst/self_start_reset_reg[7]/Q
                         net (fo=3, routed)           0.171    -0.291    design_1_i/mic_storage_0/inst/self_start_reset_reg__0[7]
    SLICE_X12Y84         LUT4 (Prop_lut4_I0_O)        0.098    -0.193 f  design_1_i/mic_storage_0/inst/playback_data[11]_i_1/O
                         net (fo=51, routed)          0.506     0.312    design_1_i/mic_storage_0/inst/playback_data[11]_i_1_n_0
    SLICE_X10Y81         FDCE                                         f  design_1_i/mic_storage_0/inst/timebase_counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_100MHz (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=3251, routed)        0.961    -0.853    design_1_i/mic_storage_0/inst/clk_100MHz
    SLICE_X10Y81         FDCE                                         r  design_1_i/mic_storage_0/inst/timebase_counter_reg[1]/C
                         clock pessimism              0.277    -0.576    
    SLICE_X10Y81         FDCE (Remov_fdce_C_CLR)     -0.067    -0.643    design_1_i/mic_storage_0/inst/timebase_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.643    
                         arrival time                           0.312    
  -------------------------------------------------------------------
                         slack                                  0.956    





