module shifter (
    input a[16], //input a
    input b[16], //input b
    input alufn[6], // input alufn
    output out[16] //output
  ) {

  always {
    case(alufn[1:0]) {
      b00:
        out = a << b[2:0]; //shift left
      b01:
        out = a >> b[2:0]; //shift right
      b11:
        out = $signed(a) >> b[2:0]; //arithmetic shift right
      default:
        out = 0; //give a default output
    }
  }
}
