
control_ecu.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000254c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000001a  00800060  0000254c  000025e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000008  0080007a  0080007a  000025fa  2**0
                  ALLOC
  3 .stab         00002a48  00000000  00000000  000025fc  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000013fb  00000000  00000000  00005044  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  0000643f  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  0000657f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  000066ef  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00008338  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00009223  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  00009fd0  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  0000a130  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  0000a3bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000ab8b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 44 10 	jmp	0x2088	; 0x2088 <__vector_4>
      14:	0c 94 77 10 	jmp	0x20ee	; 0x20ee <__vector_5>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 de 0f 	jmp	0x1fbc	; 0x1fbc <__vector_7>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 11 10 	jmp	0x2022	; 0x2022 <__vector_9>
      28:	0c 94 78 0f 	jmp	0x1ef0	; 0x1ef0 <__vector_10>
      2c:	0c 94 ab 0f 	jmp	0x1f56	; 0x1f56 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ec e4       	ldi	r30, 0x4C	; 76
      68:	f5 e2       	ldi	r31, 0x25	; 37
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	aa 37       	cpi	r26, 0x7A	; 122
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	aa e7       	ldi	r26, 0x7A	; 122
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a2 38       	cpi	r26, 0x82	; 130
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 cc 05 	call	0xb98	; 0xb98 <main>
      8a:	0c 94 a4 12 	jmp	0x2548	; 0x2548 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 6d 12 	jmp	0x24da	; 0x24da <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 89 12 	jmp	0x2512	; 0x2512 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 79 12 	jmp	0x24f2	; 0x24f2 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 95 12 	jmp	0x252a	; 0x252a <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 79 12 	jmp	0x24f2	; 0x24f2 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 95 12 	jmp	0x252a	; 0x252a <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 6d 12 	jmp	0x24da	; 0x24da <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 89 12 	jmp	0x2512	; 0x2512 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 79 12 	jmp	0x24f2	; 0x24f2 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 95 12 	jmp	0x252a	; 0x252a <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 79 12 	jmp	0x24f2	; 0x24f2 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 95 12 	jmp	0x252a	; 0x252a <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 79 12 	jmp	0x24f2	; 0x24f2 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 95 12 	jmp	0x252a	; 0x252a <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 7d 12 	jmp	0x24fa	; 0x24fa <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 99 12 	jmp	0x2532	; 0x2532 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <Buzzer_init>:
/*
 * Description :
 * Initializes the buzzer pin direction and turn off the buzzer.
 */
void Buzzer_init(void)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
	GPIO_setupPinDirection(BUZZER_PORT_ID, BUZZER_PIN_ID, PIN_OUTPUT);
     b4e:	82 e0       	ldi	r24, 0x02	; 2
     b50:	67 e0       	ldi	r22, 0x07	; 7
     b52:	41 e0       	ldi	r20, 0x01	; 1
     b54:	0e 94 b3 0a 	call	0x1566	; 0x1566 <GPIO_setupPinDirection>

	GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID, LOGIC_LOW);
     b58:	82 e0       	ldi	r24, 0x02	; 2
     b5a:	67 e0       	ldi	r22, 0x07	; 7
     b5c:	40 e0       	ldi	r20, 0x00	; 0
     b5e:	0e 94 9e 0b 	call	0x173c	; 0x173c <GPIO_writePin>
}
     b62:	cf 91       	pop	r28
     b64:	df 91       	pop	r29
     b66:	08 95       	ret

00000b68 <Buzzer_on>:
/*
 * Description :
 * Activates the buzzer.
 */
void Buzzer_on(void)
{
     b68:	df 93       	push	r29
     b6a:	cf 93       	push	r28
     b6c:	cd b7       	in	r28, 0x3d	; 61
     b6e:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID, LOGIC_HIGH);
     b70:	82 e0       	ldi	r24, 0x02	; 2
     b72:	67 e0       	ldi	r22, 0x07	; 7
     b74:	41 e0       	ldi	r20, 0x01	; 1
     b76:	0e 94 9e 0b 	call	0x173c	; 0x173c <GPIO_writePin>
}
     b7a:	cf 91       	pop	r28
     b7c:	df 91       	pop	r29
     b7e:	08 95       	ret

00000b80 <Buzzer_off>:
/*
 * Description :
 * Deactivates the buzzer.
 */
void Buzzer_off(void)
{
     b80:	df 93       	push	r29
     b82:	cf 93       	push	r28
     b84:	cd b7       	in	r28, 0x3d	; 61
     b86:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID, LOGIC_LOW);
     b88:	82 e0       	ldi	r24, 0x02	; 2
     b8a:	67 e0       	ldi	r22, 0x07	; 7
     b8c:	40 e0       	ldi	r20, 0x00	; 0
     b8e:	0e 94 9e 0b 	call	0x173c	; 0x173c <GPIO_writePin>
}
     b92:	cf 91       	pop	r28
     b94:	df 91       	pop	r29
     b96:	08 95       	ret

00000b98 <main>:

#include "control_func.h"
#include <avr/io.h>

int main(void)
{
     b98:	df 93       	push	r29
     b9a:	cf 93       	push	r28
     b9c:	cd b7       	in	r28, 0x3d	; 61
     b9e:	de b7       	in	r29, 0x3e	; 62
     ba0:	e1 97       	sbiw	r28, 0x31	; 49
     ba2:	0f b6       	in	r0, 0x3f	; 63
     ba4:	f8 94       	cli
     ba6:	de bf       	out	0x3e, r29	; 62
     ba8:	0f be       	out	0x3f, r0	; 63
     baa:	cd bf       	out	0x3d, r28	; 61
	/*------ Modules Initialization ------*/
	UART_ConfigType UART_Configurations = {DATABITS_8, NONE, STOPBITS_1, 9600};
     bac:	9e 01       	movw	r18, r28
     bae:	20 5f       	subi	r18, 0xF0	; 240
     bb0:	3f 4f       	sbci	r19, 0xFF	; 255
     bb2:	3c a3       	std	Y+36, r19	; 0x24
     bb4:	2b a3       	std	Y+35, r18	; 0x23
     bb6:	82 e7       	ldi	r24, 0x72	; 114
     bb8:	90 e0       	ldi	r25, 0x00	; 0
     bba:	9e a3       	std	Y+38, r25	; 0x26
     bbc:	8d a3       	std	Y+37, r24	; 0x25
     bbe:	97 e0       	ldi	r25, 0x07	; 7
     bc0:	9f a3       	std	Y+39, r25	; 0x27
     bc2:	ed a1       	ldd	r30, Y+37	; 0x25
     bc4:	fe a1       	ldd	r31, Y+38	; 0x26
     bc6:	00 80       	ld	r0, Z
     bc8:	2d a1       	ldd	r18, Y+37	; 0x25
     bca:	3e a1       	ldd	r19, Y+38	; 0x26
     bcc:	2f 5f       	subi	r18, 0xFF	; 255
     bce:	3f 4f       	sbci	r19, 0xFF	; 255
     bd0:	3e a3       	std	Y+38, r19	; 0x26
     bd2:	2d a3       	std	Y+37, r18	; 0x25
     bd4:	eb a1       	ldd	r30, Y+35	; 0x23
     bd6:	fc a1       	ldd	r31, Y+36	; 0x24
     bd8:	00 82       	st	Z, r0
     bda:	2b a1       	ldd	r18, Y+35	; 0x23
     bdc:	3c a1       	ldd	r19, Y+36	; 0x24
     bde:	2f 5f       	subi	r18, 0xFF	; 255
     be0:	3f 4f       	sbci	r19, 0xFF	; 255
     be2:	3c a3       	std	Y+36, r19	; 0x24
     be4:	2b a3       	std	Y+35, r18	; 0x23
     be6:	3f a1       	ldd	r19, Y+39	; 0x27
     be8:	31 50       	subi	r19, 0x01	; 1
     bea:	3f a3       	std	Y+39, r19	; 0x27
     bec:	8f a1       	ldd	r24, Y+39	; 0x27
     bee:	88 23       	and	r24, r24
     bf0:	41 f7       	brne	.-48     	; 0xbc2 <main+0x2a>
	UART_init(&UART_Configurations);
     bf2:	ce 01       	movw	r24, r28
     bf4:	40 96       	adiw	r24, 0x10	; 16
     bf6:	0e 94 32 11 	call	0x2264	; 0x2264 <UART_init>
	TWI_ConfigType TWI_Configurations = {0x01, 0x02};
     bfa:	fe 01       	movw	r30, r28
     bfc:	77 96       	adiw	r30, 0x17	; 23
     bfe:	f9 a7       	std	Y+41, r31	; 0x29
     c00:	e8 a7       	std	Y+40, r30	; 0x28
     c02:	2f e6       	ldi	r18, 0x6F	; 111
     c04:	30 e0       	ldi	r19, 0x00	; 0
     c06:	3b a7       	std	Y+43, r19	; 0x2b
     c08:	2a a7       	std	Y+42, r18	; 0x2a
     c0a:	33 e0       	ldi	r19, 0x03	; 3
     c0c:	3c a7       	std	Y+44, r19	; 0x2c
     c0e:	ea a5       	ldd	r30, Y+42	; 0x2a
     c10:	fb a5       	ldd	r31, Y+43	; 0x2b
     c12:	00 80       	ld	r0, Z
     c14:	2a a5       	ldd	r18, Y+42	; 0x2a
     c16:	3b a5       	ldd	r19, Y+43	; 0x2b
     c18:	2f 5f       	subi	r18, 0xFF	; 255
     c1a:	3f 4f       	sbci	r19, 0xFF	; 255
     c1c:	3b a7       	std	Y+43, r19	; 0x2b
     c1e:	2a a7       	std	Y+42, r18	; 0x2a
     c20:	e8 a5       	ldd	r30, Y+40	; 0x28
     c22:	f9 a5       	ldd	r31, Y+41	; 0x29
     c24:	00 82       	st	Z, r0
     c26:	28 a5       	ldd	r18, Y+40	; 0x28
     c28:	39 a5       	ldd	r19, Y+41	; 0x29
     c2a:	2f 5f       	subi	r18, 0xFF	; 255
     c2c:	3f 4f       	sbci	r19, 0xFF	; 255
     c2e:	39 a7       	std	Y+41, r19	; 0x29
     c30:	28 a7       	std	Y+40, r18	; 0x28
     c32:	3c a5       	ldd	r19, Y+44	; 0x2c
     c34:	31 50       	subi	r19, 0x01	; 1
     c36:	3c a7       	std	Y+44, r19	; 0x2c
     c38:	8c a5       	ldd	r24, Y+44	; 0x2c
     c3a:	88 23       	and	r24, r24
     c3c:	41 f7       	brne	.-48     	; 0xc0e <main+0x76>
	TWI_init(&TWI_Configurations);
     c3e:	ce 01       	movw	r24, r28
     c40:	47 96       	adiw	r24, 0x17	; 23
     c42:	0e 94 aa 10 	call	0x2154	; 0x2154 <TWI_init>

	Timer_ConfigType Timer_Configurations = {0, 31249, TIMER_1, F_CPU_256, COMPARE};
     c46:	fe 01       	movw	r30, r28
     c48:	7a 96       	adiw	r30, 0x1a	; 26
     c4a:	fe a7       	std	Y+46, r31	; 0x2e
     c4c:	ed a7       	std	Y+45, r30	; 0x2d
     c4e:	28 e6       	ldi	r18, 0x68	; 104
     c50:	30 e0       	ldi	r19, 0x00	; 0
     c52:	38 ab       	std	Y+48, r19	; 0x30
     c54:	2f a7       	std	Y+47, r18	; 0x2f
     c56:	37 e0       	ldi	r19, 0x07	; 7
     c58:	39 ab       	std	Y+49, r19	; 0x31
     c5a:	ef a5       	ldd	r30, Y+47	; 0x2f
     c5c:	f8 a9       	ldd	r31, Y+48	; 0x30
     c5e:	00 80       	ld	r0, Z
     c60:	2f a5       	ldd	r18, Y+47	; 0x2f
     c62:	38 a9       	ldd	r19, Y+48	; 0x30
     c64:	2f 5f       	subi	r18, 0xFF	; 255
     c66:	3f 4f       	sbci	r19, 0xFF	; 255
     c68:	38 ab       	std	Y+48, r19	; 0x30
     c6a:	2f a7       	std	Y+47, r18	; 0x2f
     c6c:	ed a5       	ldd	r30, Y+45	; 0x2d
     c6e:	fe a5       	ldd	r31, Y+46	; 0x2e
     c70:	00 82       	st	Z, r0
     c72:	2d a5       	ldd	r18, Y+45	; 0x2d
     c74:	3e a5       	ldd	r19, Y+46	; 0x2e
     c76:	2f 5f       	subi	r18, 0xFF	; 255
     c78:	3f 4f       	sbci	r19, 0xFF	; 255
     c7a:	3e a7       	std	Y+46, r19	; 0x2e
     c7c:	2d a7       	std	Y+45, r18	; 0x2d
     c7e:	39 a9       	ldd	r19, Y+49	; 0x31
     c80:	31 50       	subi	r19, 0x01	; 1
     c82:	39 ab       	std	Y+49, r19	; 0x31
     c84:	89 a9       	ldd	r24, Y+49	; 0x31
     c86:	88 23       	and	r24, r24
     c88:	41 f7       	brne	.-48     	; 0xc5a <main+0xc2>
	Timer_init(&Timer_Configurations);
     c8a:	ce 01       	movw	r24, r28
     c8c:	4a 96       	adiw	r24, 0x1a	; 26
     c8e:	0e 94 24 0e 	call	0x1c48	; 0x1c48 <Timer_init>
	Timer_setCallBack(Control_timerCallback, TIMER_1);
     c92:	8a e8       	ldi	r24, 0x8A	; 138
     c94:	99 e0       	ldi	r25, 0x09	; 9
     c96:	61 e0       	ldi	r22, 0x01	; 1
     c98:	0e 94 3f 0f 	call	0x1e7e	; 0x1e7e <Timer_setCallBack>

	Buzzer_init();
     c9c:	0e 94 a3 05 	call	0xb46	; 0xb46 <Buzzer_init>
	DcMotor_Init();
     ca0:	0e 94 96 09 	call	0x132c	; 0x132c <DcMotor_Init>
	PIR_init();
     ca4:	0e 94 f1 0d 	call	0x1be2	; 0x1be2 <PIR_init>

	SREG |= (1<<7); /* Enable global interrupts */
     ca8:	af e5       	ldi	r26, 0x5F	; 95
     caa:	b0 e0       	ldi	r27, 0x00	; 0
     cac:	ef e5       	ldi	r30, 0x5F	; 95
     cae:	f0 e0       	ldi	r31, 0x00	; 0
     cb0:	80 81       	ld	r24, Z
     cb2:	80 68       	ori	r24, 0x80	; 128
     cb4:	8c 93       	st	X, r24

	uint8 flag = CHANGE_PASS;
     cb6:	82 e0       	ldi	r24, 0x02	; 2
     cb8:	8f 87       	std	Y+15, r24	; 0x0f

	UART_sendByte(READY_COMM); /* Signal readiness to HMI */
     cba:	88 e0       	ldi	r24, 0x08	; 8
     cbc:	0e 94 a2 11 	call	0x2344	; 0x2344 <UART_sendByte>
     cc0:	80 e0       	ldi	r24, 0x00	; 0
     cc2:	90 e0       	ldi	r25, 0x00	; 0
     cc4:	a8 e4       	ldi	r26, 0x48	; 72
     cc6:	b2 e4       	ldi	r27, 0x42	; 66
     cc8:	8b 87       	std	Y+11, r24	; 0x0b
     cca:	9c 87       	std	Y+12, r25	; 0x0c
     ccc:	ad 87       	std	Y+13, r26	; 0x0d
     cce:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     cd0:	6b 85       	ldd	r22, Y+11	; 0x0b
     cd2:	7c 85       	ldd	r23, Y+12	; 0x0c
     cd4:	8d 85       	ldd	r24, Y+13	; 0x0d
     cd6:	9e 85       	ldd	r25, Y+14	; 0x0e
     cd8:	20 e0       	ldi	r18, 0x00	; 0
     cda:	30 e0       	ldi	r19, 0x00	; 0
     cdc:	4a ef       	ldi	r20, 0xFA	; 250
     cde:	54 e4       	ldi	r21, 0x44	; 68
     ce0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     ce4:	dc 01       	movw	r26, r24
     ce6:	cb 01       	movw	r24, r22
     ce8:	8f 83       	std	Y+7, r24	; 0x07
     cea:	98 87       	std	Y+8, r25	; 0x08
     cec:	a9 87       	std	Y+9, r26	; 0x09
     cee:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     cf0:	6f 81       	ldd	r22, Y+7	; 0x07
     cf2:	78 85       	ldd	r23, Y+8	; 0x08
     cf4:	89 85       	ldd	r24, Y+9	; 0x09
     cf6:	9a 85       	ldd	r25, Y+10	; 0x0a
     cf8:	20 e0       	ldi	r18, 0x00	; 0
     cfa:	30 e0       	ldi	r19, 0x00	; 0
     cfc:	40 e8       	ldi	r20, 0x80	; 128
     cfe:	5f e3       	ldi	r21, 0x3F	; 63
     d00:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     d04:	88 23       	and	r24, r24
     d06:	2c f4       	brge	.+10     	; 0xd12 <main+0x17a>
		__ticks = 1;
     d08:	81 e0       	ldi	r24, 0x01	; 1
     d0a:	90 e0       	ldi	r25, 0x00	; 0
     d0c:	9e 83       	std	Y+6, r25	; 0x06
     d0e:	8d 83       	std	Y+5, r24	; 0x05
     d10:	3f c0       	rjmp	.+126    	; 0xd90 <main+0x1f8>
	else if (__tmp > 65535)
     d12:	6f 81       	ldd	r22, Y+7	; 0x07
     d14:	78 85       	ldd	r23, Y+8	; 0x08
     d16:	89 85       	ldd	r24, Y+9	; 0x09
     d18:	9a 85       	ldd	r25, Y+10	; 0x0a
     d1a:	20 e0       	ldi	r18, 0x00	; 0
     d1c:	3f ef       	ldi	r19, 0xFF	; 255
     d1e:	4f e7       	ldi	r20, 0x7F	; 127
     d20:	57 e4       	ldi	r21, 0x47	; 71
     d22:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     d26:	18 16       	cp	r1, r24
     d28:	4c f5       	brge	.+82     	; 0xd7c <main+0x1e4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     d2a:	6b 85       	ldd	r22, Y+11	; 0x0b
     d2c:	7c 85       	ldd	r23, Y+12	; 0x0c
     d2e:	8d 85       	ldd	r24, Y+13	; 0x0d
     d30:	9e 85       	ldd	r25, Y+14	; 0x0e
     d32:	20 e0       	ldi	r18, 0x00	; 0
     d34:	30 e0       	ldi	r19, 0x00	; 0
     d36:	40 e2       	ldi	r20, 0x20	; 32
     d38:	51 e4       	ldi	r21, 0x41	; 65
     d3a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     d3e:	dc 01       	movw	r26, r24
     d40:	cb 01       	movw	r24, r22
     d42:	bc 01       	movw	r22, r24
     d44:	cd 01       	movw	r24, r26
     d46:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     d4a:	dc 01       	movw	r26, r24
     d4c:	cb 01       	movw	r24, r22
     d4e:	9e 83       	std	Y+6, r25	; 0x06
     d50:	8d 83       	std	Y+5, r24	; 0x05
     d52:	0f c0       	rjmp	.+30     	; 0xd72 <main+0x1da>
     d54:	88 ec       	ldi	r24, 0xC8	; 200
     d56:	90 e0       	ldi	r25, 0x00	; 0
     d58:	9c 83       	std	Y+4, r25	; 0x04
     d5a:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     d5c:	8b 81       	ldd	r24, Y+3	; 0x03
     d5e:	9c 81       	ldd	r25, Y+4	; 0x04
     d60:	01 97       	sbiw	r24, 0x01	; 1
     d62:	f1 f7       	brne	.-4      	; 0xd60 <main+0x1c8>
     d64:	9c 83       	std	Y+4, r25	; 0x04
     d66:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     d68:	8d 81       	ldd	r24, Y+5	; 0x05
     d6a:	9e 81       	ldd	r25, Y+6	; 0x06
     d6c:	01 97       	sbiw	r24, 0x01	; 1
     d6e:	9e 83       	std	Y+6, r25	; 0x06
     d70:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     d72:	8d 81       	ldd	r24, Y+5	; 0x05
     d74:	9e 81       	ldd	r25, Y+6	; 0x06
     d76:	00 97       	sbiw	r24, 0x00	; 0
     d78:	69 f7       	brne	.-38     	; 0xd54 <main+0x1bc>
     d7a:	14 c0       	rjmp	.+40     	; 0xda4 <main+0x20c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     d7c:	6f 81       	ldd	r22, Y+7	; 0x07
     d7e:	78 85       	ldd	r23, Y+8	; 0x08
     d80:	89 85       	ldd	r24, Y+9	; 0x09
     d82:	9a 85       	ldd	r25, Y+10	; 0x0a
     d84:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     d88:	dc 01       	movw	r26, r24
     d8a:	cb 01       	movw	r24, r22
     d8c:	9e 83       	std	Y+6, r25	; 0x06
     d8e:	8d 83       	std	Y+5, r24	; 0x05
     d90:	8d 81       	ldd	r24, Y+5	; 0x05
     d92:	9e 81       	ldd	r25, Y+6	; 0x06
     d94:	9a 83       	std	Y+2, r25	; 0x02
     d96:	89 83       	std	Y+1, r24	; 0x01
     d98:	89 81       	ldd	r24, Y+1	; 0x01
     d9a:	9a 81       	ldd	r25, Y+2	; 0x02
     d9c:	01 97       	sbiw	r24, 0x01	; 1
     d9e:	f1 f7       	brne	.-4      	; 0xd9c <main+0x204>
     da0:	9a 83       	std	Y+2, r25	; 0x02
     da2:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(50);

	/*------ Main Loop ------*/
	while(1)
	{
		flag = UART_recieveByte();
     da4:	0e 94 b9 11 	call	0x2372	; 0x2372 <UART_recieveByte>
     da8:	8f 87       	std	Y+15, r24	; 0x0f

		switch(flag)
     daa:	8f 85       	ldd	r24, Y+15	; 0x0f
     dac:	e8 2f       	mov	r30, r24
     dae:	f0 e0       	ldi	r31, 0x00	; 0
     db0:	fa a3       	std	Y+34, r31	; 0x22
     db2:	e9 a3       	std	Y+33, r30	; 0x21
     db4:	29 a1       	ldd	r18, Y+33	; 0x21
     db6:	3a a1       	ldd	r19, Y+34	; 0x22
     db8:	22 30       	cpi	r18, 0x02	; 2
     dba:	31 05       	cpc	r19, r1
     dbc:	71 f0       	breq	.+28     	; 0xdda <main+0x242>
     dbe:	89 a1       	ldd	r24, Y+33	; 0x21
     dc0:	9a a1       	ldd	r25, Y+34	; 0x22
     dc2:	83 30       	cpi	r24, 0x03	; 3
     dc4:	91 05       	cpc	r25, r1
     dc6:	69 f0       	breq	.+26     	; 0xde2 <main+0x24a>
     dc8:	e9 a1       	ldd	r30, Y+33	; 0x21
     dca:	fa a1       	ldd	r31, Y+34	; 0x22
     dcc:	e1 30       	cpi	r30, 0x01	; 1
     dce:	f1 05       	cpc	r31, r1
     dd0:	49 f7       	brne	.-46     	; 0xda4 <main+0x20c>
		{
		case PUT_PASS:
			flag = Control_putPassword();
     dd2:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <Control_putPassword>
     dd6:	8f 87       	std	Y+15, r24	; 0x0f
     dd8:	e5 cf       	rjmp	.-54     	; 0xda4 <main+0x20c>
			break;
		case CHANGE_PASS:
			flag = Control_changePassword();
     dda:	0e 94 cb 08 	call	0x1196	; 0x1196 <Control_changePassword>
     dde:	8f 87       	std	Y+15, r24	; 0x0f
     de0:	e1 cf       	rjmp	.-62     	; 0xda4 <main+0x20c>
			break;
		case CHECK_PASS:
			flag = Control_checkPassword();
     de2:	0e 94 e2 08 	call	0x11c4	; 0x11c4 <Control_checkPassword>
     de6:	8f 87       	std	Y+15, r24	; 0x0f
			if(flag == PASS_MATCH)
     de8:	8f 85       	ldd	r24, Y+15	; 0x0f
     dea:	87 30       	cpi	r24, 0x07	; 7
     dec:	d9 f6       	brne	.-74     	; 0xda4 <main+0x20c>
			{
				Control_openDoor();
     dee:	0e 94 60 09 	call	0x12c0	; 0x12c0 <Control_openDoor>
     df2:	d8 cf       	rjmp	.-80     	; 0xda4 <main+0x20c>

00000df4 <Control_putPassword>:
/*
 * Description :
 * Set new password in EEPROM after confirmation
 */
uint8 Control_putPassword(void)
{
     df4:	df 93       	push	r29
     df6:	cf 93       	push	r28
     df8:	cd b7       	in	r28, 0x3d	; 61
     dfa:	de b7       	in	r29, 0x3e	; 62
     dfc:	e9 97       	sbiw	r28, 0x39	; 57
     dfe:	0f b6       	in	r0, 0x3f	; 63
     e00:	f8 94       	cli
     e02:	de bf       	out	0x3e, r29	; 62
     e04:	0f be       	out	0x3f, r0	; 63
     e06:	cd bf       	out	0x3d, r28	; 61
	uint8 flag = 0, password[PASSWORD_LENGTH + 1] = {0}, password2[PASSWORD_LENGTH + 1] = {0};
     e08:	1d a6       	std	Y+45, r1	; 0x2d
     e0a:	86 e0       	ldi	r24, 0x06	; 6
     e0c:	fe 01       	movw	r30, r28
     e0e:	be 96       	adiw	r30, 0x2e	; 46
     e10:	df 01       	movw	r26, r30
     e12:	98 2f       	mov	r25, r24
     e14:	1d 92       	st	X+, r1
     e16:	9a 95       	dec	r25
     e18:	e9 f7       	brne	.-6      	; 0xe14 <Control_putPassword+0x20>
     e1a:	86 e0       	ldi	r24, 0x06	; 6
     e1c:	fe 01       	movw	r30, r28
     e1e:	f4 96       	adiw	r30, 0x34	; 52
     e20:	df 01       	movw	r26, r30
     e22:	98 2f       	mov	r25, r24
     e24:	1d 92       	st	X+, r1
     e26:	9a 95       	dec	r25
     e28:	e9 f7       	brne	.-6      	; 0xe24 <Control_putPassword+0x30>

	UART_receiveString(password);
     e2a:	ce 01       	movw	r24, r28
     e2c:	8e 96       	adiw	r24, 0x2e	; 46
     e2e:	0e 94 f4 11 	call	0x23e8	; 0x23e8 <UART_receiveString>
     e32:	80 e0       	ldi	r24, 0x00	; 0
     e34:	90 e0       	ldi	r25, 0x00	; 0
     e36:	a8 e4       	ldi	r26, 0x48	; 72
     e38:	b2 e4       	ldi	r27, 0x42	; 66
     e3a:	8f a3       	std	Y+39, r24	; 0x27
     e3c:	98 a7       	std	Y+40, r25	; 0x28
     e3e:	a9 a7       	std	Y+41, r26	; 0x29
     e40:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     e42:	6f a1       	ldd	r22, Y+39	; 0x27
     e44:	78 a5       	ldd	r23, Y+40	; 0x28
     e46:	89 a5       	ldd	r24, Y+41	; 0x29
     e48:	9a a5       	ldd	r25, Y+42	; 0x2a
     e4a:	20 e0       	ldi	r18, 0x00	; 0
     e4c:	30 e0       	ldi	r19, 0x00	; 0
     e4e:	4a ef       	ldi	r20, 0xFA	; 250
     e50:	54 e4       	ldi	r21, 0x44	; 68
     e52:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     e56:	dc 01       	movw	r26, r24
     e58:	cb 01       	movw	r24, r22
     e5a:	8b a3       	std	Y+35, r24	; 0x23
     e5c:	9c a3       	std	Y+36, r25	; 0x24
     e5e:	ad a3       	std	Y+37, r26	; 0x25
     e60:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
     e62:	6b a1       	ldd	r22, Y+35	; 0x23
     e64:	7c a1       	ldd	r23, Y+36	; 0x24
     e66:	8d a1       	ldd	r24, Y+37	; 0x25
     e68:	9e a1       	ldd	r25, Y+38	; 0x26
     e6a:	20 e0       	ldi	r18, 0x00	; 0
     e6c:	30 e0       	ldi	r19, 0x00	; 0
     e6e:	40 e8       	ldi	r20, 0x80	; 128
     e70:	5f e3       	ldi	r21, 0x3F	; 63
     e72:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     e76:	88 23       	and	r24, r24
     e78:	2c f4       	brge	.+10     	; 0xe84 <Control_putPassword+0x90>
		__ticks = 1;
     e7a:	81 e0       	ldi	r24, 0x01	; 1
     e7c:	90 e0       	ldi	r25, 0x00	; 0
     e7e:	9a a3       	std	Y+34, r25	; 0x22
     e80:	89 a3       	std	Y+33, r24	; 0x21
     e82:	3f c0       	rjmp	.+126    	; 0xf02 <Control_putPassword+0x10e>
	else if (__tmp > 65535)
     e84:	6b a1       	ldd	r22, Y+35	; 0x23
     e86:	7c a1       	ldd	r23, Y+36	; 0x24
     e88:	8d a1       	ldd	r24, Y+37	; 0x25
     e8a:	9e a1       	ldd	r25, Y+38	; 0x26
     e8c:	20 e0       	ldi	r18, 0x00	; 0
     e8e:	3f ef       	ldi	r19, 0xFF	; 255
     e90:	4f e7       	ldi	r20, 0x7F	; 127
     e92:	57 e4       	ldi	r21, 0x47	; 71
     e94:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     e98:	18 16       	cp	r1, r24
     e9a:	4c f5       	brge	.+82     	; 0xeee <Control_putPassword+0xfa>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     e9c:	6f a1       	ldd	r22, Y+39	; 0x27
     e9e:	78 a5       	ldd	r23, Y+40	; 0x28
     ea0:	89 a5       	ldd	r24, Y+41	; 0x29
     ea2:	9a a5       	ldd	r25, Y+42	; 0x2a
     ea4:	20 e0       	ldi	r18, 0x00	; 0
     ea6:	30 e0       	ldi	r19, 0x00	; 0
     ea8:	40 e2       	ldi	r20, 0x20	; 32
     eaa:	51 e4       	ldi	r21, 0x41	; 65
     eac:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     eb0:	dc 01       	movw	r26, r24
     eb2:	cb 01       	movw	r24, r22
     eb4:	bc 01       	movw	r22, r24
     eb6:	cd 01       	movw	r24, r26
     eb8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     ebc:	dc 01       	movw	r26, r24
     ebe:	cb 01       	movw	r24, r22
     ec0:	9a a3       	std	Y+34, r25	; 0x22
     ec2:	89 a3       	std	Y+33, r24	; 0x21
     ec4:	0f c0       	rjmp	.+30     	; 0xee4 <Control_putPassword+0xf0>
     ec6:	88 ec       	ldi	r24, 0xC8	; 200
     ec8:	90 e0       	ldi	r25, 0x00	; 0
     eca:	98 a3       	std	Y+32, r25	; 0x20
     ecc:	8f 8f       	std	Y+31, r24	; 0x1f
     ece:	8f 8d       	ldd	r24, Y+31	; 0x1f
     ed0:	98 a1       	ldd	r25, Y+32	; 0x20
     ed2:	01 97       	sbiw	r24, 0x01	; 1
     ed4:	f1 f7       	brne	.-4      	; 0xed2 <Control_putPassword+0xde>
     ed6:	98 a3       	std	Y+32, r25	; 0x20
     ed8:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     eda:	89 a1       	ldd	r24, Y+33	; 0x21
     edc:	9a a1       	ldd	r25, Y+34	; 0x22
     ede:	01 97       	sbiw	r24, 0x01	; 1
     ee0:	9a a3       	std	Y+34, r25	; 0x22
     ee2:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     ee4:	89 a1       	ldd	r24, Y+33	; 0x21
     ee6:	9a a1       	ldd	r25, Y+34	; 0x22
     ee8:	00 97       	sbiw	r24, 0x00	; 0
     eea:	69 f7       	brne	.-38     	; 0xec6 <Control_putPassword+0xd2>
     eec:	14 c0       	rjmp	.+40     	; 0xf16 <Control_putPassword+0x122>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     eee:	6b a1       	ldd	r22, Y+35	; 0x23
     ef0:	7c a1       	ldd	r23, Y+36	; 0x24
     ef2:	8d a1       	ldd	r24, Y+37	; 0x25
     ef4:	9e a1       	ldd	r25, Y+38	; 0x26
     ef6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     efa:	dc 01       	movw	r26, r24
     efc:	cb 01       	movw	r24, r22
     efe:	9a a3       	std	Y+34, r25	; 0x22
     f00:	89 a3       	std	Y+33, r24	; 0x21
     f02:	89 a1       	ldd	r24, Y+33	; 0x21
     f04:	9a a1       	ldd	r25, Y+34	; 0x22
     f06:	9e 8f       	std	Y+30, r25	; 0x1e
     f08:	8d 8f       	std	Y+29, r24	; 0x1d
     f0a:	8d 8d       	ldd	r24, Y+29	; 0x1d
     f0c:	9e 8d       	ldd	r25, Y+30	; 0x1e
     f0e:	01 97       	sbiw	r24, 0x01	; 1
     f10:	f1 f7       	brne	.-4      	; 0xf0e <Control_putPassword+0x11a>
     f12:	9e 8f       	std	Y+30, r25	; 0x1e
     f14:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(50);

	UART_receiveString(password2);
     f16:	ce 01       	movw	r24, r28
     f18:	c4 96       	adiw	r24, 0x34	; 52
     f1a:	0e 94 f4 11 	call	0x23e8	; 0x23e8 <UART_receiveString>
     f1e:	80 e0       	ldi	r24, 0x00	; 0
     f20:	90 e0       	ldi	r25, 0x00	; 0
     f22:	a8 e4       	ldi	r26, 0x48	; 72
     f24:	b2 e4       	ldi	r27, 0x42	; 66
     f26:	89 8f       	std	Y+25, r24	; 0x19
     f28:	9a 8f       	std	Y+26, r25	; 0x1a
     f2a:	ab 8f       	std	Y+27, r26	; 0x1b
     f2c:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     f2e:	69 8d       	ldd	r22, Y+25	; 0x19
     f30:	7a 8d       	ldd	r23, Y+26	; 0x1a
     f32:	8b 8d       	ldd	r24, Y+27	; 0x1b
     f34:	9c 8d       	ldd	r25, Y+28	; 0x1c
     f36:	20 e0       	ldi	r18, 0x00	; 0
     f38:	30 e0       	ldi	r19, 0x00	; 0
     f3a:	4a ef       	ldi	r20, 0xFA	; 250
     f3c:	54 e4       	ldi	r21, 0x44	; 68
     f3e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     f42:	dc 01       	movw	r26, r24
     f44:	cb 01       	movw	r24, r22
     f46:	8d 8b       	std	Y+21, r24	; 0x15
     f48:	9e 8b       	std	Y+22, r25	; 0x16
     f4a:	af 8b       	std	Y+23, r26	; 0x17
     f4c:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
     f4e:	6d 89       	ldd	r22, Y+21	; 0x15
     f50:	7e 89       	ldd	r23, Y+22	; 0x16
     f52:	8f 89       	ldd	r24, Y+23	; 0x17
     f54:	98 8d       	ldd	r25, Y+24	; 0x18
     f56:	20 e0       	ldi	r18, 0x00	; 0
     f58:	30 e0       	ldi	r19, 0x00	; 0
     f5a:	40 e8       	ldi	r20, 0x80	; 128
     f5c:	5f e3       	ldi	r21, 0x3F	; 63
     f5e:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     f62:	88 23       	and	r24, r24
     f64:	2c f4       	brge	.+10     	; 0xf70 <Control_putPassword+0x17c>
		__ticks = 1;
     f66:	81 e0       	ldi	r24, 0x01	; 1
     f68:	90 e0       	ldi	r25, 0x00	; 0
     f6a:	9c 8b       	std	Y+20, r25	; 0x14
     f6c:	8b 8b       	std	Y+19, r24	; 0x13
     f6e:	3f c0       	rjmp	.+126    	; 0xfee <Control_putPassword+0x1fa>
	else if (__tmp > 65535)
     f70:	6d 89       	ldd	r22, Y+21	; 0x15
     f72:	7e 89       	ldd	r23, Y+22	; 0x16
     f74:	8f 89       	ldd	r24, Y+23	; 0x17
     f76:	98 8d       	ldd	r25, Y+24	; 0x18
     f78:	20 e0       	ldi	r18, 0x00	; 0
     f7a:	3f ef       	ldi	r19, 0xFF	; 255
     f7c:	4f e7       	ldi	r20, 0x7F	; 127
     f7e:	57 e4       	ldi	r21, 0x47	; 71
     f80:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     f84:	18 16       	cp	r1, r24
     f86:	4c f5       	brge	.+82     	; 0xfda <Control_putPassword+0x1e6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     f88:	69 8d       	ldd	r22, Y+25	; 0x19
     f8a:	7a 8d       	ldd	r23, Y+26	; 0x1a
     f8c:	8b 8d       	ldd	r24, Y+27	; 0x1b
     f8e:	9c 8d       	ldd	r25, Y+28	; 0x1c
     f90:	20 e0       	ldi	r18, 0x00	; 0
     f92:	30 e0       	ldi	r19, 0x00	; 0
     f94:	40 e2       	ldi	r20, 0x20	; 32
     f96:	51 e4       	ldi	r21, 0x41	; 65
     f98:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     f9c:	dc 01       	movw	r26, r24
     f9e:	cb 01       	movw	r24, r22
     fa0:	bc 01       	movw	r22, r24
     fa2:	cd 01       	movw	r24, r26
     fa4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     fa8:	dc 01       	movw	r26, r24
     faa:	cb 01       	movw	r24, r22
     fac:	9c 8b       	std	Y+20, r25	; 0x14
     fae:	8b 8b       	std	Y+19, r24	; 0x13
     fb0:	0f c0       	rjmp	.+30     	; 0xfd0 <Control_putPassword+0x1dc>
     fb2:	88 ec       	ldi	r24, 0xC8	; 200
     fb4:	90 e0       	ldi	r25, 0x00	; 0
     fb6:	9a 8b       	std	Y+18, r25	; 0x12
     fb8:	89 8b       	std	Y+17, r24	; 0x11
     fba:	89 89       	ldd	r24, Y+17	; 0x11
     fbc:	9a 89       	ldd	r25, Y+18	; 0x12
     fbe:	01 97       	sbiw	r24, 0x01	; 1
     fc0:	f1 f7       	brne	.-4      	; 0xfbe <Control_putPassword+0x1ca>
     fc2:	9a 8b       	std	Y+18, r25	; 0x12
     fc4:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     fc6:	8b 89       	ldd	r24, Y+19	; 0x13
     fc8:	9c 89       	ldd	r25, Y+20	; 0x14
     fca:	01 97       	sbiw	r24, 0x01	; 1
     fcc:	9c 8b       	std	Y+20, r25	; 0x14
     fce:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     fd0:	8b 89       	ldd	r24, Y+19	; 0x13
     fd2:	9c 89       	ldd	r25, Y+20	; 0x14
     fd4:	00 97       	sbiw	r24, 0x00	; 0
     fd6:	69 f7       	brne	.-38     	; 0xfb2 <Control_putPassword+0x1be>
     fd8:	14 c0       	rjmp	.+40     	; 0x1002 <Control_putPassword+0x20e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     fda:	6d 89       	ldd	r22, Y+21	; 0x15
     fdc:	7e 89       	ldd	r23, Y+22	; 0x16
     fde:	8f 89       	ldd	r24, Y+23	; 0x17
     fe0:	98 8d       	ldd	r25, Y+24	; 0x18
     fe2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     fe6:	dc 01       	movw	r26, r24
     fe8:	cb 01       	movw	r24, r22
     fea:	9c 8b       	std	Y+20, r25	; 0x14
     fec:	8b 8b       	std	Y+19, r24	; 0x13
     fee:	8b 89       	ldd	r24, Y+19	; 0x13
     ff0:	9c 89       	ldd	r25, Y+20	; 0x14
     ff2:	98 8b       	std	Y+16, r25	; 0x10
     ff4:	8f 87       	std	Y+15, r24	; 0x0f
     ff6:	8f 85       	ldd	r24, Y+15	; 0x0f
     ff8:	98 89       	ldd	r25, Y+16	; 0x10
     ffa:	01 97       	sbiw	r24, 0x01	; 1
     ffc:	f1 f7       	brne	.-4      	; 0xffa <Control_putPassword+0x206>
     ffe:	98 8b       	std	Y+16, r25	; 0x10
    1000:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(50);

	flag = PASS_MATCH; /* Assume passwords match initially */
    1002:	87 e0       	ldi	r24, 0x07	; 7
    1004:	8d a7       	std	Y+45, r24	; 0x2d

	for(uint8 i = 0; i < PASSWORD_LENGTH; i++)
    1006:	1c a6       	std	Y+44, r1	; 0x2c
    1008:	22 c0       	rjmp	.+68     	; 0x104e <Control_putPassword+0x25a>
	{
		if(password[i] != password2[i])
    100a:	8c a5       	ldd	r24, Y+44	; 0x2c
    100c:	28 2f       	mov	r18, r24
    100e:	30 e0       	ldi	r19, 0x00	; 0
    1010:	ce 01       	movw	r24, r28
    1012:	8e 96       	adiw	r24, 0x2e	; 46
    1014:	fc 01       	movw	r30, r24
    1016:	e2 0f       	add	r30, r18
    1018:	f3 1f       	adc	r31, r19
    101a:	40 81       	ld	r20, Z
    101c:	8c a5       	ldd	r24, Y+44	; 0x2c
    101e:	28 2f       	mov	r18, r24
    1020:	30 e0       	ldi	r19, 0x00	; 0
    1022:	ce 01       	movw	r24, r28
    1024:	c4 96       	adiw	r24, 0x34	; 52
    1026:	fc 01       	movw	r30, r24
    1028:	e2 0f       	add	r30, r18
    102a:	f3 1f       	adc	r31, r19
    102c:	80 81       	ld	r24, Z
    102e:	48 17       	cp	r20, r24
    1030:	59 f0       	breq	.+22     	; 0x1048 <Control_putPassword+0x254>
		{
			UART_sendByte(ERROR_PASS); /* Notify HMI of mismatch */
    1032:	85 e0       	ldi	r24, 0x05	; 5
    1034:	0e 94 a2 11 	call	0x2344	; 0x2344 <UART_sendByte>
			flag = PASS_MISMATCH; /* Set flag for mismatch */
    1038:	86 e0       	ldi	r24, 0x06	; 6
    103a:	8d a7       	std	Y+45, r24	; 0x2d
			g_counter++; /* Increment failed attempt counter */
    103c:	80 91 7a 00 	lds	r24, 0x007A
    1040:	8f 5f       	subi	r24, 0xFF	; 255
    1042:	80 93 7a 00 	sts	0x007A, r24
    1046:	06 c0       	rjmp	.+12     	; 0x1054 <Control_putPassword+0x260>
	UART_receiveString(password2);
	_delay_ms(50);

	flag = PASS_MATCH; /* Assume passwords match initially */

	for(uint8 i = 0; i < PASSWORD_LENGTH; i++)
    1048:	8c a5       	ldd	r24, Y+44	; 0x2c
    104a:	8f 5f       	subi	r24, 0xFF	; 255
    104c:	8c a7       	std	Y+44, r24	; 0x2c
    104e:	8c a5       	ldd	r24, Y+44	; 0x2c
    1050:	85 30       	cpi	r24, 0x05	; 5
    1052:	d8 f2       	brcs	.-74     	; 0x100a <Control_putPassword+0x216>
			g_counter++; /* Increment failed attempt counter */
			break;
		}
	}

	if(flag == PASS_MATCH) /* Success: save password to EEPROM */
    1054:	8d a5       	ldd	r24, Y+45	; 0x2d
    1056:	87 30       	cpi	r24, 0x07	; 7
    1058:	09 f0       	breq	.+2      	; 0x105c <Control_putPassword+0x268>
    105a:	93 c0       	rjmp	.+294    	; 0x1182 <Control_putPassword+0x38e>
	{
		for(uint8 i = 0; i < PASSWORD_LENGTH; i++)
    105c:	1b a6       	std	Y+43, r1	; 0x2b
    105e:	88 c0       	rjmp	.+272    	; 0x1170 <Control_putPassword+0x37c>
		{
			EEPROM_writeByte(EEPROM_PASS_ADDRESS + i, password[i]);
    1060:	8b a5       	ldd	r24, Y+43	; 0x2b
    1062:	88 2f       	mov	r24, r24
    1064:	90 e0       	ldi	r25, 0x00	; 0
    1066:	8f 5e       	subi	r24, 0xEF	; 239
    1068:	9c 4f       	sbci	r25, 0xFC	; 252
    106a:	ac 01       	movw	r20, r24
    106c:	8b a5       	ldd	r24, Y+43	; 0x2b
    106e:	28 2f       	mov	r18, r24
    1070:	30 e0       	ldi	r19, 0x00	; 0
    1072:	ce 01       	movw	r24, r28
    1074:	8e 96       	adiw	r24, 0x2e	; 46
    1076:	fc 01       	movw	r30, r24
    1078:	e2 0f       	add	r30, r18
    107a:	f3 1f       	adc	r31, r19
    107c:	20 81       	ld	r18, Z
    107e:	ca 01       	movw	r24, r20
    1080:	62 2f       	mov	r22, r18
    1082:	0e 94 12 0a 	call	0x1424	; 0x1424 <EEPROM_writeByte>
    1086:	80 e0       	ldi	r24, 0x00	; 0
    1088:	90 e0       	ldi	r25, 0x00	; 0
    108a:	a0 e2       	ldi	r26, 0x20	; 32
    108c:	b1 e4       	ldi	r27, 0x41	; 65
    108e:	8b 87       	std	Y+11, r24	; 0x0b
    1090:	9c 87       	std	Y+12, r25	; 0x0c
    1092:	ad 87       	std	Y+13, r26	; 0x0d
    1094:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1096:	6b 85       	ldd	r22, Y+11	; 0x0b
    1098:	7c 85       	ldd	r23, Y+12	; 0x0c
    109a:	8d 85       	ldd	r24, Y+13	; 0x0d
    109c:	9e 85       	ldd	r25, Y+14	; 0x0e
    109e:	20 e0       	ldi	r18, 0x00	; 0
    10a0:	30 e0       	ldi	r19, 0x00	; 0
    10a2:	4a ef       	ldi	r20, 0xFA	; 250
    10a4:	54 e4       	ldi	r21, 0x44	; 68
    10a6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    10aa:	dc 01       	movw	r26, r24
    10ac:	cb 01       	movw	r24, r22
    10ae:	8f 83       	std	Y+7, r24	; 0x07
    10b0:	98 87       	std	Y+8, r25	; 0x08
    10b2:	a9 87       	std	Y+9, r26	; 0x09
    10b4:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    10b6:	6f 81       	ldd	r22, Y+7	; 0x07
    10b8:	78 85       	ldd	r23, Y+8	; 0x08
    10ba:	89 85       	ldd	r24, Y+9	; 0x09
    10bc:	9a 85       	ldd	r25, Y+10	; 0x0a
    10be:	20 e0       	ldi	r18, 0x00	; 0
    10c0:	30 e0       	ldi	r19, 0x00	; 0
    10c2:	40 e8       	ldi	r20, 0x80	; 128
    10c4:	5f e3       	ldi	r21, 0x3F	; 63
    10c6:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    10ca:	88 23       	and	r24, r24
    10cc:	2c f4       	brge	.+10     	; 0x10d8 <Control_putPassword+0x2e4>
		__ticks = 1;
    10ce:	81 e0       	ldi	r24, 0x01	; 1
    10d0:	90 e0       	ldi	r25, 0x00	; 0
    10d2:	9e 83       	std	Y+6, r25	; 0x06
    10d4:	8d 83       	std	Y+5, r24	; 0x05
    10d6:	3f c0       	rjmp	.+126    	; 0x1156 <Control_putPassword+0x362>
	else if (__tmp > 65535)
    10d8:	6f 81       	ldd	r22, Y+7	; 0x07
    10da:	78 85       	ldd	r23, Y+8	; 0x08
    10dc:	89 85       	ldd	r24, Y+9	; 0x09
    10de:	9a 85       	ldd	r25, Y+10	; 0x0a
    10e0:	20 e0       	ldi	r18, 0x00	; 0
    10e2:	3f ef       	ldi	r19, 0xFF	; 255
    10e4:	4f e7       	ldi	r20, 0x7F	; 127
    10e6:	57 e4       	ldi	r21, 0x47	; 71
    10e8:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    10ec:	18 16       	cp	r1, r24
    10ee:	4c f5       	brge	.+82     	; 0x1142 <Control_putPassword+0x34e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    10f0:	6b 85       	ldd	r22, Y+11	; 0x0b
    10f2:	7c 85       	ldd	r23, Y+12	; 0x0c
    10f4:	8d 85       	ldd	r24, Y+13	; 0x0d
    10f6:	9e 85       	ldd	r25, Y+14	; 0x0e
    10f8:	20 e0       	ldi	r18, 0x00	; 0
    10fa:	30 e0       	ldi	r19, 0x00	; 0
    10fc:	40 e2       	ldi	r20, 0x20	; 32
    10fe:	51 e4       	ldi	r21, 0x41	; 65
    1100:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1104:	dc 01       	movw	r26, r24
    1106:	cb 01       	movw	r24, r22
    1108:	bc 01       	movw	r22, r24
    110a:	cd 01       	movw	r24, r26
    110c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1110:	dc 01       	movw	r26, r24
    1112:	cb 01       	movw	r24, r22
    1114:	9e 83       	std	Y+6, r25	; 0x06
    1116:	8d 83       	std	Y+5, r24	; 0x05
    1118:	0f c0       	rjmp	.+30     	; 0x1138 <Control_putPassword+0x344>
    111a:	88 ec       	ldi	r24, 0xC8	; 200
    111c:	90 e0       	ldi	r25, 0x00	; 0
    111e:	9c 83       	std	Y+4, r25	; 0x04
    1120:	8b 83       	std	Y+3, r24	; 0x03
    1122:	8b 81       	ldd	r24, Y+3	; 0x03
    1124:	9c 81       	ldd	r25, Y+4	; 0x04
    1126:	01 97       	sbiw	r24, 0x01	; 1
    1128:	f1 f7       	brne	.-4      	; 0x1126 <Control_putPassword+0x332>
    112a:	9c 83       	std	Y+4, r25	; 0x04
    112c:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    112e:	8d 81       	ldd	r24, Y+5	; 0x05
    1130:	9e 81       	ldd	r25, Y+6	; 0x06
    1132:	01 97       	sbiw	r24, 0x01	; 1
    1134:	9e 83       	std	Y+6, r25	; 0x06
    1136:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1138:	8d 81       	ldd	r24, Y+5	; 0x05
    113a:	9e 81       	ldd	r25, Y+6	; 0x06
    113c:	00 97       	sbiw	r24, 0x00	; 0
    113e:	69 f7       	brne	.-38     	; 0x111a <Control_putPassword+0x326>
    1140:	14 c0       	rjmp	.+40     	; 0x116a <Control_putPassword+0x376>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1142:	6f 81       	ldd	r22, Y+7	; 0x07
    1144:	78 85       	ldd	r23, Y+8	; 0x08
    1146:	89 85       	ldd	r24, Y+9	; 0x09
    1148:	9a 85       	ldd	r25, Y+10	; 0x0a
    114a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    114e:	dc 01       	movw	r26, r24
    1150:	cb 01       	movw	r24, r22
    1152:	9e 83       	std	Y+6, r25	; 0x06
    1154:	8d 83       	std	Y+5, r24	; 0x05
    1156:	8d 81       	ldd	r24, Y+5	; 0x05
    1158:	9e 81       	ldd	r25, Y+6	; 0x06
    115a:	9a 83       	std	Y+2, r25	; 0x02
    115c:	89 83       	std	Y+1, r24	; 0x01
    115e:	89 81       	ldd	r24, Y+1	; 0x01
    1160:	9a 81       	ldd	r25, Y+2	; 0x02
    1162:	01 97       	sbiw	r24, 0x01	; 1
    1164:	f1 f7       	brne	.-4      	; 0x1162 <Control_putPassword+0x36e>
    1166:	9a 83       	std	Y+2, r25	; 0x02
    1168:	89 83       	std	Y+1, r24	; 0x01
		}
	}

	if(flag == PASS_MATCH) /* Success: save password to EEPROM */
	{
		for(uint8 i = 0; i < PASSWORD_LENGTH; i++)
    116a:	8b a5       	ldd	r24, Y+43	; 0x2b
    116c:	8f 5f       	subi	r24, 0xFF	; 255
    116e:	8b a7       	std	Y+43, r24	; 0x2b
    1170:	8b a5       	ldd	r24, Y+43	; 0x2b
    1172:	85 30       	cpi	r24, 0x05	; 5
    1174:	08 f4       	brcc	.+2      	; 0x1178 <Control_putPassword+0x384>
    1176:	74 cf       	rjmp	.-280    	; 0x1060 <Control_putPassword+0x26c>
		{
			EEPROM_writeByte(EEPROM_PASS_ADDRESS + i, password[i]);
			_delay_ms(10);
		}
		UART_sendByte(CONFIRM_PASS); /* Notify HMI of success */
    1178:	84 e0       	ldi	r24, 0x04	; 4
    117a:	0e 94 a2 11 	call	0x2344	; 0x2344 <UART_sendByte>
		g_counter = 0;
    117e:	10 92 7a 00 	sts	0x007A, r1
	}
	return flag;
    1182:	8d a5       	ldd	r24, Y+45	; 0x2d
}
    1184:	e9 96       	adiw	r28, 0x39	; 57
    1186:	0f b6       	in	r0, 0x3f	; 63
    1188:	f8 94       	cli
    118a:	de bf       	out	0x3e, r29	; 62
    118c:	0f be       	out	0x3f, r0	; 63
    118e:	cd bf       	out	0x3d, r28	; 61
    1190:	cf 91       	pop	r28
    1192:	df 91       	pop	r29
    1194:	08 95       	ret

00001196 <Control_changePassword>:
/*
 * Description :
 * Change password after verifying the current password
 */
uint8 Control_changePassword(void)
{
    1196:	df 93       	push	r29
    1198:	cf 93       	push	r28
    119a:	0f 92       	push	r0
    119c:	cd b7       	in	r28, 0x3d	; 61
    119e:	de b7       	in	r29, 0x3e	; 62
	uint8 flag = 0;
    11a0:	19 82       	std	Y+1, r1	; 0x01

	flag = Control_checkPassword(); /* Verify current password */
    11a2:	0e 94 e2 08 	call	0x11c4	; 0x11c4 <Control_checkPassword>
    11a6:	89 83       	std	Y+1, r24	; 0x01

	if(flag == CONFIRM_PASS)
    11a8:	89 81       	ldd	r24, Y+1	; 0x01
    11aa:	84 30       	cpi	r24, 0x04	; 4
    11ac:	31 f4       	brne	.+12     	; 0x11ba <Control_changePassword+0x24>
	{
		flag = UART_recieveByte();
    11ae:	0e 94 b9 11 	call	0x2372	; 0x2372 <UART_recieveByte>
    11b2:	89 83       	std	Y+1, r24	; 0x01
		flag = Control_putPassword(); /* Set new password if verified */
    11b4:	0e 94 fa 06 	call	0xdf4	; 0xdf4 <Control_putPassword>
    11b8:	89 83       	std	Y+1, r24	; 0x01
	}
	return flag;
    11ba:	89 81       	ldd	r24, Y+1	; 0x01
}
    11bc:	0f 90       	pop	r0
    11be:	cf 91       	pop	r28
    11c0:	df 91       	pop	r29
    11c2:	08 95       	ret

000011c4 <Control_checkPassword>:
/*
 * Description :
 * Check if entered password matches saved password
 */
uint8 Control_checkPassword(void)
{
    11c4:	df 93       	push	r29
    11c6:	cf 93       	push	r28
    11c8:	cd b7       	in	r28, 0x3d	; 61
    11ca:	de b7       	in	r29, 0x3e	; 62
    11cc:	2e 97       	sbiw	r28, 0x0e	; 14
    11ce:	0f b6       	in	r0, 0x3f	; 63
    11d0:	f8 94       	cli
    11d2:	de bf       	out	0x3e, r29	; 62
    11d4:	0f be       	out	0x3f, r0	; 63
    11d6:	cd bf       	out	0x3d, r28	; 61
	uint8 flag = 0, password[PASSWORD_LENGTH + 1] = {0}, password2[PASSWORD_LENGTH + 1] = {0};
    11d8:	1a 82       	std	Y+2, r1	; 0x02
    11da:	86 e0       	ldi	r24, 0x06	; 6
    11dc:	fe 01       	movw	r30, r28
    11de:	33 96       	adiw	r30, 0x03	; 3
    11e0:	df 01       	movw	r26, r30
    11e2:	98 2f       	mov	r25, r24
    11e4:	1d 92       	st	X+, r1
    11e6:	9a 95       	dec	r25
    11e8:	e9 f7       	brne	.-6      	; 0x11e4 <Control_checkPassword+0x20>
    11ea:	86 e0       	ldi	r24, 0x06	; 6
    11ec:	fe 01       	movw	r30, r28
    11ee:	39 96       	adiw	r30, 0x09	; 9
    11f0:	df 01       	movw	r26, r30
    11f2:	98 2f       	mov	r25, r24
    11f4:	1d 92       	st	X+, r1
    11f6:	9a 95       	dec	r25
    11f8:	e9 f7       	brne	.-6      	; 0x11f4 <Control_checkPassword+0x30>

	UART_receiveString(password); /* Get entered password from HMI */
    11fa:	ce 01       	movw	r24, r28
    11fc:	03 96       	adiw	r24, 0x03	; 3
    11fe:	0e 94 f4 11 	call	0x23e8	; 0x23e8 <UART_receiveString>

	/* Compare entered password with stored password in EEPROM */
	for(uint8 i = 0; i < PASSWORD_LENGTH; i++)
    1202:	19 82       	std	Y+1, r1	; 0x01
    1204:	38 c0       	rjmp	.+112    	; 0x1276 <Control_checkPassword+0xb2>
	{
		flag = PASS_MATCH; /* Assume passwords match initially */
    1206:	87 e0       	ldi	r24, 0x07	; 7
    1208:	8a 83       	std	Y+2, r24	; 0x02

		if(EEPROM_readByte(EEPROM_PASS_ADDRESS + i, &password2[i]) != SUCCESS || password[i] != password2[i])
    120a:	89 81       	ldd	r24, Y+1	; 0x01
    120c:	88 2f       	mov	r24, r24
    120e:	90 e0       	ldi	r25, 0x00	; 0
    1210:	8f 5e       	subi	r24, 0xEF	; 239
    1212:	9c 4f       	sbci	r25, 0xFC	; 252
    1214:	ac 01       	movw	r20, r24
    1216:	89 81       	ldd	r24, Y+1	; 0x01
    1218:	88 2f       	mov	r24, r24
    121a:	90 e0       	ldi	r25, 0x00	; 0
    121c:	9e 01       	movw	r18, r28
    121e:	27 5f       	subi	r18, 0xF7	; 247
    1220:	3f 4f       	sbci	r19, 0xFF	; 255
    1222:	28 0f       	add	r18, r24
    1224:	39 1f       	adc	r19, r25
    1226:	ca 01       	movw	r24, r20
    1228:	b9 01       	movw	r22, r18
    122a:	0e 94 53 0a 	call	0x14a6	; 0x14a6 <EEPROM_readByte>
    122e:	81 30       	cpi	r24, 0x01	; 1
    1230:	a1 f4       	brne	.+40     	; 0x125a <Control_checkPassword+0x96>
    1232:	89 81       	ldd	r24, Y+1	; 0x01
    1234:	28 2f       	mov	r18, r24
    1236:	30 e0       	ldi	r19, 0x00	; 0
    1238:	ce 01       	movw	r24, r28
    123a:	03 96       	adiw	r24, 0x03	; 3
    123c:	fc 01       	movw	r30, r24
    123e:	e2 0f       	add	r30, r18
    1240:	f3 1f       	adc	r31, r19
    1242:	40 81       	ld	r20, Z
    1244:	89 81       	ldd	r24, Y+1	; 0x01
    1246:	28 2f       	mov	r18, r24
    1248:	30 e0       	ldi	r19, 0x00	; 0
    124a:	ce 01       	movw	r24, r28
    124c:	09 96       	adiw	r24, 0x09	; 9
    124e:	fc 01       	movw	r30, r24
    1250:	e2 0f       	add	r30, r18
    1252:	f3 1f       	adc	r31, r19
    1254:	80 81       	ld	r24, Z
    1256:	48 17       	cp	r20, r24
    1258:	59 f0       	breq	.+22     	; 0x1270 <Control_checkPassword+0xac>
		{
			UART_sendByte(ERROR_PASS); /* Send mismatch signal to HMI */
    125a:	85 e0       	ldi	r24, 0x05	; 5
    125c:	0e 94 a2 11 	call	0x2344	; 0x2344 <UART_sendByte>
			flag = ERROR_PASS;
    1260:	85 e0       	ldi	r24, 0x05	; 5
    1262:	8a 83       	std	Y+2, r24	; 0x02
			g_counter++; /* Increment failed attempt counter */
    1264:	80 91 7a 00 	lds	r24, 0x007A
    1268:	8f 5f       	subi	r24, 0xFF	; 255
    126a:	80 93 7a 00 	sts	0x007A, r24
    126e:	06 c0       	rjmp	.+12     	; 0x127c <Control_checkPassword+0xb8>
	uint8 flag = 0, password[PASSWORD_LENGTH + 1] = {0}, password2[PASSWORD_LENGTH + 1] = {0};

	UART_receiveString(password); /* Get entered password from HMI */

	/* Compare entered password with stored password in EEPROM */
	for(uint8 i = 0; i < PASSWORD_LENGTH; i++)
    1270:	89 81       	ldd	r24, Y+1	; 0x01
    1272:	8f 5f       	subi	r24, 0xFF	; 255
    1274:	89 83       	std	Y+1, r24	; 0x01
    1276:	89 81       	ldd	r24, Y+1	; 0x01
    1278:	85 30       	cpi	r24, 0x05	; 5
    127a:	28 f2       	brcs	.-118    	; 0x1206 <Control_checkPassword+0x42>
			g_counter++; /* Increment failed attempt counter */
			break;
		}
	}

	if(flag == PASS_MATCH)
    127c:	8a 81       	ldd	r24, Y+2	; 0x02
    127e:	87 30       	cpi	r24, 0x07	; 7
    1280:	29 f4       	brne	.+10     	; 0x128c <Control_checkPassword+0xc8>
	{
		UART_sendByte(CONFIRM_PASS); /* Confirm successful match */
    1282:	84 e0       	ldi	r24, 0x04	; 4
    1284:	0e 94 a2 11 	call	0x2344	; 0x2344 <UART_sendByte>
		g_counter = 0; /* Reset failed attempt counter */
    1288:	10 92 7a 00 	sts	0x007A, r1
	}

	/*------ System Lock after 3 failed attempts ------*/
	if(g_counter == PASSWORD_ATTEMPTS)
    128c:	80 91 7a 00 	lds	r24, 0x007A
    1290:	83 30       	cpi	r24, 0x03	; 3
    1292:	61 f4       	brne	.+24     	; 0x12ac <Control_checkPassword+0xe8>
	{
		Buzzer_on(); /* Turn on buzzer to signal lock */
    1294:	0e 94 b4 05 	call	0xb68	; 0xb68 <Buzzer_on>

		/* Lock system for 60 seconds */
		g_seconds = 0;
    1298:	10 92 7b 00 	sts	0x007B, r1
		while(g_seconds < LOCK_TIME_SECONDS);
    129c:	80 91 7b 00 	lds	r24, 0x007B
    12a0:	8c 33       	cpi	r24, 0x3C	; 60
    12a2:	e0 f3       	brcs	.-8      	; 0x129c <Control_checkPassword+0xd8>

		Buzzer_off(); /* Turn off buzzer after lock period */
    12a4:	0e 94 c0 05 	call	0xb80	; 0xb80 <Buzzer_off>

		g_counter = 0; /* Reset failed attempt counter */
    12a8:	10 92 7a 00 	sts	0x007A, r1
	}

	return flag;
    12ac:	8a 81       	ldd	r24, Y+2	; 0x02
}
    12ae:	2e 96       	adiw	r28, 0x0e	; 14
    12b0:	0f b6       	in	r0, 0x3f	; 63
    12b2:	f8 94       	cli
    12b4:	de bf       	out	0x3e, r29	; 62
    12b6:	0f be       	out	0x3f, r0	; 63
    12b8:	cd bf       	out	0x3d, r28	; 61
    12ba:	cf 91       	pop	r28
    12bc:	df 91       	pop	r29
    12be:	08 95       	ret

000012c0 <Control_openDoor>:
/*
 * Description :
 * Controls door opening and closing using the DC motor
 */
void Control_openDoor(void)
{
    12c0:	df 93       	push	r29
    12c2:	cf 93       	push	r28
    12c4:	cd b7       	in	r28, 0x3d	; 61
    12c6:	de b7       	in	r29, 0x3e	; 62
	g_seconds = 0;
    12c8:	10 92 7b 00 	sts	0x007B, r1
	DcMotor_Rotate(CW, 100); /* Rotate motor to open door */
    12cc:	82 e0       	ldi	r24, 0x02	; 2
    12ce:	64 e6       	ldi	r22, 0x64	; 100
    12d0:	0e 94 b0 09 	call	0x1360	; 0x1360 <DcMotor_Rotate>

	while(g_seconds < DOOR_OPEN_TIME); /* Wait 15 seconds for door to open */
    12d4:	80 91 7b 00 	lds	r24, 0x007B
    12d8:	8f 30       	cpi	r24, 0x0F	; 15
    12da:	e0 f3       	brcs	.-8      	; 0x12d4 <Control_openDoor+0x14>

	DcMotor_Rotate(STOP, 0); /* Stop motor after door is open */
    12dc:	80 e0       	ldi	r24, 0x00	; 0
    12de:	60 e0       	ldi	r22, 0x00	; 0
    12e0:	0e 94 b0 09 	call	0x1360	; 0x1360 <DcMotor_Rotate>

	while(PIR_getState()); /* Wait until no motion detected */
    12e4:	0e 94 fd 0d 	call	0x1bfa	; 0x1bfa <PIR_getState>
    12e8:	88 23       	and	r24, r24
    12ea:	e1 f7       	brne	.-8      	; 0x12e4 <Control_openDoor+0x24>

	UART_sendByte(CLOSE_DOOR); /* Notify HMI to close door */
    12ec:	89 e0       	ldi	r24, 0x09	; 9
    12ee:	0e 94 a2 11 	call	0x2344	; 0x2344 <UART_sendByte>

	g_seconds = 0;
    12f2:	10 92 7b 00 	sts	0x007B, r1
	DcMotor_Rotate(ACW, 100); /* Rotate motor to close door */
    12f6:	81 e0       	ldi	r24, 0x01	; 1
    12f8:	64 e6       	ldi	r22, 0x64	; 100
    12fa:	0e 94 b0 09 	call	0x1360	; 0x1360 <DcMotor_Rotate>

	while(g_seconds < DOOR_CLOSE_TIME); /* Wait 15 seconds for door to close */
    12fe:	80 91 7b 00 	lds	r24, 0x007B
    1302:	8f 30       	cpi	r24, 0x0F	; 15
    1304:	e0 f3       	brcs	.-8      	; 0x12fe <Control_openDoor+0x3e>

	DcMotor_Rotate(STOP, 0); /* Stop motor */
    1306:	80 e0       	ldi	r24, 0x00	; 0
    1308:	60 e0       	ldi	r22, 0x00	; 0
    130a:	0e 94 b0 09 	call	0x1360	; 0x1360 <DcMotor_Rotate>
}
    130e:	cf 91       	pop	r28
    1310:	df 91       	pop	r29
    1312:	08 95       	ret

00001314 <Control_timerCallback>:
/*
 * Description :
 * Timer callback to increment seconds
 */
void Control_timerCallback(void)
{
    1314:	df 93       	push	r29
    1316:	cf 93       	push	r28
    1318:	cd b7       	in	r28, 0x3d	; 61
    131a:	de b7       	in	r29, 0x3e	; 62
	g_seconds++;
    131c:	80 91 7b 00 	lds	r24, 0x007B
    1320:	8f 5f       	subi	r24, 0xFF	; 255
    1322:	80 93 7b 00 	sts	0x007B, r24
}
    1326:	cf 91       	pop	r28
    1328:	df 91       	pop	r29
    132a:	08 95       	ret

0000132c <DcMotor_Init>:
 * Description :
 * Initializes the DC motor by setting the direction for the motor pins and stopping the motor at the beginning.
 */

void DcMotor_Init(void)
{
    132c:	df 93       	push	r29
    132e:	cf 93       	push	r28
    1330:	cd b7       	in	r28, 0x3d	; 61
    1332:	de b7       	in	r29, 0x3e	; 62
	GPIO_setupPinDirection(MOTOR_IN1_PORT_ID, MOTOR_IN1_PIN_ID, PIN_OUTPUT);
    1334:	83 e0       	ldi	r24, 0x03	; 3
    1336:	66 e0       	ldi	r22, 0x06	; 6
    1338:	41 e0       	ldi	r20, 0x01	; 1
    133a:	0e 94 b3 0a 	call	0x1566	; 0x1566 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(MOTOR_IN2_PORT_ID, MOTOR_IN2_PIN_ID, PIN_OUTPUT);
    133e:	83 e0       	ldi	r24, 0x03	; 3
    1340:	67 e0       	ldi	r22, 0x07	; 7
    1342:	41 e0       	ldi	r20, 0x01	; 1
    1344:	0e 94 b3 0a 	call	0x1566	; 0x1566 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(MOTOR_EN_PORT_ID, MOTOR_EN_PIN_ID, PIN_OUTPUT);
    1348:	81 e0       	ldi	r24, 0x01	; 1
    134a:	63 e0       	ldi	r22, 0x03	; 3
    134c:	41 e0       	ldi	r20, 0x01	; 1
    134e:	0e 94 b3 0a 	call	0x1566	; 0x1566 <GPIO_setupPinDirection>

	DcMotor_Rotate(STOP, 0);
    1352:	80 e0       	ldi	r24, 0x00	; 0
    1354:	60 e0       	ldi	r22, 0x00	; 0
    1356:	0e 94 b0 09 	call	0x1360	; 0x1360 <DcMotor_Rotate>
}
    135a:	cf 91       	pop	r28
    135c:	df 91       	pop	r29
    135e:	08 95       	ret

00001360 <DcMotor_Rotate>:
/*
 * Description :
 * Controls the motor's state (Clockwise/Anti-Clockwise/Stop) and adjusts the speed based on the input duty cycle.
 */
void DcMotor_Rotate(DcMotor_State state, uint8 speed)
{
    1360:	df 93       	push	r29
    1362:	cf 93       	push	r28
    1364:	00 d0       	rcall	.+0      	; 0x1366 <DcMotor_Rotate+0x6>
    1366:	00 d0       	rcall	.+0      	; 0x1368 <DcMotor_Rotate+0x8>
    1368:	cd b7       	in	r28, 0x3d	; 61
    136a:	de b7       	in	r29, 0x3e	; 62
    136c:	89 83       	std	Y+1, r24	; 0x01
    136e:	6a 83       	std	Y+2, r22	; 0x02
	PWM_Timer0_Start( (uint8)( (uint16)(speed  * 255) / 100 ) );
    1370:	8a 81       	ldd	r24, Y+2	; 0x02
    1372:	48 2f       	mov	r20, r24
    1374:	50 e0       	ldi	r21, 0x00	; 0
    1376:	ca 01       	movw	r24, r20
    1378:	9c 01       	movw	r18, r24
    137a:	22 0f       	add	r18, r18
    137c:	33 1f       	adc	r19, r19
    137e:	c9 01       	movw	r24, r18
    1380:	96 95       	lsr	r25
    1382:	98 2f       	mov	r25, r24
    1384:	88 27       	eor	r24, r24
    1386:	97 95       	ror	r25
    1388:	87 95       	ror	r24
    138a:	82 1b       	sub	r24, r18
    138c:	93 0b       	sbc	r25, r19
    138e:	84 0f       	add	r24, r20
    1390:	95 1f       	adc	r25, r21
    1392:	24 e6       	ldi	r18, 0x64	; 100
    1394:	30 e0       	ldi	r19, 0x00	; 0
    1396:	b9 01       	movw	r22, r18
    1398:	0e 94 37 12 	call	0x246e	; 0x246e <__udivmodhi4>
    139c:	cb 01       	movw	r24, r22
    139e:	88 2f       	mov	r24, r24
    13a0:	90 e0       	ldi	r25, 0x00	; 0
    13a2:	0e 94 08 0e 	call	0x1c10	; 0x1c10 <PWM_Timer0_Start>
	switch(state)
    13a6:	89 81       	ldd	r24, Y+1	; 0x01
    13a8:	28 2f       	mov	r18, r24
    13aa:	30 e0       	ldi	r19, 0x00	; 0
    13ac:	3c 83       	std	Y+4, r19	; 0x04
    13ae:	2b 83       	std	Y+3, r18	; 0x03
    13b0:	8b 81       	ldd	r24, Y+3	; 0x03
    13b2:	9c 81       	ldd	r25, Y+4	; 0x04
    13b4:	81 30       	cpi	r24, 0x01	; 1
    13b6:	91 05       	cpc	r25, r1
    13b8:	79 f0       	breq	.+30     	; 0x13d8 <DcMotor_Rotate+0x78>
    13ba:	2b 81       	ldd	r18, Y+3	; 0x03
    13bc:	3c 81       	ldd	r19, Y+4	; 0x04
    13be:	22 30       	cpi	r18, 0x02	; 2
    13c0:	31 05       	cpc	r19, r1
    13c2:	d1 f0       	breq	.+52     	; 0x13f8 <DcMotor_Rotate+0x98>
    13c4:	8b 81       	ldd	r24, Y+3	; 0x03
    13c6:	9c 81       	ldd	r25, Y+4	; 0x04
    13c8:	00 97       	sbiw	r24, 0x00	; 0
    13ca:	29 f5       	brne	.+74     	; 0x1416 <DcMotor_Rotate+0xb6>
	{
	case STOP:
		GPIO_writePin(MOTOR_EN_PORT_ID, MOTOR_EN_PIN_ID, LOGIC_LOW);
    13cc:	81 e0       	ldi	r24, 0x01	; 1
    13ce:	63 e0       	ldi	r22, 0x03	; 3
    13d0:	40 e0       	ldi	r20, 0x00	; 0
    13d2:	0e 94 9e 0b 	call	0x173c	; 0x173c <GPIO_writePin>
    13d6:	1f c0       	rjmp	.+62     	; 0x1416 <DcMotor_Rotate+0xb6>
		break;
	case ACW:
		GPIO_writePin(MOTOR_EN_PORT_ID, MOTOR_EN_PIN_ID, LOGIC_HIGH);
    13d8:	81 e0       	ldi	r24, 0x01	; 1
    13da:	63 e0       	ldi	r22, 0x03	; 3
    13dc:	41 e0       	ldi	r20, 0x01	; 1
    13de:	0e 94 9e 0b 	call	0x173c	; 0x173c <GPIO_writePin>
		GPIO_writePin(MOTOR_IN1_PORT_ID, MOTOR_IN1_PIN_ID, LOGIC_LOW);
    13e2:	83 e0       	ldi	r24, 0x03	; 3
    13e4:	66 e0       	ldi	r22, 0x06	; 6
    13e6:	40 e0       	ldi	r20, 0x00	; 0
    13e8:	0e 94 9e 0b 	call	0x173c	; 0x173c <GPIO_writePin>
		GPIO_writePin(MOTOR_IN2_PORT_ID, MOTOR_IN2_PIN_ID, LOGIC_HIGH);
    13ec:	83 e0       	ldi	r24, 0x03	; 3
    13ee:	67 e0       	ldi	r22, 0x07	; 7
    13f0:	41 e0       	ldi	r20, 0x01	; 1
    13f2:	0e 94 9e 0b 	call	0x173c	; 0x173c <GPIO_writePin>
    13f6:	0f c0       	rjmp	.+30     	; 0x1416 <DcMotor_Rotate+0xb6>
		break;
	case CW:
		GPIO_writePin(MOTOR_EN_PORT_ID, MOTOR_EN_PIN_ID, LOGIC_HIGH);
    13f8:	81 e0       	ldi	r24, 0x01	; 1
    13fa:	63 e0       	ldi	r22, 0x03	; 3
    13fc:	41 e0       	ldi	r20, 0x01	; 1
    13fe:	0e 94 9e 0b 	call	0x173c	; 0x173c <GPIO_writePin>
		GPIO_writePin(MOTOR_IN1_PORT_ID, MOTOR_IN1_PIN_ID, LOGIC_HIGH);
    1402:	83 e0       	ldi	r24, 0x03	; 3
    1404:	66 e0       	ldi	r22, 0x06	; 6
    1406:	41 e0       	ldi	r20, 0x01	; 1
    1408:	0e 94 9e 0b 	call	0x173c	; 0x173c <GPIO_writePin>
		GPIO_writePin(MOTOR_IN2_PORT_ID, MOTOR_IN2_PIN_ID, LOGIC_LOW);
    140c:	83 e0       	ldi	r24, 0x03	; 3
    140e:	67 e0       	ldi	r22, 0x07	; 7
    1410:	40 e0       	ldi	r20, 0x00	; 0
    1412:	0e 94 9e 0b 	call	0x173c	; 0x173c <GPIO_writePin>
		break;
	}
}
    1416:	0f 90       	pop	r0
    1418:	0f 90       	pop	r0
    141a:	0f 90       	pop	r0
    141c:	0f 90       	pop	r0
    141e:	cf 91       	pop	r28
    1420:	df 91       	pop	r29
    1422:	08 95       	ret

00001424 <EEPROM_writeByte>:
 *******************************************************************************/
#include "external_eeprom.h"
#include "twi.h"

uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data)
{
    1424:	df 93       	push	r29
    1426:	cf 93       	push	r28
    1428:	00 d0       	rcall	.+0      	; 0x142a <EEPROM_writeByte+0x6>
    142a:	00 d0       	rcall	.+0      	; 0x142c <EEPROM_writeByte+0x8>
    142c:	cd b7       	in	r28, 0x3d	; 61
    142e:	de b7       	in	r29, 0x3e	; 62
    1430:	9a 83       	std	Y+2, r25	; 0x02
    1432:	89 83       	std	Y+1, r24	; 0x01
    1434:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    1436:	0e 94 cb 10 	call	0x2196	; 0x2196 <TWI_start>
    if (TWI_getStatus() != TWI_START)
    143a:	0e 94 23 11 	call	0x2246	; 0x2246 <TWI_getStatus>
    143e:	88 30       	cpi	r24, 0x08	; 8
    1440:	11 f0       	breq	.+4      	; 0x1446 <EEPROM_writeByte+0x22>
        return ERROR;
    1442:	1c 82       	std	Y+4, r1	; 0x04
    1444:	28 c0       	rjmp	.+80     	; 0x1496 <EEPROM_writeByte+0x72>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)(0xA0 | ((u16addr & 0x0700)>>7)));
    1446:	89 81       	ldd	r24, Y+1	; 0x01
    1448:	9a 81       	ldd	r25, Y+2	; 0x02
    144a:	80 70       	andi	r24, 0x00	; 0
    144c:	97 70       	andi	r25, 0x07	; 7
    144e:	88 0f       	add	r24, r24
    1450:	89 2f       	mov	r24, r25
    1452:	88 1f       	adc	r24, r24
    1454:	99 0b       	sbc	r25, r25
    1456:	91 95       	neg	r25
    1458:	80 6a       	ori	r24, 0xA0	; 160
    145a:	0e 94 e6 10 	call	0x21cc	; 0x21cc <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    145e:	0e 94 23 11 	call	0x2246	; 0x2246 <TWI_getStatus>
    1462:	88 31       	cpi	r24, 0x18	; 24
    1464:	11 f0       	breq	.+4      	; 0x146a <EEPROM_writeByte+0x46>
        return ERROR; 
    1466:	1c 82       	std	Y+4, r1	; 0x04
    1468:	16 c0       	rjmp	.+44     	; 0x1496 <EEPROM_writeByte+0x72>
		 
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    146a:	89 81       	ldd	r24, Y+1	; 0x01
    146c:	0e 94 e6 10 	call	0x21cc	; 0x21cc <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    1470:	0e 94 23 11 	call	0x2246	; 0x2246 <TWI_getStatus>
    1474:	88 32       	cpi	r24, 0x28	; 40
    1476:	11 f0       	breq	.+4      	; 0x147c <EEPROM_writeByte+0x58>
        return ERROR;
    1478:	1c 82       	std	Y+4, r1	; 0x04
    147a:	0d c0       	rjmp	.+26     	; 0x1496 <EEPROM_writeByte+0x72>
		
    /* write byte to eeprom */
    TWI_writeByte(u8data);
    147c:	8b 81       	ldd	r24, Y+3	; 0x03
    147e:	0e 94 e6 10 	call	0x21cc	; 0x21cc <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    1482:	0e 94 23 11 	call	0x2246	; 0x2246 <TWI_getStatus>
    1486:	88 32       	cpi	r24, 0x28	; 40
    1488:	11 f0       	breq	.+4      	; 0x148e <EEPROM_writeByte+0x6a>
        return ERROR;
    148a:	1c 82       	std	Y+4, r1	; 0x04
    148c:	04 c0       	rjmp	.+8      	; 0x1496 <EEPROM_writeByte+0x72>

    /* Send the Stop Bit */
    TWI_stop();
    148e:	0e 94 db 10 	call	0x21b6	; 0x21b6 <TWI_stop>
	
    return SUCCESS;
    1492:	81 e0       	ldi	r24, 0x01	; 1
    1494:	8c 83       	std	Y+4, r24	; 0x04
    1496:	8c 81       	ldd	r24, Y+4	; 0x04
}
    1498:	0f 90       	pop	r0
    149a:	0f 90       	pop	r0
    149c:	0f 90       	pop	r0
    149e:	0f 90       	pop	r0
    14a0:	cf 91       	pop	r28
    14a2:	df 91       	pop	r29
    14a4:	08 95       	ret

000014a6 <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data)
{
    14a6:	df 93       	push	r29
    14a8:	cf 93       	push	r28
    14aa:	00 d0       	rcall	.+0      	; 0x14ac <EEPROM_readByte+0x6>
    14ac:	00 d0       	rcall	.+0      	; 0x14ae <EEPROM_readByte+0x8>
    14ae:	0f 92       	push	r0
    14b0:	cd b7       	in	r28, 0x3d	; 61
    14b2:	de b7       	in	r29, 0x3e	; 62
    14b4:	9a 83       	std	Y+2, r25	; 0x02
    14b6:	89 83       	std	Y+1, r24	; 0x01
    14b8:	7c 83       	std	Y+4, r23	; 0x04
    14ba:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    14bc:	0e 94 cb 10 	call	0x2196	; 0x2196 <TWI_start>
    if (TWI_getStatus() != TWI_START)
    14c0:	0e 94 23 11 	call	0x2246	; 0x2246 <TWI_getStatus>
    14c4:	88 30       	cpi	r24, 0x08	; 8
    14c6:	11 f0       	breq	.+4      	; 0x14cc <EEPROM_readByte+0x26>
        return ERROR;
    14c8:	1d 82       	std	Y+5, r1	; 0x05
    14ca:	44 c0       	rjmp	.+136    	; 0x1554 <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7)));
    14cc:	89 81       	ldd	r24, Y+1	; 0x01
    14ce:	9a 81       	ldd	r25, Y+2	; 0x02
    14d0:	80 70       	andi	r24, 0x00	; 0
    14d2:	97 70       	andi	r25, 0x07	; 7
    14d4:	88 0f       	add	r24, r24
    14d6:	89 2f       	mov	r24, r25
    14d8:	88 1f       	adc	r24, r24
    14da:	99 0b       	sbc	r25, r25
    14dc:	91 95       	neg	r25
    14de:	80 6a       	ori	r24, 0xA0	; 160
    14e0:	0e 94 e6 10 	call	0x21cc	; 0x21cc <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    14e4:	0e 94 23 11 	call	0x2246	; 0x2246 <TWI_getStatus>
    14e8:	88 31       	cpi	r24, 0x18	; 24
    14ea:	11 f0       	breq	.+4      	; 0x14f0 <EEPROM_readByte+0x4a>
        return ERROR;
    14ec:	1d 82       	std	Y+5, r1	; 0x05
    14ee:	32 c0       	rjmp	.+100    	; 0x1554 <EEPROM_readByte+0xae>
		
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    14f0:	89 81       	ldd	r24, Y+1	; 0x01
    14f2:	0e 94 e6 10 	call	0x21cc	; 0x21cc <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    14f6:	0e 94 23 11 	call	0x2246	; 0x2246 <TWI_getStatus>
    14fa:	88 32       	cpi	r24, 0x28	; 40
    14fc:	11 f0       	breq	.+4      	; 0x1502 <EEPROM_readByte+0x5c>
        return ERROR;
    14fe:	1d 82       	std	Y+5, r1	; 0x05
    1500:	29 c0       	rjmp	.+82     	; 0x1554 <EEPROM_readByte+0xae>
		
    /* Send the Repeated Start Bit */
    TWI_start();
    1502:	0e 94 cb 10 	call	0x2196	; 0x2196 <TWI_start>
    if (TWI_getStatus() != TWI_REP_START)
    1506:	0e 94 23 11 	call	0x2246	; 0x2246 <TWI_getStatus>
    150a:	80 31       	cpi	r24, 0x10	; 16
    150c:	11 f0       	breq	.+4      	; 0x1512 <EEPROM_readByte+0x6c>
        return ERROR;
    150e:	1d 82       	std	Y+5, r1	; 0x05
    1510:	21 c0       	rjmp	.+66     	; 0x1554 <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=1 (Read) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7) | 1));
    1512:	89 81       	ldd	r24, Y+1	; 0x01
    1514:	9a 81       	ldd	r25, Y+2	; 0x02
    1516:	80 70       	andi	r24, 0x00	; 0
    1518:	97 70       	andi	r25, 0x07	; 7
    151a:	88 0f       	add	r24, r24
    151c:	89 2f       	mov	r24, r25
    151e:	88 1f       	adc	r24, r24
    1520:	99 0b       	sbc	r25, r25
    1522:	91 95       	neg	r25
    1524:	81 6a       	ori	r24, 0xA1	; 161
    1526:	0e 94 e6 10 	call	0x21cc	; 0x21cc <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_R_ACK)
    152a:	0e 94 23 11 	call	0x2246	; 0x2246 <TWI_getStatus>
    152e:	80 34       	cpi	r24, 0x40	; 64
    1530:	11 f0       	breq	.+4      	; 0x1536 <EEPROM_readByte+0x90>
        return ERROR;
    1532:	1d 82       	std	Y+5, r1	; 0x05
    1534:	0f c0       	rjmp	.+30     	; 0x1554 <EEPROM_readByte+0xae>

    /* Read Byte from Memory without send ACK */
    *u8data = TWI_readByteWithNACK();
    1536:	0e 94 10 11 	call	0x2220	; 0x2220 <TWI_readByteWithNACK>
    153a:	eb 81       	ldd	r30, Y+3	; 0x03
    153c:	fc 81       	ldd	r31, Y+4	; 0x04
    153e:	80 83       	st	Z, r24
    if (TWI_getStatus() != TWI_MR_DATA_NACK)
    1540:	0e 94 23 11 	call	0x2246	; 0x2246 <TWI_getStatus>
    1544:	88 35       	cpi	r24, 0x58	; 88
    1546:	11 f0       	breq	.+4      	; 0x154c <EEPROM_readByte+0xa6>
        return ERROR;
    1548:	1d 82       	std	Y+5, r1	; 0x05
    154a:	04 c0       	rjmp	.+8      	; 0x1554 <EEPROM_readByte+0xae>

    /* Send the Stop Bit */
    TWI_stop();
    154c:	0e 94 db 10 	call	0x21b6	; 0x21b6 <TWI_stop>

    return SUCCESS;
    1550:	81 e0       	ldi	r24, 0x01	; 1
    1552:	8d 83       	std	Y+5, r24	; 0x05
    1554:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1556:	0f 90       	pop	r0
    1558:	0f 90       	pop	r0
    155a:	0f 90       	pop	r0
    155c:	0f 90       	pop	r0
    155e:	0f 90       	pop	r0
    1560:	cf 91       	pop	r28
    1562:	df 91       	pop	r29
    1564:	08 95       	ret

00001566 <GPIO_setupPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num, GPIO_PinDirectionType direction)
{
    1566:	df 93       	push	r29
    1568:	cf 93       	push	r28
    156a:	00 d0       	rcall	.+0      	; 0x156c <GPIO_setupPinDirection+0x6>
    156c:	00 d0       	rcall	.+0      	; 0x156e <GPIO_setupPinDirection+0x8>
    156e:	0f 92       	push	r0
    1570:	cd b7       	in	r28, 0x3d	; 61
    1572:	de b7       	in	r29, 0x3e	; 62
    1574:	89 83       	std	Y+1, r24	; 0x01
    1576:	6a 83       	std	Y+2, r22	; 0x02
    1578:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    157a:	8a 81       	ldd	r24, Y+2	; 0x02
    157c:	88 30       	cpi	r24, 0x08	; 8
    157e:	08 f0       	brcs	.+2      	; 0x1582 <GPIO_setupPinDirection+0x1c>
    1580:	d5 c0       	rjmp	.+426    	; 0x172c <GPIO_setupPinDirection+0x1c6>
    1582:	89 81       	ldd	r24, Y+1	; 0x01
    1584:	84 30       	cpi	r24, 0x04	; 4
    1586:	08 f0       	brcs	.+2      	; 0x158a <GPIO_setupPinDirection+0x24>
    1588:	d1 c0       	rjmp	.+418    	; 0x172c <GPIO_setupPinDirection+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
    158a:	89 81       	ldd	r24, Y+1	; 0x01
    158c:	28 2f       	mov	r18, r24
    158e:	30 e0       	ldi	r19, 0x00	; 0
    1590:	3d 83       	std	Y+5, r19	; 0x05
    1592:	2c 83       	std	Y+4, r18	; 0x04
    1594:	8c 81       	ldd	r24, Y+4	; 0x04
    1596:	9d 81       	ldd	r25, Y+5	; 0x05
    1598:	81 30       	cpi	r24, 0x01	; 1
    159a:	91 05       	cpc	r25, r1
    159c:	09 f4       	brne	.+2      	; 0x15a0 <GPIO_setupPinDirection+0x3a>
    159e:	43 c0       	rjmp	.+134    	; 0x1626 <GPIO_setupPinDirection+0xc0>
    15a0:	2c 81       	ldd	r18, Y+4	; 0x04
    15a2:	3d 81       	ldd	r19, Y+5	; 0x05
    15a4:	22 30       	cpi	r18, 0x02	; 2
    15a6:	31 05       	cpc	r19, r1
    15a8:	2c f4       	brge	.+10     	; 0x15b4 <GPIO_setupPinDirection+0x4e>
    15aa:	8c 81       	ldd	r24, Y+4	; 0x04
    15ac:	9d 81       	ldd	r25, Y+5	; 0x05
    15ae:	00 97       	sbiw	r24, 0x00	; 0
    15b0:	71 f0       	breq	.+28     	; 0x15ce <GPIO_setupPinDirection+0x68>
    15b2:	bc c0       	rjmp	.+376    	; 0x172c <GPIO_setupPinDirection+0x1c6>
    15b4:	2c 81       	ldd	r18, Y+4	; 0x04
    15b6:	3d 81       	ldd	r19, Y+5	; 0x05
    15b8:	22 30       	cpi	r18, 0x02	; 2
    15ba:	31 05       	cpc	r19, r1
    15bc:	09 f4       	brne	.+2      	; 0x15c0 <GPIO_setupPinDirection+0x5a>
    15be:	5f c0       	rjmp	.+190    	; 0x167e <GPIO_setupPinDirection+0x118>
    15c0:	8c 81       	ldd	r24, Y+4	; 0x04
    15c2:	9d 81       	ldd	r25, Y+5	; 0x05
    15c4:	83 30       	cpi	r24, 0x03	; 3
    15c6:	91 05       	cpc	r25, r1
    15c8:	09 f4       	brne	.+2      	; 0x15cc <GPIO_setupPinDirection+0x66>
    15ca:	85 c0       	rjmp	.+266    	; 0x16d6 <GPIO_setupPinDirection+0x170>
    15cc:	af c0       	rjmp	.+350    	; 0x172c <GPIO_setupPinDirection+0x1c6>
		{
		case PORTA_ID:
			if(direction == PIN_OUTPUT)
    15ce:	8b 81       	ldd	r24, Y+3	; 0x03
    15d0:	81 30       	cpi	r24, 0x01	; 1
    15d2:	a1 f4       	brne	.+40     	; 0x15fc <GPIO_setupPinDirection+0x96>
			{
				SET_BIT(DDRA,pin_num);
    15d4:	aa e3       	ldi	r26, 0x3A	; 58
    15d6:	b0 e0       	ldi	r27, 0x00	; 0
    15d8:	ea e3       	ldi	r30, 0x3A	; 58
    15da:	f0 e0       	ldi	r31, 0x00	; 0
    15dc:	80 81       	ld	r24, Z
    15de:	48 2f       	mov	r20, r24
    15e0:	8a 81       	ldd	r24, Y+2	; 0x02
    15e2:	28 2f       	mov	r18, r24
    15e4:	30 e0       	ldi	r19, 0x00	; 0
    15e6:	81 e0       	ldi	r24, 0x01	; 1
    15e8:	90 e0       	ldi	r25, 0x00	; 0
    15ea:	02 2e       	mov	r0, r18
    15ec:	02 c0       	rjmp	.+4      	; 0x15f2 <GPIO_setupPinDirection+0x8c>
    15ee:	88 0f       	add	r24, r24
    15f0:	99 1f       	adc	r25, r25
    15f2:	0a 94       	dec	r0
    15f4:	e2 f7       	brpl	.-8      	; 0x15ee <GPIO_setupPinDirection+0x88>
    15f6:	84 2b       	or	r24, r20
    15f8:	8c 93       	st	X, r24
    15fa:	98 c0       	rjmp	.+304    	; 0x172c <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRA,pin_num);
    15fc:	aa e3       	ldi	r26, 0x3A	; 58
    15fe:	b0 e0       	ldi	r27, 0x00	; 0
    1600:	ea e3       	ldi	r30, 0x3A	; 58
    1602:	f0 e0       	ldi	r31, 0x00	; 0
    1604:	80 81       	ld	r24, Z
    1606:	48 2f       	mov	r20, r24
    1608:	8a 81       	ldd	r24, Y+2	; 0x02
    160a:	28 2f       	mov	r18, r24
    160c:	30 e0       	ldi	r19, 0x00	; 0
    160e:	81 e0       	ldi	r24, 0x01	; 1
    1610:	90 e0       	ldi	r25, 0x00	; 0
    1612:	02 2e       	mov	r0, r18
    1614:	02 c0       	rjmp	.+4      	; 0x161a <GPIO_setupPinDirection+0xb4>
    1616:	88 0f       	add	r24, r24
    1618:	99 1f       	adc	r25, r25
    161a:	0a 94       	dec	r0
    161c:	e2 f7       	brpl	.-8      	; 0x1616 <GPIO_setupPinDirection+0xb0>
    161e:	80 95       	com	r24
    1620:	84 23       	and	r24, r20
    1622:	8c 93       	st	X, r24
    1624:	83 c0       	rjmp	.+262    	; 0x172c <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if(direction == PIN_OUTPUT)
    1626:	8b 81       	ldd	r24, Y+3	; 0x03
    1628:	81 30       	cpi	r24, 0x01	; 1
    162a:	a1 f4       	brne	.+40     	; 0x1654 <GPIO_setupPinDirection+0xee>
			{
				SET_BIT(DDRB,pin_num);
    162c:	a7 e3       	ldi	r26, 0x37	; 55
    162e:	b0 e0       	ldi	r27, 0x00	; 0
    1630:	e7 e3       	ldi	r30, 0x37	; 55
    1632:	f0 e0       	ldi	r31, 0x00	; 0
    1634:	80 81       	ld	r24, Z
    1636:	48 2f       	mov	r20, r24
    1638:	8a 81       	ldd	r24, Y+2	; 0x02
    163a:	28 2f       	mov	r18, r24
    163c:	30 e0       	ldi	r19, 0x00	; 0
    163e:	81 e0       	ldi	r24, 0x01	; 1
    1640:	90 e0       	ldi	r25, 0x00	; 0
    1642:	02 2e       	mov	r0, r18
    1644:	02 c0       	rjmp	.+4      	; 0x164a <GPIO_setupPinDirection+0xe4>
    1646:	88 0f       	add	r24, r24
    1648:	99 1f       	adc	r25, r25
    164a:	0a 94       	dec	r0
    164c:	e2 f7       	brpl	.-8      	; 0x1646 <GPIO_setupPinDirection+0xe0>
    164e:	84 2b       	or	r24, r20
    1650:	8c 93       	st	X, r24
    1652:	6c c0       	rjmp	.+216    	; 0x172c <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRB,pin_num);
    1654:	a7 e3       	ldi	r26, 0x37	; 55
    1656:	b0 e0       	ldi	r27, 0x00	; 0
    1658:	e7 e3       	ldi	r30, 0x37	; 55
    165a:	f0 e0       	ldi	r31, 0x00	; 0
    165c:	80 81       	ld	r24, Z
    165e:	48 2f       	mov	r20, r24
    1660:	8a 81       	ldd	r24, Y+2	; 0x02
    1662:	28 2f       	mov	r18, r24
    1664:	30 e0       	ldi	r19, 0x00	; 0
    1666:	81 e0       	ldi	r24, 0x01	; 1
    1668:	90 e0       	ldi	r25, 0x00	; 0
    166a:	02 2e       	mov	r0, r18
    166c:	02 c0       	rjmp	.+4      	; 0x1672 <GPIO_setupPinDirection+0x10c>
    166e:	88 0f       	add	r24, r24
    1670:	99 1f       	adc	r25, r25
    1672:	0a 94       	dec	r0
    1674:	e2 f7       	brpl	.-8      	; 0x166e <GPIO_setupPinDirection+0x108>
    1676:	80 95       	com	r24
    1678:	84 23       	and	r24, r20
    167a:	8c 93       	st	X, r24
    167c:	57 c0       	rjmp	.+174    	; 0x172c <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if(direction == PIN_OUTPUT)
    167e:	8b 81       	ldd	r24, Y+3	; 0x03
    1680:	81 30       	cpi	r24, 0x01	; 1
    1682:	a1 f4       	brne	.+40     	; 0x16ac <GPIO_setupPinDirection+0x146>
			{
				SET_BIT(DDRC,pin_num);
    1684:	a4 e3       	ldi	r26, 0x34	; 52
    1686:	b0 e0       	ldi	r27, 0x00	; 0
    1688:	e4 e3       	ldi	r30, 0x34	; 52
    168a:	f0 e0       	ldi	r31, 0x00	; 0
    168c:	80 81       	ld	r24, Z
    168e:	48 2f       	mov	r20, r24
    1690:	8a 81       	ldd	r24, Y+2	; 0x02
    1692:	28 2f       	mov	r18, r24
    1694:	30 e0       	ldi	r19, 0x00	; 0
    1696:	81 e0       	ldi	r24, 0x01	; 1
    1698:	90 e0       	ldi	r25, 0x00	; 0
    169a:	02 2e       	mov	r0, r18
    169c:	02 c0       	rjmp	.+4      	; 0x16a2 <GPIO_setupPinDirection+0x13c>
    169e:	88 0f       	add	r24, r24
    16a0:	99 1f       	adc	r25, r25
    16a2:	0a 94       	dec	r0
    16a4:	e2 f7       	brpl	.-8      	; 0x169e <GPIO_setupPinDirection+0x138>
    16a6:	84 2b       	or	r24, r20
    16a8:	8c 93       	st	X, r24
    16aa:	40 c0       	rjmp	.+128    	; 0x172c <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRC,pin_num);
    16ac:	a4 e3       	ldi	r26, 0x34	; 52
    16ae:	b0 e0       	ldi	r27, 0x00	; 0
    16b0:	e4 e3       	ldi	r30, 0x34	; 52
    16b2:	f0 e0       	ldi	r31, 0x00	; 0
    16b4:	80 81       	ld	r24, Z
    16b6:	48 2f       	mov	r20, r24
    16b8:	8a 81       	ldd	r24, Y+2	; 0x02
    16ba:	28 2f       	mov	r18, r24
    16bc:	30 e0       	ldi	r19, 0x00	; 0
    16be:	81 e0       	ldi	r24, 0x01	; 1
    16c0:	90 e0       	ldi	r25, 0x00	; 0
    16c2:	02 2e       	mov	r0, r18
    16c4:	02 c0       	rjmp	.+4      	; 0x16ca <GPIO_setupPinDirection+0x164>
    16c6:	88 0f       	add	r24, r24
    16c8:	99 1f       	adc	r25, r25
    16ca:	0a 94       	dec	r0
    16cc:	e2 f7       	brpl	.-8      	; 0x16c6 <GPIO_setupPinDirection+0x160>
    16ce:	80 95       	com	r24
    16d0:	84 23       	and	r24, r20
    16d2:	8c 93       	st	X, r24
    16d4:	2b c0       	rjmp	.+86     	; 0x172c <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if(direction == PIN_OUTPUT)
    16d6:	8b 81       	ldd	r24, Y+3	; 0x03
    16d8:	81 30       	cpi	r24, 0x01	; 1
    16da:	a1 f4       	brne	.+40     	; 0x1704 <GPIO_setupPinDirection+0x19e>
			{
				SET_BIT(DDRD,pin_num);
    16dc:	a1 e3       	ldi	r26, 0x31	; 49
    16de:	b0 e0       	ldi	r27, 0x00	; 0
    16e0:	e1 e3       	ldi	r30, 0x31	; 49
    16e2:	f0 e0       	ldi	r31, 0x00	; 0
    16e4:	80 81       	ld	r24, Z
    16e6:	48 2f       	mov	r20, r24
    16e8:	8a 81       	ldd	r24, Y+2	; 0x02
    16ea:	28 2f       	mov	r18, r24
    16ec:	30 e0       	ldi	r19, 0x00	; 0
    16ee:	81 e0       	ldi	r24, 0x01	; 1
    16f0:	90 e0       	ldi	r25, 0x00	; 0
    16f2:	02 2e       	mov	r0, r18
    16f4:	02 c0       	rjmp	.+4      	; 0x16fa <GPIO_setupPinDirection+0x194>
    16f6:	88 0f       	add	r24, r24
    16f8:	99 1f       	adc	r25, r25
    16fa:	0a 94       	dec	r0
    16fc:	e2 f7       	brpl	.-8      	; 0x16f6 <GPIO_setupPinDirection+0x190>
    16fe:	84 2b       	or	r24, r20
    1700:	8c 93       	st	X, r24
    1702:	14 c0       	rjmp	.+40     	; 0x172c <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRD,pin_num);
    1704:	a1 e3       	ldi	r26, 0x31	; 49
    1706:	b0 e0       	ldi	r27, 0x00	; 0
    1708:	e1 e3       	ldi	r30, 0x31	; 49
    170a:	f0 e0       	ldi	r31, 0x00	; 0
    170c:	80 81       	ld	r24, Z
    170e:	48 2f       	mov	r20, r24
    1710:	8a 81       	ldd	r24, Y+2	; 0x02
    1712:	28 2f       	mov	r18, r24
    1714:	30 e0       	ldi	r19, 0x00	; 0
    1716:	81 e0       	ldi	r24, 0x01	; 1
    1718:	90 e0       	ldi	r25, 0x00	; 0
    171a:	02 2e       	mov	r0, r18
    171c:	02 c0       	rjmp	.+4      	; 0x1722 <GPIO_setupPinDirection+0x1bc>
    171e:	88 0f       	add	r24, r24
    1720:	99 1f       	adc	r25, r25
    1722:	0a 94       	dec	r0
    1724:	e2 f7       	brpl	.-8      	; 0x171e <GPIO_setupPinDirection+0x1b8>
    1726:	80 95       	com	r24
    1728:	84 23       	and	r24, r20
    172a:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    172c:	0f 90       	pop	r0
    172e:	0f 90       	pop	r0
    1730:	0f 90       	pop	r0
    1732:	0f 90       	pop	r0
    1734:	0f 90       	pop	r0
    1736:	cf 91       	pop	r28
    1738:	df 91       	pop	r29
    173a:	08 95       	ret

0000173c <GPIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value)
{
    173c:	df 93       	push	r29
    173e:	cf 93       	push	r28
    1740:	00 d0       	rcall	.+0      	; 0x1742 <GPIO_writePin+0x6>
    1742:	00 d0       	rcall	.+0      	; 0x1744 <GPIO_writePin+0x8>
    1744:	0f 92       	push	r0
    1746:	cd b7       	in	r28, 0x3d	; 61
    1748:	de b7       	in	r29, 0x3e	; 62
    174a:	89 83       	std	Y+1, r24	; 0x01
    174c:	6a 83       	std	Y+2, r22	; 0x02
    174e:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1750:	8a 81       	ldd	r24, Y+2	; 0x02
    1752:	88 30       	cpi	r24, 0x08	; 8
    1754:	08 f0       	brcs	.+2      	; 0x1758 <GPIO_writePin+0x1c>
    1756:	d5 c0       	rjmp	.+426    	; 0x1902 <GPIO_writePin+0x1c6>
    1758:	89 81       	ldd	r24, Y+1	; 0x01
    175a:	84 30       	cpi	r24, 0x04	; 4
    175c:	08 f0       	brcs	.+2      	; 0x1760 <GPIO_writePin+0x24>
    175e:	d1 c0       	rjmp	.+418    	; 0x1902 <GPIO_writePin+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Write the pin value as required */
		switch(port_num)
    1760:	89 81       	ldd	r24, Y+1	; 0x01
    1762:	28 2f       	mov	r18, r24
    1764:	30 e0       	ldi	r19, 0x00	; 0
    1766:	3d 83       	std	Y+5, r19	; 0x05
    1768:	2c 83       	std	Y+4, r18	; 0x04
    176a:	8c 81       	ldd	r24, Y+4	; 0x04
    176c:	9d 81       	ldd	r25, Y+5	; 0x05
    176e:	81 30       	cpi	r24, 0x01	; 1
    1770:	91 05       	cpc	r25, r1
    1772:	09 f4       	brne	.+2      	; 0x1776 <GPIO_writePin+0x3a>
    1774:	43 c0       	rjmp	.+134    	; 0x17fc <GPIO_writePin+0xc0>
    1776:	2c 81       	ldd	r18, Y+4	; 0x04
    1778:	3d 81       	ldd	r19, Y+5	; 0x05
    177a:	22 30       	cpi	r18, 0x02	; 2
    177c:	31 05       	cpc	r19, r1
    177e:	2c f4       	brge	.+10     	; 0x178a <GPIO_writePin+0x4e>
    1780:	8c 81       	ldd	r24, Y+4	; 0x04
    1782:	9d 81       	ldd	r25, Y+5	; 0x05
    1784:	00 97       	sbiw	r24, 0x00	; 0
    1786:	71 f0       	breq	.+28     	; 0x17a4 <GPIO_writePin+0x68>
    1788:	bc c0       	rjmp	.+376    	; 0x1902 <GPIO_writePin+0x1c6>
    178a:	2c 81       	ldd	r18, Y+4	; 0x04
    178c:	3d 81       	ldd	r19, Y+5	; 0x05
    178e:	22 30       	cpi	r18, 0x02	; 2
    1790:	31 05       	cpc	r19, r1
    1792:	09 f4       	brne	.+2      	; 0x1796 <GPIO_writePin+0x5a>
    1794:	5f c0       	rjmp	.+190    	; 0x1854 <GPIO_writePin+0x118>
    1796:	8c 81       	ldd	r24, Y+4	; 0x04
    1798:	9d 81       	ldd	r25, Y+5	; 0x05
    179a:	83 30       	cpi	r24, 0x03	; 3
    179c:	91 05       	cpc	r25, r1
    179e:	09 f4       	brne	.+2      	; 0x17a2 <GPIO_writePin+0x66>
    17a0:	85 c0       	rjmp	.+266    	; 0x18ac <GPIO_writePin+0x170>
    17a2:	af c0       	rjmp	.+350    	; 0x1902 <GPIO_writePin+0x1c6>
		{
		case PORTA_ID:
			if(value == LOGIC_HIGH)
    17a4:	8b 81       	ldd	r24, Y+3	; 0x03
    17a6:	81 30       	cpi	r24, 0x01	; 1
    17a8:	a1 f4       	brne	.+40     	; 0x17d2 <GPIO_writePin+0x96>
			{
				SET_BIT(PORTA,pin_num);
    17aa:	ab e3       	ldi	r26, 0x3B	; 59
    17ac:	b0 e0       	ldi	r27, 0x00	; 0
    17ae:	eb e3       	ldi	r30, 0x3B	; 59
    17b0:	f0 e0       	ldi	r31, 0x00	; 0
    17b2:	80 81       	ld	r24, Z
    17b4:	48 2f       	mov	r20, r24
    17b6:	8a 81       	ldd	r24, Y+2	; 0x02
    17b8:	28 2f       	mov	r18, r24
    17ba:	30 e0       	ldi	r19, 0x00	; 0
    17bc:	81 e0       	ldi	r24, 0x01	; 1
    17be:	90 e0       	ldi	r25, 0x00	; 0
    17c0:	02 2e       	mov	r0, r18
    17c2:	02 c0       	rjmp	.+4      	; 0x17c8 <GPIO_writePin+0x8c>
    17c4:	88 0f       	add	r24, r24
    17c6:	99 1f       	adc	r25, r25
    17c8:	0a 94       	dec	r0
    17ca:	e2 f7       	brpl	.-8      	; 0x17c4 <GPIO_writePin+0x88>
    17cc:	84 2b       	or	r24, r20
    17ce:	8c 93       	st	X, r24
    17d0:	98 c0       	rjmp	.+304    	; 0x1902 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTA,pin_num);
    17d2:	ab e3       	ldi	r26, 0x3B	; 59
    17d4:	b0 e0       	ldi	r27, 0x00	; 0
    17d6:	eb e3       	ldi	r30, 0x3B	; 59
    17d8:	f0 e0       	ldi	r31, 0x00	; 0
    17da:	80 81       	ld	r24, Z
    17dc:	48 2f       	mov	r20, r24
    17de:	8a 81       	ldd	r24, Y+2	; 0x02
    17e0:	28 2f       	mov	r18, r24
    17e2:	30 e0       	ldi	r19, 0x00	; 0
    17e4:	81 e0       	ldi	r24, 0x01	; 1
    17e6:	90 e0       	ldi	r25, 0x00	; 0
    17e8:	02 2e       	mov	r0, r18
    17ea:	02 c0       	rjmp	.+4      	; 0x17f0 <GPIO_writePin+0xb4>
    17ec:	88 0f       	add	r24, r24
    17ee:	99 1f       	adc	r25, r25
    17f0:	0a 94       	dec	r0
    17f2:	e2 f7       	brpl	.-8      	; 0x17ec <GPIO_writePin+0xb0>
    17f4:	80 95       	com	r24
    17f6:	84 23       	and	r24, r20
    17f8:	8c 93       	st	X, r24
    17fa:	83 c0       	rjmp	.+262    	; 0x1902 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTB_ID:
			if(value == LOGIC_HIGH)
    17fc:	8b 81       	ldd	r24, Y+3	; 0x03
    17fe:	81 30       	cpi	r24, 0x01	; 1
    1800:	a1 f4       	brne	.+40     	; 0x182a <GPIO_writePin+0xee>
			{
				SET_BIT(PORTB,pin_num);
    1802:	a8 e3       	ldi	r26, 0x38	; 56
    1804:	b0 e0       	ldi	r27, 0x00	; 0
    1806:	e8 e3       	ldi	r30, 0x38	; 56
    1808:	f0 e0       	ldi	r31, 0x00	; 0
    180a:	80 81       	ld	r24, Z
    180c:	48 2f       	mov	r20, r24
    180e:	8a 81       	ldd	r24, Y+2	; 0x02
    1810:	28 2f       	mov	r18, r24
    1812:	30 e0       	ldi	r19, 0x00	; 0
    1814:	81 e0       	ldi	r24, 0x01	; 1
    1816:	90 e0       	ldi	r25, 0x00	; 0
    1818:	02 2e       	mov	r0, r18
    181a:	02 c0       	rjmp	.+4      	; 0x1820 <GPIO_writePin+0xe4>
    181c:	88 0f       	add	r24, r24
    181e:	99 1f       	adc	r25, r25
    1820:	0a 94       	dec	r0
    1822:	e2 f7       	brpl	.-8      	; 0x181c <GPIO_writePin+0xe0>
    1824:	84 2b       	or	r24, r20
    1826:	8c 93       	st	X, r24
    1828:	6c c0       	rjmp	.+216    	; 0x1902 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTB,pin_num);
    182a:	a8 e3       	ldi	r26, 0x38	; 56
    182c:	b0 e0       	ldi	r27, 0x00	; 0
    182e:	e8 e3       	ldi	r30, 0x38	; 56
    1830:	f0 e0       	ldi	r31, 0x00	; 0
    1832:	80 81       	ld	r24, Z
    1834:	48 2f       	mov	r20, r24
    1836:	8a 81       	ldd	r24, Y+2	; 0x02
    1838:	28 2f       	mov	r18, r24
    183a:	30 e0       	ldi	r19, 0x00	; 0
    183c:	81 e0       	ldi	r24, 0x01	; 1
    183e:	90 e0       	ldi	r25, 0x00	; 0
    1840:	02 2e       	mov	r0, r18
    1842:	02 c0       	rjmp	.+4      	; 0x1848 <GPIO_writePin+0x10c>
    1844:	88 0f       	add	r24, r24
    1846:	99 1f       	adc	r25, r25
    1848:	0a 94       	dec	r0
    184a:	e2 f7       	brpl	.-8      	; 0x1844 <GPIO_writePin+0x108>
    184c:	80 95       	com	r24
    184e:	84 23       	and	r24, r20
    1850:	8c 93       	st	X, r24
    1852:	57 c0       	rjmp	.+174    	; 0x1902 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTC_ID:
			if(value == LOGIC_HIGH)
    1854:	8b 81       	ldd	r24, Y+3	; 0x03
    1856:	81 30       	cpi	r24, 0x01	; 1
    1858:	a1 f4       	brne	.+40     	; 0x1882 <GPIO_writePin+0x146>
			{
				SET_BIT(PORTC,pin_num);
    185a:	a5 e3       	ldi	r26, 0x35	; 53
    185c:	b0 e0       	ldi	r27, 0x00	; 0
    185e:	e5 e3       	ldi	r30, 0x35	; 53
    1860:	f0 e0       	ldi	r31, 0x00	; 0
    1862:	80 81       	ld	r24, Z
    1864:	48 2f       	mov	r20, r24
    1866:	8a 81       	ldd	r24, Y+2	; 0x02
    1868:	28 2f       	mov	r18, r24
    186a:	30 e0       	ldi	r19, 0x00	; 0
    186c:	81 e0       	ldi	r24, 0x01	; 1
    186e:	90 e0       	ldi	r25, 0x00	; 0
    1870:	02 2e       	mov	r0, r18
    1872:	02 c0       	rjmp	.+4      	; 0x1878 <GPIO_writePin+0x13c>
    1874:	88 0f       	add	r24, r24
    1876:	99 1f       	adc	r25, r25
    1878:	0a 94       	dec	r0
    187a:	e2 f7       	brpl	.-8      	; 0x1874 <GPIO_writePin+0x138>
    187c:	84 2b       	or	r24, r20
    187e:	8c 93       	st	X, r24
    1880:	40 c0       	rjmp	.+128    	; 0x1902 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTC,pin_num);
    1882:	a5 e3       	ldi	r26, 0x35	; 53
    1884:	b0 e0       	ldi	r27, 0x00	; 0
    1886:	e5 e3       	ldi	r30, 0x35	; 53
    1888:	f0 e0       	ldi	r31, 0x00	; 0
    188a:	80 81       	ld	r24, Z
    188c:	48 2f       	mov	r20, r24
    188e:	8a 81       	ldd	r24, Y+2	; 0x02
    1890:	28 2f       	mov	r18, r24
    1892:	30 e0       	ldi	r19, 0x00	; 0
    1894:	81 e0       	ldi	r24, 0x01	; 1
    1896:	90 e0       	ldi	r25, 0x00	; 0
    1898:	02 2e       	mov	r0, r18
    189a:	02 c0       	rjmp	.+4      	; 0x18a0 <GPIO_writePin+0x164>
    189c:	88 0f       	add	r24, r24
    189e:	99 1f       	adc	r25, r25
    18a0:	0a 94       	dec	r0
    18a2:	e2 f7       	brpl	.-8      	; 0x189c <GPIO_writePin+0x160>
    18a4:	80 95       	com	r24
    18a6:	84 23       	and	r24, r20
    18a8:	8c 93       	st	X, r24
    18aa:	2b c0       	rjmp	.+86     	; 0x1902 <GPIO_writePin+0x1c6>
			}
			break;
		case PORTD_ID:
			if(value == LOGIC_HIGH)
    18ac:	8b 81       	ldd	r24, Y+3	; 0x03
    18ae:	81 30       	cpi	r24, 0x01	; 1
    18b0:	a1 f4       	brne	.+40     	; 0x18da <GPIO_writePin+0x19e>
			{
				SET_BIT(PORTD,pin_num);
    18b2:	a2 e3       	ldi	r26, 0x32	; 50
    18b4:	b0 e0       	ldi	r27, 0x00	; 0
    18b6:	e2 e3       	ldi	r30, 0x32	; 50
    18b8:	f0 e0       	ldi	r31, 0x00	; 0
    18ba:	80 81       	ld	r24, Z
    18bc:	48 2f       	mov	r20, r24
    18be:	8a 81       	ldd	r24, Y+2	; 0x02
    18c0:	28 2f       	mov	r18, r24
    18c2:	30 e0       	ldi	r19, 0x00	; 0
    18c4:	81 e0       	ldi	r24, 0x01	; 1
    18c6:	90 e0       	ldi	r25, 0x00	; 0
    18c8:	02 2e       	mov	r0, r18
    18ca:	02 c0       	rjmp	.+4      	; 0x18d0 <GPIO_writePin+0x194>
    18cc:	88 0f       	add	r24, r24
    18ce:	99 1f       	adc	r25, r25
    18d0:	0a 94       	dec	r0
    18d2:	e2 f7       	brpl	.-8      	; 0x18cc <GPIO_writePin+0x190>
    18d4:	84 2b       	or	r24, r20
    18d6:	8c 93       	st	X, r24
    18d8:	14 c0       	rjmp	.+40     	; 0x1902 <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTD,pin_num);
    18da:	a2 e3       	ldi	r26, 0x32	; 50
    18dc:	b0 e0       	ldi	r27, 0x00	; 0
    18de:	e2 e3       	ldi	r30, 0x32	; 50
    18e0:	f0 e0       	ldi	r31, 0x00	; 0
    18e2:	80 81       	ld	r24, Z
    18e4:	48 2f       	mov	r20, r24
    18e6:	8a 81       	ldd	r24, Y+2	; 0x02
    18e8:	28 2f       	mov	r18, r24
    18ea:	30 e0       	ldi	r19, 0x00	; 0
    18ec:	81 e0       	ldi	r24, 0x01	; 1
    18ee:	90 e0       	ldi	r25, 0x00	; 0
    18f0:	02 2e       	mov	r0, r18
    18f2:	02 c0       	rjmp	.+4      	; 0x18f8 <GPIO_writePin+0x1bc>
    18f4:	88 0f       	add	r24, r24
    18f6:	99 1f       	adc	r25, r25
    18f8:	0a 94       	dec	r0
    18fa:	e2 f7       	brpl	.-8      	; 0x18f4 <GPIO_writePin+0x1b8>
    18fc:	80 95       	com	r24
    18fe:	84 23       	and	r24, r20
    1900:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    1902:	0f 90       	pop	r0
    1904:	0f 90       	pop	r0
    1906:	0f 90       	pop	r0
    1908:	0f 90       	pop	r0
    190a:	0f 90       	pop	r0
    190c:	cf 91       	pop	r28
    190e:	df 91       	pop	r29
    1910:	08 95       	ret

00001912 <GPIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num)
{
    1912:	df 93       	push	r29
    1914:	cf 93       	push	r28
    1916:	00 d0       	rcall	.+0      	; 0x1918 <GPIO_readPin+0x6>
    1918:	00 d0       	rcall	.+0      	; 0x191a <GPIO_readPin+0x8>
    191a:	0f 92       	push	r0
    191c:	cd b7       	in	r28, 0x3d	; 61
    191e:	de b7       	in	r29, 0x3e	; 62
    1920:	8a 83       	std	Y+2, r24	; 0x02
    1922:	6b 83       	std	Y+3, r22	; 0x03
	uint8 pin_value = LOGIC_LOW;
    1924:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1926:	8b 81       	ldd	r24, Y+3	; 0x03
    1928:	88 30       	cpi	r24, 0x08	; 8
    192a:	08 f0       	brcs	.+2      	; 0x192e <GPIO_readPin+0x1c>
    192c:	84 c0       	rjmp	.+264    	; 0x1a36 <GPIO_readPin+0x124>
    192e:	8a 81       	ldd	r24, Y+2	; 0x02
    1930:	84 30       	cpi	r24, 0x04	; 4
    1932:	08 f0       	brcs	.+2      	; 0x1936 <GPIO_readPin+0x24>
    1934:	80 c0       	rjmp	.+256    	; 0x1a36 <GPIO_readPin+0x124>
		/* Do Nothing */
	}
	else
	{
		/* Read the pin value as required */
		switch(port_num)
    1936:	8a 81       	ldd	r24, Y+2	; 0x02
    1938:	28 2f       	mov	r18, r24
    193a:	30 e0       	ldi	r19, 0x00	; 0
    193c:	3d 83       	std	Y+5, r19	; 0x05
    193e:	2c 83       	std	Y+4, r18	; 0x04
    1940:	4c 81       	ldd	r20, Y+4	; 0x04
    1942:	5d 81       	ldd	r21, Y+5	; 0x05
    1944:	41 30       	cpi	r20, 0x01	; 1
    1946:	51 05       	cpc	r21, r1
    1948:	79 f1       	breq	.+94     	; 0x19a8 <GPIO_readPin+0x96>
    194a:	8c 81       	ldd	r24, Y+4	; 0x04
    194c:	9d 81       	ldd	r25, Y+5	; 0x05
    194e:	82 30       	cpi	r24, 0x02	; 2
    1950:	91 05       	cpc	r25, r1
    1952:	34 f4       	brge	.+12     	; 0x1960 <GPIO_readPin+0x4e>
    1954:	2c 81       	ldd	r18, Y+4	; 0x04
    1956:	3d 81       	ldd	r19, Y+5	; 0x05
    1958:	21 15       	cp	r18, r1
    195a:	31 05       	cpc	r19, r1
    195c:	69 f0       	breq	.+26     	; 0x1978 <GPIO_readPin+0x66>
    195e:	6b c0       	rjmp	.+214    	; 0x1a36 <GPIO_readPin+0x124>
    1960:	4c 81       	ldd	r20, Y+4	; 0x04
    1962:	5d 81       	ldd	r21, Y+5	; 0x05
    1964:	42 30       	cpi	r20, 0x02	; 2
    1966:	51 05       	cpc	r21, r1
    1968:	b9 f1       	breq	.+110    	; 0x19d8 <GPIO_readPin+0xc6>
    196a:	8c 81       	ldd	r24, Y+4	; 0x04
    196c:	9d 81       	ldd	r25, Y+5	; 0x05
    196e:	83 30       	cpi	r24, 0x03	; 3
    1970:	91 05       	cpc	r25, r1
    1972:	09 f4       	brne	.+2      	; 0x1976 <GPIO_readPin+0x64>
    1974:	49 c0       	rjmp	.+146    	; 0x1a08 <GPIO_readPin+0xf6>
    1976:	5f c0       	rjmp	.+190    	; 0x1a36 <GPIO_readPin+0x124>
		{
		case PORTA_ID:
			if(BIT_IS_SET(PINA,pin_num))
    1978:	e9 e3       	ldi	r30, 0x39	; 57
    197a:	f0 e0       	ldi	r31, 0x00	; 0
    197c:	80 81       	ld	r24, Z
    197e:	28 2f       	mov	r18, r24
    1980:	30 e0       	ldi	r19, 0x00	; 0
    1982:	8b 81       	ldd	r24, Y+3	; 0x03
    1984:	88 2f       	mov	r24, r24
    1986:	90 e0       	ldi	r25, 0x00	; 0
    1988:	a9 01       	movw	r20, r18
    198a:	02 c0       	rjmp	.+4      	; 0x1990 <GPIO_readPin+0x7e>
    198c:	55 95       	asr	r21
    198e:	47 95       	ror	r20
    1990:	8a 95       	dec	r24
    1992:	e2 f7       	brpl	.-8      	; 0x198c <GPIO_readPin+0x7a>
    1994:	ca 01       	movw	r24, r20
    1996:	81 70       	andi	r24, 0x01	; 1
    1998:	90 70       	andi	r25, 0x00	; 0
    199a:	88 23       	and	r24, r24
    199c:	19 f0       	breq	.+6      	; 0x19a4 <GPIO_readPin+0x92>
			{
				pin_value = LOGIC_HIGH;
    199e:	81 e0       	ldi	r24, 0x01	; 1
    19a0:	89 83       	std	Y+1, r24	; 0x01
    19a2:	49 c0       	rjmp	.+146    	; 0x1a36 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    19a4:	19 82       	std	Y+1, r1	; 0x01
    19a6:	47 c0       	rjmp	.+142    	; 0x1a36 <GPIO_readPin+0x124>
			}
			break;
		case PORTB_ID:
			if(BIT_IS_SET(PINB,pin_num))
    19a8:	e6 e3       	ldi	r30, 0x36	; 54
    19aa:	f0 e0       	ldi	r31, 0x00	; 0
    19ac:	80 81       	ld	r24, Z
    19ae:	28 2f       	mov	r18, r24
    19b0:	30 e0       	ldi	r19, 0x00	; 0
    19b2:	8b 81       	ldd	r24, Y+3	; 0x03
    19b4:	88 2f       	mov	r24, r24
    19b6:	90 e0       	ldi	r25, 0x00	; 0
    19b8:	a9 01       	movw	r20, r18
    19ba:	02 c0       	rjmp	.+4      	; 0x19c0 <GPIO_readPin+0xae>
    19bc:	55 95       	asr	r21
    19be:	47 95       	ror	r20
    19c0:	8a 95       	dec	r24
    19c2:	e2 f7       	brpl	.-8      	; 0x19bc <GPIO_readPin+0xaa>
    19c4:	ca 01       	movw	r24, r20
    19c6:	81 70       	andi	r24, 0x01	; 1
    19c8:	90 70       	andi	r25, 0x00	; 0
    19ca:	88 23       	and	r24, r24
    19cc:	19 f0       	breq	.+6      	; 0x19d4 <GPIO_readPin+0xc2>
			{
				pin_value = LOGIC_HIGH;
    19ce:	81 e0       	ldi	r24, 0x01	; 1
    19d0:	89 83       	std	Y+1, r24	; 0x01
    19d2:	31 c0       	rjmp	.+98     	; 0x1a36 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    19d4:	19 82       	std	Y+1, r1	; 0x01
    19d6:	2f c0       	rjmp	.+94     	; 0x1a36 <GPIO_readPin+0x124>
			}
			break;
		case PORTC_ID:
			if(BIT_IS_SET(PINC,pin_num))
    19d8:	e3 e3       	ldi	r30, 0x33	; 51
    19da:	f0 e0       	ldi	r31, 0x00	; 0
    19dc:	80 81       	ld	r24, Z
    19de:	28 2f       	mov	r18, r24
    19e0:	30 e0       	ldi	r19, 0x00	; 0
    19e2:	8b 81       	ldd	r24, Y+3	; 0x03
    19e4:	88 2f       	mov	r24, r24
    19e6:	90 e0       	ldi	r25, 0x00	; 0
    19e8:	a9 01       	movw	r20, r18
    19ea:	02 c0       	rjmp	.+4      	; 0x19f0 <GPIO_readPin+0xde>
    19ec:	55 95       	asr	r21
    19ee:	47 95       	ror	r20
    19f0:	8a 95       	dec	r24
    19f2:	e2 f7       	brpl	.-8      	; 0x19ec <GPIO_readPin+0xda>
    19f4:	ca 01       	movw	r24, r20
    19f6:	81 70       	andi	r24, 0x01	; 1
    19f8:	90 70       	andi	r25, 0x00	; 0
    19fa:	88 23       	and	r24, r24
    19fc:	19 f0       	breq	.+6      	; 0x1a04 <GPIO_readPin+0xf2>
			{
				pin_value = LOGIC_HIGH;
    19fe:	81 e0       	ldi	r24, 0x01	; 1
    1a00:	89 83       	std	Y+1, r24	; 0x01
    1a02:	19 c0       	rjmp	.+50     	; 0x1a36 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1a04:	19 82       	std	Y+1, r1	; 0x01
    1a06:	17 c0       	rjmp	.+46     	; 0x1a36 <GPIO_readPin+0x124>
			}
			break;
		case PORTD_ID:
			if(BIT_IS_SET(PIND,pin_num))
    1a08:	e0 e3       	ldi	r30, 0x30	; 48
    1a0a:	f0 e0       	ldi	r31, 0x00	; 0
    1a0c:	80 81       	ld	r24, Z
    1a0e:	28 2f       	mov	r18, r24
    1a10:	30 e0       	ldi	r19, 0x00	; 0
    1a12:	8b 81       	ldd	r24, Y+3	; 0x03
    1a14:	88 2f       	mov	r24, r24
    1a16:	90 e0       	ldi	r25, 0x00	; 0
    1a18:	a9 01       	movw	r20, r18
    1a1a:	02 c0       	rjmp	.+4      	; 0x1a20 <GPIO_readPin+0x10e>
    1a1c:	55 95       	asr	r21
    1a1e:	47 95       	ror	r20
    1a20:	8a 95       	dec	r24
    1a22:	e2 f7       	brpl	.-8      	; 0x1a1c <GPIO_readPin+0x10a>
    1a24:	ca 01       	movw	r24, r20
    1a26:	81 70       	andi	r24, 0x01	; 1
    1a28:	90 70       	andi	r25, 0x00	; 0
    1a2a:	88 23       	and	r24, r24
    1a2c:	19 f0       	breq	.+6      	; 0x1a34 <GPIO_readPin+0x122>
			{
				pin_value = LOGIC_HIGH;
    1a2e:	81 e0       	ldi	r24, 0x01	; 1
    1a30:	89 83       	std	Y+1, r24	; 0x01
    1a32:	01 c0       	rjmp	.+2      	; 0x1a36 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1a34:	19 82       	std	Y+1, r1	; 0x01
			}
			break;
		}
	}

	return pin_value;
    1a36:	89 81       	ldd	r24, Y+1	; 0x01
}
    1a38:	0f 90       	pop	r0
    1a3a:	0f 90       	pop	r0
    1a3c:	0f 90       	pop	r0
    1a3e:	0f 90       	pop	r0
    1a40:	0f 90       	pop	r0
    1a42:	cf 91       	pop	r28
    1a44:	df 91       	pop	r29
    1a46:	08 95       	ret

00001a48 <GPIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction)
{
    1a48:	df 93       	push	r29
    1a4a:	cf 93       	push	r28
    1a4c:	00 d0       	rcall	.+0      	; 0x1a4e <GPIO_setupPortDirection+0x6>
    1a4e:	00 d0       	rcall	.+0      	; 0x1a50 <GPIO_setupPortDirection+0x8>
    1a50:	cd b7       	in	r28, 0x3d	; 61
    1a52:	de b7       	in	r29, 0x3e	; 62
    1a54:	89 83       	std	Y+1, r24	; 0x01
    1a56:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1a58:	89 81       	ldd	r24, Y+1	; 0x01
    1a5a:	84 30       	cpi	r24, 0x04	; 4
    1a5c:	90 f5       	brcc	.+100    	; 0x1ac2 <GPIO_setupPortDirection+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    1a5e:	89 81       	ldd	r24, Y+1	; 0x01
    1a60:	28 2f       	mov	r18, r24
    1a62:	30 e0       	ldi	r19, 0x00	; 0
    1a64:	3c 83       	std	Y+4, r19	; 0x04
    1a66:	2b 83       	std	Y+3, r18	; 0x03
    1a68:	8b 81       	ldd	r24, Y+3	; 0x03
    1a6a:	9c 81       	ldd	r25, Y+4	; 0x04
    1a6c:	81 30       	cpi	r24, 0x01	; 1
    1a6e:	91 05       	cpc	r25, r1
    1a70:	d1 f0       	breq	.+52     	; 0x1aa6 <GPIO_setupPortDirection+0x5e>
    1a72:	2b 81       	ldd	r18, Y+3	; 0x03
    1a74:	3c 81       	ldd	r19, Y+4	; 0x04
    1a76:	22 30       	cpi	r18, 0x02	; 2
    1a78:	31 05       	cpc	r19, r1
    1a7a:	2c f4       	brge	.+10     	; 0x1a86 <GPIO_setupPortDirection+0x3e>
    1a7c:	8b 81       	ldd	r24, Y+3	; 0x03
    1a7e:	9c 81       	ldd	r25, Y+4	; 0x04
    1a80:	00 97       	sbiw	r24, 0x00	; 0
    1a82:	61 f0       	breq	.+24     	; 0x1a9c <GPIO_setupPortDirection+0x54>
    1a84:	1e c0       	rjmp	.+60     	; 0x1ac2 <GPIO_setupPortDirection+0x7a>
    1a86:	2b 81       	ldd	r18, Y+3	; 0x03
    1a88:	3c 81       	ldd	r19, Y+4	; 0x04
    1a8a:	22 30       	cpi	r18, 0x02	; 2
    1a8c:	31 05       	cpc	r19, r1
    1a8e:	81 f0       	breq	.+32     	; 0x1ab0 <GPIO_setupPortDirection+0x68>
    1a90:	8b 81       	ldd	r24, Y+3	; 0x03
    1a92:	9c 81       	ldd	r25, Y+4	; 0x04
    1a94:	83 30       	cpi	r24, 0x03	; 3
    1a96:	91 05       	cpc	r25, r1
    1a98:	81 f0       	breq	.+32     	; 0x1aba <GPIO_setupPortDirection+0x72>
    1a9a:	13 c0       	rjmp	.+38     	; 0x1ac2 <GPIO_setupPortDirection+0x7a>
		{
		case PORTA_ID:
			DDRA = direction;
    1a9c:	ea e3       	ldi	r30, 0x3A	; 58
    1a9e:	f0 e0       	ldi	r31, 0x00	; 0
    1aa0:	8a 81       	ldd	r24, Y+2	; 0x02
    1aa2:	80 83       	st	Z, r24
    1aa4:	0e c0       	rjmp	.+28     	; 0x1ac2 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB = direction;
    1aa6:	e7 e3       	ldi	r30, 0x37	; 55
    1aa8:	f0 e0       	ldi	r31, 0x00	; 0
    1aaa:	8a 81       	ldd	r24, Y+2	; 0x02
    1aac:	80 83       	st	Z, r24
    1aae:	09 c0       	rjmp	.+18     	; 0x1ac2 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC = direction;
    1ab0:	e4 e3       	ldi	r30, 0x34	; 52
    1ab2:	f0 e0       	ldi	r31, 0x00	; 0
    1ab4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ab6:	80 83       	st	Z, r24
    1ab8:	04 c0       	rjmp	.+8      	; 0x1ac2 <GPIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD = direction;
    1aba:	e1 e3       	ldi	r30, 0x31	; 49
    1abc:	f0 e0       	ldi	r31, 0x00	; 0
    1abe:	8a 81       	ldd	r24, Y+2	; 0x02
    1ac0:	80 83       	st	Z, r24
			break;
		}
	}
}
    1ac2:	0f 90       	pop	r0
    1ac4:	0f 90       	pop	r0
    1ac6:	0f 90       	pop	r0
    1ac8:	0f 90       	pop	r0
    1aca:	cf 91       	pop	r28
    1acc:	df 91       	pop	r29
    1ace:	08 95       	ret

00001ad0 <GPIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value)
{
    1ad0:	df 93       	push	r29
    1ad2:	cf 93       	push	r28
    1ad4:	00 d0       	rcall	.+0      	; 0x1ad6 <GPIO_writePort+0x6>
    1ad6:	00 d0       	rcall	.+0      	; 0x1ad8 <GPIO_writePort+0x8>
    1ad8:	cd b7       	in	r28, 0x3d	; 61
    1ada:	de b7       	in	r29, 0x3e	; 62
    1adc:	89 83       	std	Y+1, r24	; 0x01
    1ade:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1ae0:	89 81       	ldd	r24, Y+1	; 0x01
    1ae2:	84 30       	cpi	r24, 0x04	; 4
    1ae4:	90 f5       	brcc	.+100    	; 0x1b4a <GPIO_writePort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Write the port value as required */
		switch(port_num)
    1ae6:	89 81       	ldd	r24, Y+1	; 0x01
    1ae8:	28 2f       	mov	r18, r24
    1aea:	30 e0       	ldi	r19, 0x00	; 0
    1aec:	3c 83       	std	Y+4, r19	; 0x04
    1aee:	2b 83       	std	Y+3, r18	; 0x03
    1af0:	8b 81       	ldd	r24, Y+3	; 0x03
    1af2:	9c 81       	ldd	r25, Y+4	; 0x04
    1af4:	81 30       	cpi	r24, 0x01	; 1
    1af6:	91 05       	cpc	r25, r1
    1af8:	d1 f0       	breq	.+52     	; 0x1b2e <GPIO_writePort+0x5e>
    1afa:	2b 81       	ldd	r18, Y+3	; 0x03
    1afc:	3c 81       	ldd	r19, Y+4	; 0x04
    1afe:	22 30       	cpi	r18, 0x02	; 2
    1b00:	31 05       	cpc	r19, r1
    1b02:	2c f4       	brge	.+10     	; 0x1b0e <GPIO_writePort+0x3e>
    1b04:	8b 81       	ldd	r24, Y+3	; 0x03
    1b06:	9c 81       	ldd	r25, Y+4	; 0x04
    1b08:	00 97       	sbiw	r24, 0x00	; 0
    1b0a:	61 f0       	breq	.+24     	; 0x1b24 <GPIO_writePort+0x54>
    1b0c:	1e c0       	rjmp	.+60     	; 0x1b4a <GPIO_writePort+0x7a>
    1b0e:	2b 81       	ldd	r18, Y+3	; 0x03
    1b10:	3c 81       	ldd	r19, Y+4	; 0x04
    1b12:	22 30       	cpi	r18, 0x02	; 2
    1b14:	31 05       	cpc	r19, r1
    1b16:	81 f0       	breq	.+32     	; 0x1b38 <GPIO_writePort+0x68>
    1b18:	8b 81       	ldd	r24, Y+3	; 0x03
    1b1a:	9c 81       	ldd	r25, Y+4	; 0x04
    1b1c:	83 30       	cpi	r24, 0x03	; 3
    1b1e:	91 05       	cpc	r25, r1
    1b20:	81 f0       	breq	.+32     	; 0x1b42 <GPIO_writePort+0x72>
    1b22:	13 c0       	rjmp	.+38     	; 0x1b4a <GPIO_writePort+0x7a>
		{
		case PORTA_ID:
			PORTA = value;
    1b24:	eb e3       	ldi	r30, 0x3B	; 59
    1b26:	f0 e0       	ldi	r31, 0x00	; 0
    1b28:	8a 81       	ldd	r24, Y+2	; 0x02
    1b2a:	80 83       	st	Z, r24
    1b2c:	0e c0       	rjmp	.+28     	; 0x1b4a <GPIO_writePort+0x7a>
			break;
		case PORTB_ID:
			PORTB = value;
    1b2e:	e8 e3       	ldi	r30, 0x38	; 56
    1b30:	f0 e0       	ldi	r31, 0x00	; 0
    1b32:	8a 81       	ldd	r24, Y+2	; 0x02
    1b34:	80 83       	st	Z, r24
    1b36:	09 c0       	rjmp	.+18     	; 0x1b4a <GPIO_writePort+0x7a>
			break;
		case PORTC_ID:
			PORTC = value;
    1b38:	e5 e3       	ldi	r30, 0x35	; 53
    1b3a:	f0 e0       	ldi	r31, 0x00	; 0
    1b3c:	8a 81       	ldd	r24, Y+2	; 0x02
    1b3e:	80 83       	st	Z, r24
    1b40:	04 c0       	rjmp	.+8      	; 0x1b4a <GPIO_writePort+0x7a>
			break;
		case PORTD_ID:
			PORTD = value;
    1b42:	e2 e3       	ldi	r30, 0x32	; 50
    1b44:	f0 e0       	ldi	r31, 0x00	; 0
    1b46:	8a 81       	ldd	r24, Y+2	; 0x02
    1b48:	80 83       	st	Z, r24
			break;
		}
	}
}
    1b4a:	0f 90       	pop	r0
    1b4c:	0f 90       	pop	r0
    1b4e:	0f 90       	pop	r0
    1b50:	0f 90       	pop	r0
    1b52:	cf 91       	pop	r28
    1b54:	df 91       	pop	r29
    1b56:	08 95       	ret

00001b58 <GPIO_readPort>:
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num)
{
    1b58:	df 93       	push	r29
    1b5a:	cf 93       	push	r28
    1b5c:	00 d0       	rcall	.+0      	; 0x1b5e <GPIO_readPort+0x6>
    1b5e:	00 d0       	rcall	.+0      	; 0x1b60 <GPIO_readPort+0x8>
    1b60:	cd b7       	in	r28, 0x3d	; 61
    1b62:	de b7       	in	r29, 0x3e	; 62
    1b64:	8a 83       	std	Y+2, r24	; 0x02
	uint8 value = LOGIC_LOW;
    1b66:	19 82       	std	Y+1, r1	; 0x01

	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1b68:	8a 81       	ldd	r24, Y+2	; 0x02
    1b6a:	84 30       	cpi	r24, 0x04	; 4
    1b6c:	90 f5       	brcc	.+100    	; 0x1bd2 <GPIO_readPort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Read the port value as required */
		switch(port_num)
    1b6e:	8a 81       	ldd	r24, Y+2	; 0x02
    1b70:	28 2f       	mov	r18, r24
    1b72:	30 e0       	ldi	r19, 0x00	; 0
    1b74:	3c 83       	std	Y+4, r19	; 0x04
    1b76:	2b 83       	std	Y+3, r18	; 0x03
    1b78:	8b 81       	ldd	r24, Y+3	; 0x03
    1b7a:	9c 81       	ldd	r25, Y+4	; 0x04
    1b7c:	81 30       	cpi	r24, 0x01	; 1
    1b7e:	91 05       	cpc	r25, r1
    1b80:	d1 f0       	breq	.+52     	; 0x1bb6 <GPIO_readPort+0x5e>
    1b82:	2b 81       	ldd	r18, Y+3	; 0x03
    1b84:	3c 81       	ldd	r19, Y+4	; 0x04
    1b86:	22 30       	cpi	r18, 0x02	; 2
    1b88:	31 05       	cpc	r19, r1
    1b8a:	2c f4       	brge	.+10     	; 0x1b96 <GPIO_readPort+0x3e>
    1b8c:	8b 81       	ldd	r24, Y+3	; 0x03
    1b8e:	9c 81       	ldd	r25, Y+4	; 0x04
    1b90:	00 97       	sbiw	r24, 0x00	; 0
    1b92:	61 f0       	breq	.+24     	; 0x1bac <GPIO_readPort+0x54>
    1b94:	1e c0       	rjmp	.+60     	; 0x1bd2 <GPIO_readPort+0x7a>
    1b96:	2b 81       	ldd	r18, Y+3	; 0x03
    1b98:	3c 81       	ldd	r19, Y+4	; 0x04
    1b9a:	22 30       	cpi	r18, 0x02	; 2
    1b9c:	31 05       	cpc	r19, r1
    1b9e:	81 f0       	breq	.+32     	; 0x1bc0 <GPIO_readPort+0x68>
    1ba0:	8b 81       	ldd	r24, Y+3	; 0x03
    1ba2:	9c 81       	ldd	r25, Y+4	; 0x04
    1ba4:	83 30       	cpi	r24, 0x03	; 3
    1ba6:	91 05       	cpc	r25, r1
    1ba8:	81 f0       	breq	.+32     	; 0x1bca <GPIO_readPort+0x72>
    1baa:	13 c0       	rjmp	.+38     	; 0x1bd2 <GPIO_readPort+0x7a>
		{
		case PORTA_ID:
			value = PINA;
    1bac:	e9 e3       	ldi	r30, 0x39	; 57
    1bae:	f0 e0       	ldi	r31, 0x00	; 0
    1bb0:	80 81       	ld	r24, Z
    1bb2:	89 83       	std	Y+1, r24	; 0x01
    1bb4:	0e c0       	rjmp	.+28     	; 0x1bd2 <GPIO_readPort+0x7a>
			break;
		case PORTB_ID:
			value = PINB;
    1bb6:	e6 e3       	ldi	r30, 0x36	; 54
    1bb8:	f0 e0       	ldi	r31, 0x00	; 0
    1bba:	80 81       	ld	r24, Z
    1bbc:	89 83       	std	Y+1, r24	; 0x01
    1bbe:	09 c0       	rjmp	.+18     	; 0x1bd2 <GPIO_readPort+0x7a>
			break;
		case PORTC_ID:
			value = PINC;
    1bc0:	e3 e3       	ldi	r30, 0x33	; 51
    1bc2:	f0 e0       	ldi	r31, 0x00	; 0
    1bc4:	80 81       	ld	r24, Z
    1bc6:	89 83       	std	Y+1, r24	; 0x01
    1bc8:	04 c0       	rjmp	.+8      	; 0x1bd2 <GPIO_readPort+0x7a>
			break;
		case PORTD_ID:
			value = PIND;
    1bca:	e0 e3       	ldi	r30, 0x30	; 48
    1bcc:	f0 e0       	ldi	r31, 0x00	; 0
    1bce:	80 81       	ld	r24, Z
    1bd0:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
	}

	return value;
    1bd2:	89 81       	ldd	r24, Y+1	; 0x01
}
    1bd4:	0f 90       	pop	r0
    1bd6:	0f 90       	pop	r0
    1bd8:	0f 90       	pop	r0
    1bda:	0f 90       	pop	r0
    1bdc:	cf 91       	pop	r28
    1bde:	df 91       	pop	r29
    1be0:	08 95       	ret

00001be2 <PIR_init>:
/*
 * Description :
 * Function to initialize the PIR driver
 */
void PIR_init(void)
{
    1be2:	df 93       	push	r29
    1be4:	cf 93       	push	r28
    1be6:	cd b7       	in	r28, 0x3d	; 61
    1be8:	de b7       	in	r29, 0x3e	; 62
	GPIO_setupPinDirection(PIR_PORT_ID, PIR_PIN_ID, PIN_INPUT);
    1bea:	82 e0       	ldi	r24, 0x02	; 2
    1bec:	62 e0       	ldi	r22, 0x02	; 2
    1bee:	40 e0       	ldi	r20, 0x00	; 0
    1bf0:	0e 94 b3 0a 	call	0x1566	; 0x1566 <GPIO_setupPinDirection>
}
    1bf4:	cf 91       	pop	r28
    1bf6:	df 91       	pop	r29
    1bf8:	08 95       	ret

00001bfa <PIR_getState>:
/*
 * Description :
 *  Function to return PIR State
 */
uint8 PIR_getState(void)
{
    1bfa:	df 93       	push	r29
    1bfc:	cf 93       	push	r28
    1bfe:	cd b7       	in	r28, 0x3d	; 61
    1c00:	de b7       	in	r29, 0x3e	; 62
	return GPIO_readPin(PIR_PORT_ID, PIR_PIN_ID);
    1c02:	82 e0       	ldi	r24, 0x02	; 2
    1c04:	62 e0       	ldi	r22, 0x02	; 2
    1c06:	0e 94 89 0c 	call	0x1912	; 0x1912 <GPIO_readPin>
}
    1c0a:	cf 91       	pop	r28
    1c0c:	df 91       	pop	r29
    1c0e:	08 95       	ret

00001c10 <PWM_Timer0_Start>:

#include "pwm.h"
#include <avr/io.h>

void PWM_Timer0_Start(uint8 duty_cycle)
{
    1c10:	df 93       	push	r29
    1c12:	cf 93       	push	r28
    1c14:	0f 92       	push	r0
    1c16:	cd b7       	in	r28, 0x3d	; 61
    1c18:	de b7       	in	r29, 0x3e	; 62
    1c1a:	89 83       	std	Y+1, r24	; 0x01
	TCNT0 = 0;
    1c1c:	e2 e5       	ldi	r30, 0x52	; 82
    1c1e:	f0 e0       	ldi	r31, 0x00	; 0
    1c20:	10 82       	st	Z, r1
	OCR0 = duty_cycle;
    1c22:	ec e5       	ldi	r30, 0x5C	; 92
    1c24:	f0 e0       	ldi	r31, 0x00	; 0
    1c26:	89 81       	ldd	r24, Y+1	; 0x01
    1c28:	80 83       	st	Z, r24
	DDRB |= (1<<PB3);
    1c2a:	a7 e3       	ldi	r26, 0x37	; 55
    1c2c:	b0 e0       	ldi	r27, 0x00	; 0
    1c2e:	e7 e3       	ldi	r30, 0x37	; 55
    1c30:	f0 e0       	ldi	r31, 0x00	; 0
    1c32:	80 81       	ld	r24, Z
    1c34:	88 60       	ori	r24, 0x08	; 8
    1c36:	8c 93       	st	X, r24
	TCCR0 = (1<<WGM00) | (1<<WGM01) | (1<<COM01) | (1<<CS02) | (1<<CS00);
    1c38:	e3 e5       	ldi	r30, 0x53	; 83
    1c3a:	f0 e0       	ldi	r31, 0x00	; 0
    1c3c:	8d e6       	ldi	r24, 0x6D	; 109
    1c3e:	80 83       	st	Z, r24
}
    1c40:	0f 90       	pop	r0
    1c42:	cf 91       	pop	r28
    1c44:	df 91       	pop	r29
    1c46:	08 95       	ret

00001c48 <Timer_init>:
/*
 * Description :
 * Function to initialize the Timer driver.
 */
void Timer_init(const Timer_ConfigType * Config_Ptr)
{
    1c48:	df 93       	push	r29
    1c4a:	cf 93       	push	r28
    1c4c:	00 d0       	rcall	.+0      	; 0x1c4e <Timer_init+0x6>
    1c4e:	00 d0       	rcall	.+0      	; 0x1c50 <Timer_init+0x8>
    1c50:	cd b7       	in	r28, 0x3d	; 61
    1c52:	de b7       	in	r29, 0x3e	; 62
    1c54:	9a 83       	std	Y+2, r25	; 0x02
    1c56:	89 83       	std	Y+1, r24	; 0x01
	switch(Config_Ptr->timer_ID)
    1c58:	e9 81       	ldd	r30, Y+1	; 0x01
    1c5a:	fa 81       	ldd	r31, Y+2	; 0x02
    1c5c:	84 81       	ldd	r24, Z+4	; 0x04
    1c5e:	28 2f       	mov	r18, r24
    1c60:	30 e0       	ldi	r19, 0x00	; 0
    1c62:	3c 83       	std	Y+4, r19	; 0x04
    1c64:	2b 83       	std	Y+3, r18	; 0x03
    1c66:	8b 81       	ldd	r24, Y+3	; 0x03
    1c68:	9c 81       	ldd	r25, Y+4	; 0x04
    1c6a:	81 30       	cpi	r24, 0x01	; 1
    1c6c:	91 05       	cpc	r25, r1
    1c6e:	09 f4       	brne	.+2      	; 0x1c72 <Timer_init+0x2a>
    1c70:	42 c0       	rjmp	.+132    	; 0x1cf6 <Timer_init+0xae>
    1c72:	2b 81       	ldd	r18, Y+3	; 0x03
    1c74:	3c 81       	ldd	r19, Y+4	; 0x04
    1c76:	22 30       	cpi	r18, 0x02	; 2
    1c78:	31 05       	cpc	r19, r1
    1c7a:	09 f4       	brne	.+2      	; 0x1c7e <Timer_init+0x36>
    1c7c:	77 c0       	rjmp	.+238    	; 0x1d6c <Timer_init+0x124>
    1c7e:	8b 81       	ldd	r24, Y+3	; 0x03
    1c80:	9c 81       	ldd	r25, Y+4	; 0x04
    1c82:	00 97       	sbiw	r24, 0x00	; 0
    1c84:	09 f0       	breq	.+2      	; 0x1c88 <Timer_init+0x40>
    1c86:	a8 c0       	rjmp	.+336    	; 0x1dd8 <Timer_init+0x190>
	{
	case TIMER_0:
		TCNT0 = Config_Ptr->timer_InitialValue;
    1c88:	a2 e5       	ldi	r26, 0x52	; 82
    1c8a:	b0 e0       	ldi	r27, 0x00	; 0
    1c8c:	e9 81       	ldd	r30, Y+1	; 0x01
    1c8e:	fa 81       	ldd	r31, Y+2	; 0x02
    1c90:	80 81       	ld	r24, Z
    1c92:	91 81       	ldd	r25, Z+1	; 0x01
    1c94:	8c 93       	st	X, r24
		if(Config_Ptr->timer_mode == COMPARE)
    1c96:	e9 81       	ldd	r30, Y+1	; 0x01
    1c98:	fa 81       	ldd	r31, Y+2	; 0x02
    1c9a:	86 81       	ldd	r24, Z+6	; 0x06
    1c9c:	81 30       	cpi	r24, 0x01	; 1
    1c9e:	99 f4       	brne	.+38     	; 0x1cc6 <Timer_init+0x7e>
		{
			TCCR0 =  (1<<FOC0) | (1<<WGM01);
    1ca0:	e3 e5       	ldi	r30, 0x53	; 83
    1ca2:	f0 e0       	ldi	r31, 0x00	; 0
    1ca4:	88 e8       	ldi	r24, 0x88	; 136
    1ca6:	80 83       	st	Z, r24
			OCR0 = Config_Ptr->timer_compare_MatchValue;
    1ca8:	ac e5       	ldi	r26, 0x5C	; 92
    1caa:	b0 e0       	ldi	r27, 0x00	; 0
    1cac:	e9 81       	ldd	r30, Y+1	; 0x01
    1cae:	fa 81       	ldd	r31, Y+2	; 0x02
    1cb0:	82 81       	ldd	r24, Z+2	; 0x02
    1cb2:	93 81       	ldd	r25, Z+3	; 0x03
    1cb4:	8c 93       	st	X, r24
			TIMSK |= (1<<OCIE0); /* Enable Timer0 Compare Interrupt */
    1cb6:	a9 e5       	ldi	r26, 0x59	; 89
    1cb8:	b0 e0       	ldi	r27, 0x00	; 0
    1cba:	e9 e5       	ldi	r30, 0x59	; 89
    1cbc:	f0 e0       	ldi	r31, 0x00	; 0
    1cbe:	80 81       	ld	r24, Z
    1cc0:	82 60       	ori	r24, 0x02	; 2
    1cc2:	8c 93       	st	X, r24
    1cc4:	0b c0       	rjmp	.+22     	; 0x1cdc <Timer_init+0x94>
		}
		else
		{
			TCCR0 =  (1<<FOC0);
    1cc6:	e3 e5       	ldi	r30, 0x53	; 83
    1cc8:	f0 e0       	ldi	r31, 0x00	; 0
    1cca:	80 e8       	ldi	r24, 0x80	; 128
    1ccc:	80 83       	st	Z, r24
			TIMSK |= (1<<TOIE0); /* Enable Timer0 Overflow Interrupt */
    1cce:	a9 e5       	ldi	r26, 0x59	; 89
    1cd0:	b0 e0       	ldi	r27, 0x00	; 0
    1cd2:	e9 e5       	ldi	r30, 0x59	; 89
    1cd4:	f0 e0       	ldi	r31, 0x00	; 0
    1cd6:	80 81       	ld	r24, Z
    1cd8:	81 60       	ori	r24, 0x01	; 1
    1cda:	8c 93       	st	X, r24
		}
		TCCR0 = (TCCR0 & 0xF8) | (Config_Ptr->timer_clock);
    1cdc:	a3 e5       	ldi	r26, 0x53	; 83
    1cde:	b0 e0       	ldi	r27, 0x00	; 0
    1ce0:	e3 e5       	ldi	r30, 0x53	; 83
    1ce2:	f0 e0       	ldi	r31, 0x00	; 0
    1ce4:	80 81       	ld	r24, Z
    1ce6:	98 2f       	mov	r25, r24
    1ce8:	98 7f       	andi	r25, 0xF8	; 248
    1cea:	e9 81       	ldd	r30, Y+1	; 0x01
    1cec:	fa 81       	ldd	r31, Y+2	; 0x02
    1cee:	85 81       	ldd	r24, Z+5	; 0x05
    1cf0:	89 2b       	or	r24, r25
    1cf2:	8c 93       	st	X, r24
    1cf4:	71 c0       	rjmp	.+226    	; 0x1dd8 <Timer_init+0x190>
		break;

	case TIMER_1:
		TCNT1 = Config_Ptr->timer_InitialValue;
    1cf6:	ac e4       	ldi	r26, 0x4C	; 76
    1cf8:	b0 e0       	ldi	r27, 0x00	; 0
    1cfa:	e9 81       	ldd	r30, Y+1	; 0x01
    1cfc:	fa 81       	ldd	r31, Y+2	; 0x02
    1cfe:	80 81       	ld	r24, Z
    1d00:	91 81       	ldd	r25, Z+1	; 0x01
    1d02:	11 96       	adiw	r26, 0x01	; 1
    1d04:	9c 93       	st	X, r25
    1d06:	8e 93       	st	-X, r24
		if(Config_Ptr->timer_mode == COMPARE)
    1d08:	e9 81       	ldd	r30, Y+1	; 0x01
    1d0a:	fa 81       	ldd	r31, Y+2	; 0x02
    1d0c:	86 81       	ldd	r24, Z+6	; 0x06
    1d0e:	81 30       	cpi	r24, 0x01	; 1
    1d10:	a9 f4       	brne	.+42     	; 0x1d3c <Timer_init+0xf4>
		{
			TCCR1A =  (1<<FOC1A) | (1<<FOC1B) | (1<<WGM12);
    1d12:	ef e4       	ldi	r30, 0x4F	; 79
    1d14:	f0 e0       	ldi	r31, 0x00	; 0
    1d16:	8c e0       	ldi	r24, 0x0C	; 12
    1d18:	80 83       	st	Z, r24
			OCR1A = Config_Ptr->timer_compare_MatchValue;
    1d1a:	aa e4       	ldi	r26, 0x4A	; 74
    1d1c:	b0 e0       	ldi	r27, 0x00	; 0
    1d1e:	e9 81       	ldd	r30, Y+1	; 0x01
    1d20:	fa 81       	ldd	r31, Y+2	; 0x02
    1d22:	82 81       	ldd	r24, Z+2	; 0x02
    1d24:	93 81       	ldd	r25, Z+3	; 0x03
    1d26:	11 96       	adiw	r26, 0x01	; 1
    1d28:	9c 93       	st	X, r25
    1d2a:	8e 93       	st	-X, r24
			TIMSK |= (1<<OCIE1A); /* Enable Timer1 Compare Interrupt */
    1d2c:	a9 e5       	ldi	r26, 0x59	; 89
    1d2e:	b0 e0       	ldi	r27, 0x00	; 0
    1d30:	e9 e5       	ldi	r30, 0x59	; 89
    1d32:	f0 e0       	ldi	r31, 0x00	; 0
    1d34:	80 81       	ld	r24, Z
    1d36:	80 61       	ori	r24, 0x10	; 16
    1d38:	8c 93       	st	X, r24
    1d3a:	0b c0       	rjmp	.+22     	; 0x1d52 <Timer_init+0x10a>
		}
		else
		{
			TCCR1A =  (1<<FOC1A) | (1<<FOC1B);
    1d3c:	ef e4       	ldi	r30, 0x4F	; 79
    1d3e:	f0 e0       	ldi	r31, 0x00	; 0
    1d40:	8c e0       	ldi	r24, 0x0C	; 12
    1d42:	80 83       	st	Z, r24
			TIMSK |= (1<<TOIE1); /* Enable Timer1 Overflow Interrupt */
    1d44:	a9 e5       	ldi	r26, 0x59	; 89
    1d46:	b0 e0       	ldi	r27, 0x00	; 0
    1d48:	e9 e5       	ldi	r30, 0x59	; 89
    1d4a:	f0 e0       	ldi	r31, 0x00	; 0
    1d4c:	80 81       	ld	r24, Z
    1d4e:	84 60       	ori	r24, 0x04	; 4
    1d50:	8c 93       	st	X, r24
		}
		TCCR1B = (TCCR1B & 0xF8) | (Config_Ptr->timer_clock);
    1d52:	ae e4       	ldi	r26, 0x4E	; 78
    1d54:	b0 e0       	ldi	r27, 0x00	; 0
    1d56:	ee e4       	ldi	r30, 0x4E	; 78
    1d58:	f0 e0       	ldi	r31, 0x00	; 0
    1d5a:	80 81       	ld	r24, Z
    1d5c:	98 2f       	mov	r25, r24
    1d5e:	98 7f       	andi	r25, 0xF8	; 248
    1d60:	e9 81       	ldd	r30, Y+1	; 0x01
    1d62:	fa 81       	ldd	r31, Y+2	; 0x02
    1d64:	85 81       	ldd	r24, Z+5	; 0x05
    1d66:	89 2b       	or	r24, r25
    1d68:	8c 93       	st	X, r24
    1d6a:	36 c0       	rjmp	.+108    	; 0x1dd8 <Timer_init+0x190>
		break;

	case TIMER_2:
		TCNT2 = Config_Ptr->timer_InitialValue; /* Set initial value */
    1d6c:	a4 e4       	ldi	r26, 0x44	; 68
    1d6e:	b0 e0       	ldi	r27, 0x00	; 0
    1d70:	e9 81       	ldd	r30, Y+1	; 0x01
    1d72:	fa 81       	ldd	r31, Y+2	; 0x02
    1d74:	80 81       	ld	r24, Z
    1d76:	91 81       	ldd	r25, Z+1	; 0x01
    1d78:	8c 93       	st	X, r24
		if(Config_Ptr->timer_mode == COMPARE)
    1d7a:	e9 81       	ldd	r30, Y+1	; 0x01
    1d7c:	fa 81       	ldd	r31, Y+2	; 0x02
    1d7e:	86 81       	ldd	r24, Z+6	; 0x06
    1d80:	81 30       	cpi	r24, 0x01	; 1
    1d82:	99 f4       	brne	.+38     	; 0x1daa <Timer_init+0x162>
		{
			TCCR2 =  (1<<FOC2) | (1<<WGM21);
    1d84:	e5 e4       	ldi	r30, 0x45	; 69
    1d86:	f0 e0       	ldi	r31, 0x00	; 0
    1d88:	88 e8       	ldi	r24, 0x88	; 136
    1d8a:	80 83       	st	Z, r24
			OCR2 = Config_Ptr->timer_compare_MatchValue;
    1d8c:	a3 e4       	ldi	r26, 0x43	; 67
    1d8e:	b0 e0       	ldi	r27, 0x00	; 0
    1d90:	e9 81       	ldd	r30, Y+1	; 0x01
    1d92:	fa 81       	ldd	r31, Y+2	; 0x02
    1d94:	82 81       	ldd	r24, Z+2	; 0x02
    1d96:	93 81       	ldd	r25, Z+3	; 0x03
    1d98:	8c 93       	st	X, r24
			TIMSK |= (1<<OCIE2); /* Enable Timer2 Compare Interrupt */
    1d9a:	a9 e5       	ldi	r26, 0x59	; 89
    1d9c:	b0 e0       	ldi	r27, 0x00	; 0
    1d9e:	e9 e5       	ldi	r30, 0x59	; 89
    1da0:	f0 e0       	ldi	r31, 0x00	; 0
    1da2:	80 81       	ld	r24, Z
    1da4:	80 68       	ori	r24, 0x80	; 128
    1da6:	8c 93       	st	X, r24
    1da8:	0b c0       	rjmp	.+22     	; 0x1dc0 <Timer_init+0x178>
		}
		else
		{
			TCCR2 =  (1<<FOC2);
    1daa:	e5 e4       	ldi	r30, 0x45	; 69
    1dac:	f0 e0       	ldi	r31, 0x00	; 0
    1dae:	80 e8       	ldi	r24, 0x80	; 128
    1db0:	80 83       	st	Z, r24
			TIMSK |= (1<<TOIE2); /* Enable Timer2 Overflow Interrupt */
    1db2:	a9 e5       	ldi	r26, 0x59	; 89
    1db4:	b0 e0       	ldi	r27, 0x00	; 0
    1db6:	e9 e5       	ldi	r30, 0x59	; 89
    1db8:	f0 e0       	ldi	r31, 0x00	; 0
    1dba:	80 81       	ld	r24, Z
    1dbc:	80 64       	ori	r24, 0x40	; 64
    1dbe:	8c 93       	st	X, r24
		}
		TCCR2 = (TCCR2 & 0xF8) | (Config_Ptr->timer_clock);
    1dc0:	a5 e4       	ldi	r26, 0x45	; 69
    1dc2:	b0 e0       	ldi	r27, 0x00	; 0
    1dc4:	e5 e4       	ldi	r30, 0x45	; 69
    1dc6:	f0 e0       	ldi	r31, 0x00	; 0
    1dc8:	80 81       	ld	r24, Z
    1dca:	98 2f       	mov	r25, r24
    1dcc:	98 7f       	andi	r25, 0xF8	; 248
    1dce:	e9 81       	ldd	r30, Y+1	; 0x01
    1dd0:	fa 81       	ldd	r31, Y+2	; 0x02
    1dd2:	85 81       	ldd	r24, Z+5	; 0x05
    1dd4:	89 2b       	or	r24, r25
    1dd6:	8c 93       	st	X, r24
		break;
	}
}
    1dd8:	0f 90       	pop	r0
    1dda:	0f 90       	pop	r0
    1ddc:	0f 90       	pop	r0
    1dde:	0f 90       	pop	r0
    1de0:	cf 91       	pop	r28
    1de2:	df 91       	pop	r29
    1de4:	08 95       	ret

00001de6 <Timer_deInit>:

/*
 * Description :
 * Function to disable the Timer via Timer_ID.
 */
void Timer_deInit(Timer_ID_Type timer_ID) {
    1de6:	df 93       	push	r29
    1de8:	cf 93       	push	r28
    1dea:	00 d0       	rcall	.+0      	; 0x1dec <Timer_deInit+0x6>
    1dec:	0f 92       	push	r0
    1dee:	cd b7       	in	r28, 0x3d	; 61
    1df0:	de b7       	in	r29, 0x3e	; 62
    1df2:	89 83       	std	Y+1, r24	; 0x01
    switch (timer_ID) {
    1df4:	89 81       	ldd	r24, Y+1	; 0x01
    1df6:	28 2f       	mov	r18, r24
    1df8:	30 e0       	ldi	r19, 0x00	; 0
    1dfa:	3b 83       	std	Y+3, r19	; 0x03
    1dfc:	2a 83       	std	Y+2, r18	; 0x02
    1dfe:	8a 81       	ldd	r24, Y+2	; 0x02
    1e00:	9b 81       	ldd	r25, Y+3	; 0x03
    1e02:	81 30       	cpi	r24, 0x01	; 1
    1e04:	91 05       	cpc	r25, r1
    1e06:	c1 f0       	breq	.+48     	; 0x1e38 <Timer_deInit+0x52>
    1e08:	2a 81       	ldd	r18, Y+2	; 0x02
    1e0a:	3b 81       	ldd	r19, Y+3	; 0x03
    1e0c:	22 30       	cpi	r18, 0x02	; 2
    1e0e:	31 05       	cpc	r19, r1
    1e10:	11 f1       	breq	.+68     	; 0x1e56 <Timer_deInit+0x70>
    1e12:	8a 81       	ldd	r24, Y+2	; 0x02
    1e14:	9b 81       	ldd	r25, Y+3	; 0x03
    1e16:	00 97       	sbiw	r24, 0x00	; 0
    1e18:	61 f5       	brne	.+88     	; 0x1e72 <Timer_deInit+0x8c>
        case TIMER_0:
            TCCR0 = 0;
    1e1a:	e3 e5       	ldi	r30, 0x53	; 83
    1e1c:	f0 e0       	ldi	r31, 0x00	; 0
    1e1e:	10 82       	st	Z, r1
            TIMSK &= ~((1 << OCIE0) | (1 << TOIE0));
    1e20:	a9 e5       	ldi	r26, 0x59	; 89
    1e22:	b0 e0       	ldi	r27, 0x00	; 0
    1e24:	e9 e5       	ldi	r30, 0x59	; 89
    1e26:	f0 e0       	ldi	r31, 0x00	; 0
    1e28:	80 81       	ld	r24, Z
    1e2a:	8c 7f       	andi	r24, 0xFC	; 252
    1e2c:	8c 93       	st	X, r24
            g_timer0Callback = NULL_PTR;
    1e2e:	10 92 7d 00 	sts	0x007D, r1
    1e32:	10 92 7c 00 	sts	0x007C, r1
    1e36:	1d c0       	rjmp	.+58     	; 0x1e72 <Timer_deInit+0x8c>
            break;
        case TIMER_1:
            TCCR1B = 0;
    1e38:	ee e4       	ldi	r30, 0x4E	; 78
    1e3a:	f0 e0       	ldi	r31, 0x00	; 0
    1e3c:	10 82       	st	Z, r1
            TIMSK &= ~((1 << OCIE1A) | (1 << TOIE1));
    1e3e:	a9 e5       	ldi	r26, 0x59	; 89
    1e40:	b0 e0       	ldi	r27, 0x00	; 0
    1e42:	e9 e5       	ldi	r30, 0x59	; 89
    1e44:	f0 e0       	ldi	r31, 0x00	; 0
    1e46:	80 81       	ld	r24, Z
    1e48:	8b 7e       	andi	r24, 0xEB	; 235
    1e4a:	8c 93       	st	X, r24
            g_timer1Callback = NULL_PTR;
    1e4c:	10 92 7f 00 	sts	0x007F, r1
    1e50:	10 92 7e 00 	sts	0x007E, r1
    1e54:	0e c0       	rjmp	.+28     	; 0x1e72 <Timer_deInit+0x8c>
            break;
        case TIMER_2:
            TCCR2 = 0;
    1e56:	e5 e4       	ldi	r30, 0x45	; 69
    1e58:	f0 e0       	ldi	r31, 0x00	; 0
    1e5a:	10 82       	st	Z, r1
            TIMSK &= ~((1 << OCIE2) | (1 << TOIE2));
    1e5c:	a9 e5       	ldi	r26, 0x59	; 89
    1e5e:	b0 e0       	ldi	r27, 0x00	; 0
    1e60:	e9 e5       	ldi	r30, 0x59	; 89
    1e62:	f0 e0       	ldi	r31, 0x00	; 0
    1e64:	80 81       	ld	r24, Z
    1e66:	8f 73       	andi	r24, 0x3F	; 63
    1e68:	8c 93       	st	X, r24
            g_timer2Callback = NULL_PTR;
    1e6a:	10 92 81 00 	sts	0x0081, r1
    1e6e:	10 92 80 00 	sts	0x0080, r1
            break;
    }
}
    1e72:	0f 90       	pop	r0
    1e74:	0f 90       	pop	r0
    1e76:	0f 90       	pop	r0
    1e78:	cf 91       	pop	r28
    1e7a:	df 91       	pop	r29
    1e7c:	08 95       	ret

00001e7e <Timer_setCallBack>:
/*
 * Description :
 * Function to set the Call Back function address to the required Timer.
 */
void Timer_setCallBack(void(*a_ptr)(void), Timer_ID_Type a_timer_ID )
{
    1e7e:	df 93       	push	r29
    1e80:	cf 93       	push	r28
    1e82:	00 d0       	rcall	.+0      	; 0x1e84 <Timer_setCallBack+0x6>
    1e84:	00 d0       	rcall	.+0      	; 0x1e86 <Timer_setCallBack+0x8>
    1e86:	0f 92       	push	r0
    1e88:	cd b7       	in	r28, 0x3d	; 61
    1e8a:	de b7       	in	r29, 0x3e	; 62
    1e8c:	9a 83       	std	Y+2, r25	; 0x02
    1e8e:	89 83       	std	Y+1, r24	; 0x01
    1e90:	6b 83       	std	Y+3, r22	; 0x03
	switch(a_timer_ID)
    1e92:	8b 81       	ldd	r24, Y+3	; 0x03
    1e94:	28 2f       	mov	r18, r24
    1e96:	30 e0       	ldi	r19, 0x00	; 0
    1e98:	3d 83       	std	Y+5, r19	; 0x05
    1e9a:	2c 83       	std	Y+4, r18	; 0x04
    1e9c:	8c 81       	ldd	r24, Y+4	; 0x04
    1e9e:	9d 81       	ldd	r25, Y+5	; 0x05
    1ea0:	81 30       	cpi	r24, 0x01	; 1
    1ea2:	91 05       	cpc	r25, r1
    1ea4:	81 f0       	breq	.+32     	; 0x1ec6 <Timer_setCallBack+0x48>
    1ea6:	2c 81       	ldd	r18, Y+4	; 0x04
    1ea8:	3d 81       	ldd	r19, Y+5	; 0x05
    1eaa:	22 30       	cpi	r18, 0x02	; 2
    1eac:	31 05       	cpc	r19, r1
    1eae:	91 f0       	breq	.+36     	; 0x1ed4 <Timer_setCallBack+0x56>
    1eb0:	8c 81       	ldd	r24, Y+4	; 0x04
    1eb2:	9d 81       	ldd	r25, Y+5	; 0x05
    1eb4:	00 97       	sbiw	r24, 0x00	; 0
    1eb6:	a1 f4       	brne	.+40     	; 0x1ee0 <Timer_setCallBack+0x62>
	{
	case TIMER_0:
		g_timer0Callback = a_ptr;
    1eb8:	89 81       	ldd	r24, Y+1	; 0x01
    1eba:	9a 81       	ldd	r25, Y+2	; 0x02
    1ebc:	90 93 7d 00 	sts	0x007D, r25
    1ec0:	80 93 7c 00 	sts	0x007C, r24
    1ec4:	0d c0       	rjmp	.+26     	; 0x1ee0 <Timer_setCallBack+0x62>
		break;
	case TIMER_1:
		g_timer1Callback = a_ptr;
    1ec6:	89 81       	ldd	r24, Y+1	; 0x01
    1ec8:	9a 81       	ldd	r25, Y+2	; 0x02
    1eca:	90 93 7f 00 	sts	0x007F, r25
    1ece:	80 93 7e 00 	sts	0x007E, r24
    1ed2:	06 c0       	rjmp	.+12     	; 0x1ee0 <Timer_setCallBack+0x62>
		break;
	case TIMER_2:
		g_timer2Callback = a_ptr;
    1ed4:	89 81       	ldd	r24, Y+1	; 0x01
    1ed6:	9a 81       	ldd	r25, Y+2	; 0x02
    1ed8:	90 93 81 00 	sts	0x0081, r25
    1edc:	80 93 80 00 	sts	0x0080, r24
		break;
	}
}
    1ee0:	0f 90       	pop	r0
    1ee2:	0f 90       	pop	r0
    1ee4:	0f 90       	pop	r0
    1ee6:	0f 90       	pop	r0
    1ee8:	0f 90       	pop	r0
    1eea:	cf 91       	pop	r28
    1eec:	df 91       	pop	r29
    1eee:	08 95       	ret

00001ef0 <__vector_10>:

/* Interrupt Service Routines */
ISR(TIMER0_COMP_vect)
{
    1ef0:	1f 92       	push	r1
    1ef2:	0f 92       	push	r0
    1ef4:	0f b6       	in	r0, 0x3f	; 63
    1ef6:	0f 92       	push	r0
    1ef8:	11 24       	eor	r1, r1
    1efa:	2f 93       	push	r18
    1efc:	3f 93       	push	r19
    1efe:	4f 93       	push	r20
    1f00:	5f 93       	push	r21
    1f02:	6f 93       	push	r22
    1f04:	7f 93       	push	r23
    1f06:	8f 93       	push	r24
    1f08:	9f 93       	push	r25
    1f0a:	af 93       	push	r26
    1f0c:	bf 93       	push	r27
    1f0e:	ef 93       	push	r30
    1f10:	ff 93       	push	r31
    1f12:	df 93       	push	r29
    1f14:	cf 93       	push	r28
    1f16:	cd b7       	in	r28, 0x3d	; 61
    1f18:	de b7       	in	r29, 0x3e	; 62
	if(g_timer0Callback != NULL_PTR)
    1f1a:	80 91 7c 00 	lds	r24, 0x007C
    1f1e:	90 91 7d 00 	lds	r25, 0x007D
    1f22:	00 97       	sbiw	r24, 0x00	; 0
    1f24:	29 f0       	breq	.+10     	; 0x1f30 <__vector_10+0x40>
	{
		g_timer0Callback();
    1f26:	e0 91 7c 00 	lds	r30, 0x007C
    1f2a:	f0 91 7d 00 	lds	r31, 0x007D
    1f2e:	09 95       	icall
	}
}
    1f30:	cf 91       	pop	r28
    1f32:	df 91       	pop	r29
    1f34:	ff 91       	pop	r31
    1f36:	ef 91       	pop	r30
    1f38:	bf 91       	pop	r27
    1f3a:	af 91       	pop	r26
    1f3c:	9f 91       	pop	r25
    1f3e:	8f 91       	pop	r24
    1f40:	7f 91       	pop	r23
    1f42:	6f 91       	pop	r22
    1f44:	5f 91       	pop	r21
    1f46:	4f 91       	pop	r20
    1f48:	3f 91       	pop	r19
    1f4a:	2f 91       	pop	r18
    1f4c:	0f 90       	pop	r0
    1f4e:	0f be       	out	0x3f, r0	; 63
    1f50:	0f 90       	pop	r0
    1f52:	1f 90       	pop	r1
    1f54:	18 95       	reti

00001f56 <__vector_11>:

ISR(TIMER0_OVF_vect)
{
    1f56:	1f 92       	push	r1
    1f58:	0f 92       	push	r0
    1f5a:	0f b6       	in	r0, 0x3f	; 63
    1f5c:	0f 92       	push	r0
    1f5e:	11 24       	eor	r1, r1
    1f60:	2f 93       	push	r18
    1f62:	3f 93       	push	r19
    1f64:	4f 93       	push	r20
    1f66:	5f 93       	push	r21
    1f68:	6f 93       	push	r22
    1f6a:	7f 93       	push	r23
    1f6c:	8f 93       	push	r24
    1f6e:	9f 93       	push	r25
    1f70:	af 93       	push	r26
    1f72:	bf 93       	push	r27
    1f74:	ef 93       	push	r30
    1f76:	ff 93       	push	r31
    1f78:	df 93       	push	r29
    1f7a:	cf 93       	push	r28
    1f7c:	cd b7       	in	r28, 0x3d	; 61
    1f7e:	de b7       	in	r29, 0x3e	; 62
	if(g_timer0Callback != NULL_PTR)
    1f80:	80 91 7c 00 	lds	r24, 0x007C
    1f84:	90 91 7d 00 	lds	r25, 0x007D
    1f88:	00 97       	sbiw	r24, 0x00	; 0
    1f8a:	29 f0       	breq	.+10     	; 0x1f96 <__vector_11+0x40>
	{
		g_timer0Callback();
    1f8c:	e0 91 7c 00 	lds	r30, 0x007C
    1f90:	f0 91 7d 00 	lds	r31, 0x007D
    1f94:	09 95       	icall
	}
}
    1f96:	cf 91       	pop	r28
    1f98:	df 91       	pop	r29
    1f9a:	ff 91       	pop	r31
    1f9c:	ef 91       	pop	r30
    1f9e:	bf 91       	pop	r27
    1fa0:	af 91       	pop	r26
    1fa2:	9f 91       	pop	r25
    1fa4:	8f 91       	pop	r24
    1fa6:	7f 91       	pop	r23
    1fa8:	6f 91       	pop	r22
    1faa:	5f 91       	pop	r21
    1fac:	4f 91       	pop	r20
    1fae:	3f 91       	pop	r19
    1fb0:	2f 91       	pop	r18
    1fb2:	0f 90       	pop	r0
    1fb4:	0f be       	out	0x3f, r0	; 63
    1fb6:	0f 90       	pop	r0
    1fb8:	1f 90       	pop	r1
    1fba:	18 95       	reti

00001fbc <__vector_7>:

ISR(TIMER1_COMPA_vect) {
    1fbc:	1f 92       	push	r1
    1fbe:	0f 92       	push	r0
    1fc0:	0f b6       	in	r0, 0x3f	; 63
    1fc2:	0f 92       	push	r0
    1fc4:	11 24       	eor	r1, r1
    1fc6:	2f 93       	push	r18
    1fc8:	3f 93       	push	r19
    1fca:	4f 93       	push	r20
    1fcc:	5f 93       	push	r21
    1fce:	6f 93       	push	r22
    1fd0:	7f 93       	push	r23
    1fd2:	8f 93       	push	r24
    1fd4:	9f 93       	push	r25
    1fd6:	af 93       	push	r26
    1fd8:	bf 93       	push	r27
    1fda:	ef 93       	push	r30
    1fdc:	ff 93       	push	r31
    1fde:	df 93       	push	r29
    1fe0:	cf 93       	push	r28
    1fe2:	cd b7       	in	r28, 0x3d	; 61
    1fe4:	de b7       	in	r29, 0x3e	; 62
    if (g_timer1Callback != NULL_PTR) {
    1fe6:	80 91 7e 00 	lds	r24, 0x007E
    1fea:	90 91 7f 00 	lds	r25, 0x007F
    1fee:	00 97       	sbiw	r24, 0x00	; 0
    1ff0:	29 f0       	breq	.+10     	; 0x1ffc <__vector_7+0x40>
        g_timer1Callback();
    1ff2:	e0 91 7e 00 	lds	r30, 0x007E
    1ff6:	f0 91 7f 00 	lds	r31, 0x007F
    1ffa:	09 95       	icall
    }
}
    1ffc:	cf 91       	pop	r28
    1ffe:	df 91       	pop	r29
    2000:	ff 91       	pop	r31
    2002:	ef 91       	pop	r30
    2004:	bf 91       	pop	r27
    2006:	af 91       	pop	r26
    2008:	9f 91       	pop	r25
    200a:	8f 91       	pop	r24
    200c:	7f 91       	pop	r23
    200e:	6f 91       	pop	r22
    2010:	5f 91       	pop	r21
    2012:	4f 91       	pop	r20
    2014:	3f 91       	pop	r19
    2016:	2f 91       	pop	r18
    2018:	0f 90       	pop	r0
    201a:	0f be       	out	0x3f, r0	; 63
    201c:	0f 90       	pop	r0
    201e:	1f 90       	pop	r1
    2020:	18 95       	reti

00002022 <__vector_9>:

ISR(TIMER1_OVF_vect) {
    2022:	1f 92       	push	r1
    2024:	0f 92       	push	r0
    2026:	0f b6       	in	r0, 0x3f	; 63
    2028:	0f 92       	push	r0
    202a:	11 24       	eor	r1, r1
    202c:	2f 93       	push	r18
    202e:	3f 93       	push	r19
    2030:	4f 93       	push	r20
    2032:	5f 93       	push	r21
    2034:	6f 93       	push	r22
    2036:	7f 93       	push	r23
    2038:	8f 93       	push	r24
    203a:	9f 93       	push	r25
    203c:	af 93       	push	r26
    203e:	bf 93       	push	r27
    2040:	ef 93       	push	r30
    2042:	ff 93       	push	r31
    2044:	df 93       	push	r29
    2046:	cf 93       	push	r28
    2048:	cd b7       	in	r28, 0x3d	; 61
    204a:	de b7       	in	r29, 0x3e	; 62
    if (g_timer1Callback != NULL_PTR) {
    204c:	80 91 7e 00 	lds	r24, 0x007E
    2050:	90 91 7f 00 	lds	r25, 0x007F
    2054:	00 97       	sbiw	r24, 0x00	; 0
    2056:	29 f0       	breq	.+10     	; 0x2062 <__vector_9+0x40>
        g_timer1Callback();
    2058:	e0 91 7e 00 	lds	r30, 0x007E
    205c:	f0 91 7f 00 	lds	r31, 0x007F
    2060:	09 95       	icall
    }
}
    2062:	cf 91       	pop	r28
    2064:	df 91       	pop	r29
    2066:	ff 91       	pop	r31
    2068:	ef 91       	pop	r30
    206a:	bf 91       	pop	r27
    206c:	af 91       	pop	r26
    206e:	9f 91       	pop	r25
    2070:	8f 91       	pop	r24
    2072:	7f 91       	pop	r23
    2074:	6f 91       	pop	r22
    2076:	5f 91       	pop	r21
    2078:	4f 91       	pop	r20
    207a:	3f 91       	pop	r19
    207c:	2f 91       	pop	r18
    207e:	0f 90       	pop	r0
    2080:	0f be       	out	0x3f, r0	; 63
    2082:	0f 90       	pop	r0
    2084:	1f 90       	pop	r1
    2086:	18 95       	reti

00002088 <__vector_4>:

ISR(TIMER2_COMP_vect) {
    2088:	1f 92       	push	r1
    208a:	0f 92       	push	r0
    208c:	0f b6       	in	r0, 0x3f	; 63
    208e:	0f 92       	push	r0
    2090:	11 24       	eor	r1, r1
    2092:	2f 93       	push	r18
    2094:	3f 93       	push	r19
    2096:	4f 93       	push	r20
    2098:	5f 93       	push	r21
    209a:	6f 93       	push	r22
    209c:	7f 93       	push	r23
    209e:	8f 93       	push	r24
    20a0:	9f 93       	push	r25
    20a2:	af 93       	push	r26
    20a4:	bf 93       	push	r27
    20a6:	ef 93       	push	r30
    20a8:	ff 93       	push	r31
    20aa:	df 93       	push	r29
    20ac:	cf 93       	push	r28
    20ae:	cd b7       	in	r28, 0x3d	; 61
    20b0:	de b7       	in	r29, 0x3e	; 62
    if (g_timer2Callback != NULL_PTR) {
    20b2:	80 91 80 00 	lds	r24, 0x0080
    20b6:	90 91 81 00 	lds	r25, 0x0081
    20ba:	00 97       	sbiw	r24, 0x00	; 0
    20bc:	29 f0       	breq	.+10     	; 0x20c8 <__vector_4+0x40>
        g_timer2Callback();
    20be:	e0 91 80 00 	lds	r30, 0x0080
    20c2:	f0 91 81 00 	lds	r31, 0x0081
    20c6:	09 95       	icall
    }
}
    20c8:	cf 91       	pop	r28
    20ca:	df 91       	pop	r29
    20cc:	ff 91       	pop	r31
    20ce:	ef 91       	pop	r30
    20d0:	bf 91       	pop	r27
    20d2:	af 91       	pop	r26
    20d4:	9f 91       	pop	r25
    20d6:	8f 91       	pop	r24
    20d8:	7f 91       	pop	r23
    20da:	6f 91       	pop	r22
    20dc:	5f 91       	pop	r21
    20de:	4f 91       	pop	r20
    20e0:	3f 91       	pop	r19
    20e2:	2f 91       	pop	r18
    20e4:	0f 90       	pop	r0
    20e6:	0f be       	out	0x3f, r0	; 63
    20e8:	0f 90       	pop	r0
    20ea:	1f 90       	pop	r1
    20ec:	18 95       	reti

000020ee <__vector_5>:

ISR(TIMER2_OVF_vect) {
    20ee:	1f 92       	push	r1
    20f0:	0f 92       	push	r0
    20f2:	0f b6       	in	r0, 0x3f	; 63
    20f4:	0f 92       	push	r0
    20f6:	11 24       	eor	r1, r1
    20f8:	2f 93       	push	r18
    20fa:	3f 93       	push	r19
    20fc:	4f 93       	push	r20
    20fe:	5f 93       	push	r21
    2100:	6f 93       	push	r22
    2102:	7f 93       	push	r23
    2104:	8f 93       	push	r24
    2106:	9f 93       	push	r25
    2108:	af 93       	push	r26
    210a:	bf 93       	push	r27
    210c:	ef 93       	push	r30
    210e:	ff 93       	push	r31
    2110:	df 93       	push	r29
    2112:	cf 93       	push	r28
    2114:	cd b7       	in	r28, 0x3d	; 61
    2116:	de b7       	in	r29, 0x3e	; 62
    if (g_timer2Callback != NULL_PTR) {
    2118:	80 91 80 00 	lds	r24, 0x0080
    211c:	90 91 81 00 	lds	r25, 0x0081
    2120:	00 97       	sbiw	r24, 0x00	; 0
    2122:	29 f0       	breq	.+10     	; 0x212e <__vector_5+0x40>
        g_timer2Callback();
    2124:	e0 91 80 00 	lds	r30, 0x0080
    2128:	f0 91 81 00 	lds	r31, 0x0081
    212c:	09 95       	icall
    }
}
    212e:	cf 91       	pop	r28
    2130:	df 91       	pop	r29
    2132:	ff 91       	pop	r31
    2134:	ef 91       	pop	r30
    2136:	bf 91       	pop	r27
    2138:	af 91       	pop	r26
    213a:	9f 91       	pop	r25
    213c:	8f 91       	pop	r24
    213e:	7f 91       	pop	r23
    2140:	6f 91       	pop	r22
    2142:	5f 91       	pop	r21
    2144:	4f 91       	pop	r20
    2146:	3f 91       	pop	r19
    2148:	2f 91       	pop	r18
    214a:	0f 90       	pop	r0
    214c:	0f be       	out	0x3f, r0	; 63
    214e:	0f 90       	pop	r0
    2150:	1f 90       	pop	r1
    2152:	18 95       	reti

00002154 <TWI_init>:
#include "twi.h"
#include "common_macros.h"
#include <avr/io.h>

void TWI_init(const TWI_ConfigType * Config_Ptr)
{
    2154:	df 93       	push	r29
    2156:	cf 93       	push	r28
    2158:	00 d0       	rcall	.+0      	; 0x215a <TWI_init+0x6>
    215a:	cd b7       	in	r28, 0x3d	; 61
    215c:	de b7       	in	r29, 0x3e	; 62
    215e:	9a 83       	std	Y+2, r25	; 0x02
    2160:	89 83       	std	Y+1, r24	; 0x01
    /* Bit Rate: 400.000 kbps using zero pre-scaler TWPS=00 and F_CPU=8Mhz */
    TWBR = Config_Ptr->bit_rate;
    2162:	a0 e2       	ldi	r26, 0x20	; 32
    2164:	b0 e0       	ldi	r27, 0x00	; 0
    2166:	e9 81       	ldd	r30, Y+1	; 0x01
    2168:	fa 81       	ldd	r31, Y+2	; 0x02
    216a:	82 81       	ldd	r24, Z+2	; 0x02
    216c:	8c 93       	st	X, r24
	TWSR = 0x00;
    216e:	e1 e2       	ldi	r30, 0x21	; 33
    2170:	f0 e0       	ldi	r31, 0x00	; 0
    2172:	10 82       	st	Z, r1

    /* Two Wire Bus address my address if any master device want to call me: 0x1 (used in case this MC is a slave device)
       General Call Recognition: Off */
    TWAR = Config_Ptr->address << 1; // my address = 0x01 :)
    2174:	a2 e2       	ldi	r26, 0x22	; 34
    2176:	b0 e0       	ldi	r27, 0x00	; 0
    2178:	e9 81       	ldd	r30, Y+1	; 0x01
    217a:	fa 81       	ldd	r31, Y+2	; 0x02
    217c:	80 81       	ld	r24, Z
    217e:	91 81       	ldd	r25, Z+1	; 0x01
    2180:	88 0f       	add	r24, r24
    2182:	8c 93       	st	X, r24

    TWCR = (1<<TWEN); /* enable TWI */
    2184:	e6 e5       	ldi	r30, 0x56	; 86
    2186:	f0 e0       	ldi	r31, 0x00	; 0
    2188:	84 e0       	ldi	r24, 0x04	; 4
    218a:	80 83       	st	Z, r24
}
    218c:	0f 90       	pop	r0
    218e:	0f 90       	pop	r0
    2190:	cf 91       	pop	r28
    2192:	df 91       	pop	r29
    2194:	08 95       	ret

00002196 <TWI_start>:

void TWI_start(void)
{
    2196:	df 93       	push	r29
    2198:	cf 93       	push	r28
    219a:	cd b7       	in	r28, 0x3d	; 61
    219c:	de b7       	in	r29, 0x3e	; 62
    /*
	 * Clear the TWINT flag before sending the start bit TWINT=1
	 * send the start bit by TWSTA=1
	 * Enable TWI Module TWEN=1
	 */
    TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
    219e:	e6 e5       	ldi	r30, 0x56	; 86
    21a0:	f0 e0       	ldi	r31, 0x00	; 0
    21a2:	84 ea       	ldi	r24, 0xA4	; 164
    21a4:	80 83       	st	Z, r24

    /* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    21a6:	e6 e5       	ldi	r30, 0x56	; 86
    21a8:	f0 e0       	ldi	r31, 0x00	; 0
    21aa:	80 81       	ld	r24, Z
    21ac:	88 23       	and	r24, r24
    21ae:	dc f7       	brge	.-10     	; 0x21a6 <TWI_start+0x10>
}
    21b0:	cf 91       	pop	r28
    21b2:	df 91       	pop	r29
    21b4:	08 95       	ret

000021b6 <TWI_stop>:

void TWI_stop(void)
{
    21b6:	df 93       	push	r29
    21b8:	cf 93       	push	r28
    21ba:	cd b7       	in	r28, 0x3d	; 61
    21bc:	de b7       	in	r29, 0x3e	; 62
    /*
	 * Clear the TWINT flag before sending the stop bit TWINT=1
	 * send the stop bit by TWSTO=1
	 * Enable TWI Module TWEN=1
	 */
    TWCR = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
    21be:	e6 e5       	ldi	r30, 0x56	; 86
    21c0:	f0 e0       	ldi	r31, 0x00	; 0
    21c2:	84 e9       	ldi	r24, 0x94	; 148
    21c4:	80 83       	st	Z, r24
}
    21c6:	cf 91       	pop	r28
    21c8:	df 91       	pop	r29
    21ca:	08 95       	ret

000021cc <TWI_writeByte>:

void TWI_writeByte(uint8 data)
{
    21cc:	df 93       	push	r29
    21ce:	cf 93       	push	r28
    21d0:	0f 92       	push	r0
    21d2:	cd b7       	in	r28, 0x3d	; 61
    21d4:	de b7       	in	r29, 0x3e	; 62
    21d6:	89 83       	std	Y+1, r24	; 0x01
    /* Put data On TWI data Register */
    TWDR = data;
    21d8:	e3 e2       	ldi	r30, 0x23	; 35
    21da:	f0 e0       	ldi	r31, 0x00	; 0
    21dc:	89 81       	ldd	r24, Y+1	; 0x01
    21de:	80 83       	st	Z, r24
    /*
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
    21e0:	e6 e5       	ldi	r30, 0x56	; 86
    21e2:	f0 e0       	ldi	r31, 0x00	; 0
    21e4:	84 e8       	ldi	r24, 0x84	; 132
    21e6:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register(data is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    21e8:	e6 e5       	ldi	r30, 0x56	; 86
    21ea:	f0 e0       	ldi	r31, 0x00	; 0
    21ec:	80 81       	ld	r24, Z
    21ee:	88 23       	and	r24, r24
    21f0:	dc f7       	brge	.-10     	; 0x21e8 <TWI_writeByte+0x1c>
}
    21f2:	0f 90       	pop	r0
    21f4:	cf 91       	pop	r28
    21f6:	df 91       	pop	r29
    21f8:	08 95       	ret

000021fa <TWI_readByteWithACK>:

uint8 TWI_readByteWithACK(void)
{
    21fa:	df 93       	push	r29
    21fc:	cf 93       	push	r28
    21fe:	cd b7       	in	r28, 0x3d	; 61
    2200:	de b7       	in	r29, 0x3e	; 62
	/*
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable sending ACK after reading or receiving data TWEA=1
	 * Enable TWI Module TWEN=1
	 */
    TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
    2202:	e6 e5       	ldi	r30, 0x56	; 86
    2204:	f0 e0       	ldi	r31, 0x00	; 0
    2206:	84 ec       	ldi	r24, 0xC4	; 196
    2208:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    220a:	e6 e5       	ldi	r30, 0x56	; 86
    220c:	f0 e0       	ldi	r31, 0x00	; 0
    220e:	80 81       	ld	r24, Z
    2210:	88 23       	and	r24, r24
    2212:	dc f7       	brge	.-10     	; 0x220a <TWI_readByteWithACK+0x10>
    /* Read Data */
    return TWDR;
    2214:	e3 e2       	ldi	r30, 0x23	; 35
    2216:	f0 e0       	ldi	r31, 0x00	; 0
    2218:	80 81       	ld	r24, Z
}
    221a:	cf 91       	pop	r28
    221c:	df 91       	pop	r29
    221e:	08 95       	ret

00002220 <TWI_readByteWithNACK>:

uint8 TWI_readByteWithNACK(void)
{
    2220:	df 93       	push	r29
    2222:	cf 93       	push	r28
    2224:	cd b7       	in	r28, 0x3d	; 61
    2226:	de b7       	in	r29, 0x3e	; 62
	/*
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable TWI Module TWEN=1
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
    2228:	e6 e5       	ldi	r30, 0x56	; 86
    222a:	f0 e0       	ldi	r31, 0x00	; 0
    222c:	84 e8       	ldi	r24, 0x84	; 132
    222e:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    2230:	e6 e5       	ldi	r30, 0x56	; 86
    2232:	f0 e0       	ldi	r31, 0x00	; 0
    2234:	80 81       	ld	r24, Z
    2236:	88 23       	and	r24, r24
    2238:	dc f7       	brge	.-10     	; 0x2230 <TWI_readByteWithNACK+0x10>
    /* Read Data */
    return TWDR;
    223a:	e3 e2       	ldi	r30, 0x23	; 35
    223c:	f0 e0       	ldi	r31, 0x00	; 0
    223e:	80 81       	ld	r24, Z
}
    2240:	cf 91       	pop	r28
    2242:	df 91       	pop	r29
    2244:	08 95       	ret

00002246 <TWI_getStatus>:

uint8 TWI_getStatus(void)
{
    2246:	df 93       	push	r29
    2248:	cf 93       	push	r28
    224a:	0f 92       	push	r0
    224c:	cd b7       	in	r28, 0x3d	; 61
    224e:	de b7       	in	r29, 0x3e	; 62
    uint8 status;
    /* masking to eliminate first 3 bits and get the last 5 bits (status bits) */
    status = TWSR & 0xF8;
    2250:	e1 e2       	ldi	r30, 0x21	; 33
    2252:	f0 e0       	ldi	r31, 0x00	; 0
    2254:	80 81       	ld	r24, Z
    2256:	88 7f       	andi	r24, 0xF8	; 248
    2258:	89 83       	std	Y+1, r24	; 0x01
    return status;
    225a:	89 81       	ldd	r24, Y+1	; 0x01
}
    225c:	0f 90       	pop	r0
    225e:	cf 91       	pop	r28
    2260:	df 91       	pop	r29
    2262:	08 95       	ret

00002264 <UART_init>:
 * 1. Setup the Frame format like number of data bits, parity bit type and number of stop bits.
 * 2. Enable the UART.
 * 3. Setup the UART baud rate.
 */
void UART_init(const UART_ConfigType * Config_Ptr)
{
    2264:	df 93       	push	r29
    2266:	cf 93       	push	r28
    2268:	00 d0       	rcall	.+0      	; 0x226a <UART_init+0x6>
    226a:	00 d0       	rcall	.+0      	; 0x226c <UART_init+0x8>
    226c:	cd b7       	in	r28, 0x3d	; 61
    226e:	de b7       	in	r29, 0x3e	; 62
    2270:	9c 83       	std	Y+4, r25	; 0x04
    2272:	8b 83       	std	Y+3, r24	; 0x03
	uint16 ubrr_value = 0;
    2274:	1a 82       	std	Y+2, r1	; 0x02
    2276:	19 82       	std	Y+1, r1	; 0x01

	/* U2X = 1 for double transmission speed */
	UCSRA = (1<<U2X);
    2278:	eb e2       	ldi	r30, 0x2B	; 43
    227a:	f0 e0       	ldi	r31, 0x00	; 0
    227c:	82 e0       	ldi	r24, 0x02	; 2
    227e:	80 83       	st	Z, r24
	 * RXEN  = 1 Receiver Enable
	 * RXEN  = 1 Transmitter Enable
	 * UCSZ2 = 0 For 8-bit data mode
	 * RXB8 & TXB8 not used for 8-bit data mode
	 ***********************************************************************/ 
	UCSRB = (1<<RXEN) | (1<<TXEN)|((Config_Ptr->bit_data)&04);
    2280:	aa e2       	ldi	r26, 0x2A	; 42
    2282:	b0 e0       	ldi	r27, 0x00	; 0
    2284:	eb 81       	ldd	r30, Y+3	; 0x03
    2286:	fc 81       	ldd	r31, Y+4	; 0x04
    2288:	80 81       	ld	r24, Z
    228a:	84 70       	andi	r24, 0x04	; 4
    228c:	88 61       	ori	r24, 0x18	; 24
    228e:	8c 93       	st	X, r24
	 * USBS    = 0 One stop bit
	 * UCSZ1:0 = 11 For 8-bit data mode
	 * UCPOL   = 0 Used with the Synchronous operation only
	 ***********************************************************************/ 	
	//UCSRC = (1<<URSEL) | ((UCSRC>>1)&00) | ((Config_Ptr->bit_data)<<1);
	UCSRC = (1<<URSEL)  | (((Config_Ptr->bit_data)<<1)&06)|((Config_Ptr->parity)<<5)|((Config_Ptr->stop_bit)<<3);
    2290:	a0 e4       	ldi	r26, 0x40	; 64
    2292:	b0 e0       	ldi	r27, 0x00	; 0
    2294:	eb 81       	ldd	r30, Y+3	; 0x03
    2296:	fc 81       	ldd	r31, Y+4	; 0x04
    2298:	80 81       	ld	r24, Z
    229a:	88 2f       	mov	r24, r24
    229c:	90 e0       	ldi	r25, 0x00	; 0
    229e:	88 0f       	add	r24, r24
    22a0:	99 1f       	adc	r25, r25
    22a2:	86 70       	andi	r24, 0x06	; 6
    22a4:	28 2f       	mov	r18, r24
    22a6:	20 68       	ori	r18, 0x80	; 128
    22a8:	eb 81       	ldd	r30, Y+3	; 0x03
    22aa:	fc 81       	ldd	r31, Y+4	; 0x04
    22ac:	81 81       	ldd	r24, Z+1	; 0x01
    22ae:	88 2f       	mov	r24, r24
    22b0:	90 e0       	ldi	r25, 0x00	; 0
    22b2:	88 0f       	add	r24, r24
    22b4:	99 1f       	adc	r25, r25
    22b6:	82 95       	swap	r24
    22b8:	92 95       	swap	r25
    22ba:	90 7f       	andi	r25, 0xF0	; 240
    22bc:	98 27       	eor	r25, r24
    22be:	80 7f       	andi	r24, 0xF0	; 240
    22c0:	98 27       	eor	r25, r24
    22c2:	28 2b       	or	r18, r24
    22c4:	eb 81       	ldd	r30, Y+3	; 0x03
    22c6:	fc 81       	ldd	r31, Y+4	; 0x04
    22c8:	82 81       	ldd	r24, Z+2	; 0x02
    22ca:	88 2f       	mov	r24, r24
    22cc:	90 e0       	ldi	r25, 0x00	; 0
    22ce:	88 0f       	add	r24, r24
    22d0:	99 1f       	adc	r25, r25
    22d2:	88 0f       	add	r24, r24
    22d4:	99 1f       	adc	r25, r25
    22d6:	88 0f       	add	r24, r24
    22d8:	99 1f       	adc	r25, r25
    22da:	82 2b       	or	r24, r18
    22dc:	8c 93       	st	X, r24
	/* Calculate the UBRR register value */
	ubrr_value = (uint16)(((F_CPU / (Config_Ptr->baud_rate * 8UL))) - 1);
    22de:	eb 81       	ldd	r30, Y+3	; 0x03
    22e0:	fc 81       	ldd	r31, Y+4	; 0x04
    22e2:	83 81       	ldd	r24, Z+3	; 0x03
    22e4:	94 81       	ldd	r25, Z+4	; 0x04
    22e6:	a5 81       	ldd	r26, Z+5	; 0x05
    22e8:	b6 81       	ldd	r27, Z+6	; 0x06
    22ea:	88 0f       	add	r24, r24
    22ec:	99 1f       	adc	r25, r25
    22ee:	aa 1f       	adc	r26, r26
    22f0:	bb 1f       	adc	r27, r27
    22f2:	88 0f       	add	r24, r24
    22f4:	99 1f       	adc	r25, r25
    22f6:	aa 1f       	adc	r26, r26
    22f8:	bb 1f       	adc	r27, r27
    22fa:	88 0f       	add	r24, r24
    22fc:	99 1f       	adc	r25, r25
    22fe:	aa 1f       	adc	r26, r26
    2300:	bb 1f       	adc	r27, r27
    2302:	9c 01       	movw	r18, r24
    2304:	ad 01       	movw	r20, r26
    2306:	80 e0       	ldi	r24, 0x00	; 0
    2308:	92 e1       	ldi	r25, 0x12	; 18
    230a:	aa e7       	ldi	r26, 0x7A	; 122
    230c:	b0 e0       	ldi	r27, 0x00	; 0
    230e:	bc 01       	movw	r22, r24
    2310:	cd 01       	movw	r24, r26
    2312:	0e 94 4b 12 	call	0x2496	; 0x2496 <__udivmodsi4>
    2316:	da 01       	movw	r26, r20
    2318:	c9 01       	movw	r24, r18
    231a:	01 97       	sbiw	r24, 0x01	; 1
    231c:	9a 83       	std	Y+2, r25	; 0x02
    231e:	89 83       	std	Y+1, r24	; 0x01

	/* First 8 bits from the BAUD_PRESCALE inside UBRRL and last 4 bits in UBRRH*/
	UBRRH = ubrr_value>>8;
    2320:	e0 e4       	ldi	r30, 0x40	; 64
    2322:	f0 e0       	ldi	r31, 0x00	; 0
    2324:	89 81       	ldd	r24, Y+1	; 0x01
    2326:	9a 81       	ldd	r25, Y+2	; 0x02
    2328:	89 2f       	mov	r24, r25
    232a:	99 27       	eor	r25, r25
    232c:	80 83       	st	Z, r24
	UBRRL = ubrr_value;
    232e:	e9 e2       	ldi	r30, 0x29	; 41
    2330:	f0 e0       	ldi	r31, 0x00	; 0
    2332:	89 81       	ldd	r24, Y+1	; 0x01
    2334:	80 83       	st	Z, r24
}
    2336:	0f 90       	pop	r0
    2338:	0f 90       	pop	r0
    233a:	0f 90       	pop	r0
    233c:	0f 90       	pop	r0
    233e:	cf 91       	pop	r28
    2340:	df 91       	pop	r29
    2342:	08 95       	ret

00002344 <UART_sendByte>:
/*
 * Description :
 * Functional responsible for send byte to another UART device.
 */
void UART_sendByte(const uint8 data)
{
    2344:	df 93       	push	r29
    2346:	cf 93       	push	r28
    2348:	0f 92       	push	r0
    234a:	cd b7       	in	r28, 0x3d	; 61
    234c:	de b7       	in	r29, 0x3e	; 62
    234e:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * UDRE flag is set when the Tx buffer (UDR) is empty and ready for
	 * transmitting a new byte so wait until this flag is set to one
	 */
	while(BIT_IS_CLEAR(UCSRA,UDRE)){}
    2350:	eb e2       	ldi	r30, 0x2B	; 43
    2352:	f0 e0       	ldi	r31, 0x00	; 0
    2354:	80 81       	ld	r24, Z
    2356:	88 2f       	mov	r24, r24
    2358:	90 e0       	ldi	r25, 0x00	; 0
    235a:	80 72       	andi	r24, 0x20	; 32
    235c:	90 70       	andi	r25, 0x00	; 0
    235e:	00 97       	sbiw	r24, 0x00	; 0
    2360:	b9 f3       	breq	.-18     	; 0x2350 <UART_sendByte+0xc>

	/*
	 * Put the required data in the UDR register and it also clear the UDRE flag as
	 * the UDR register is not empty now
	 */
	UDR = data;
    2362:	ec e2       	ldi	r30, 0x2C	; 44
    2364:	f0 e0       	ldi	r31, 0x00	; 0
    2366:	89 81       	ldd	r24, Y+1	; 0x01
    2368:	80 83       	st	Z, r24
	/************************* Another Method *************************
	UDR = data;
	while(BIT_IS_CLEAR(UCSRA,TXC)){} // Wait until the transmission is complete TXC = 1
	SET_BIT(UCSRA,TXC); // Clear the TXC flag
	*******************************************************************/
}
    236a:	0f 90       	pop	r0
    236c:	cf 91       	pop	r28
    236e:	df 91       	pop	r29
    2370:	08 95       	ret

00002372 <UART_recieveByte>:
/*
 * Description :
 * Functional responsible for receive byte from another UART device.
 */
uint8 UART_recieveByte(void)
{
    2372:	df 93       	push	r29
    2374:	cf 93       	push	r28
    2376:	cd b7       	in	r28, 0x3d	; 61
    2378:	de b7       	in	r29, 0x3e	; 62
	/* RXC flag is set when the UART receive data so wait until this flag is set to one */
	while(BIT_IS_CLEAR(UCSRA,RXC)){}
    237a:	eb e2       	ldi	r30, 0x2B	; 43
    237c:	f0 e0       	ldi	r31, 0x00	; 0
    237e:	80 81       	ld	r24, Z
    2380:	88 23       	and	r24, r24
    2382:	dc f7       	brge	.-10     	; 0x237a <UART_recieveByte+0x8>

	/*
	 * Read the received data from the Rx buffer (UDR)
	 * The RXC flag will be cleared after read the data
	 */
    return UDR;		
    2384:	ec e2       	ldi	r30, 0x2C	; 44
    2386:	f0 e0       	ldi	r31, 0x00	; 0
    2388:	80 81       	ld	r24, Z
}
    238a:	cf 91       	pop	r28
    238c:	df 91       	pop	r29
    238e:	08 95       	ret

00002390 <UART_sendString>:
/*
 * Description :
 * Send the required string through UART to the other UART device.
 */
void UART_sendString(const uint8 *Str)
{
    2390:	df 93       	push	r29
    2392:	cf 93       	push	r28
    2394:	00 d0       	rcall	.+0      	; 0x2396 <UART_sendString+0x6>
    2396:	0f 92       	push	r0
    2398:	cd b7       	in	r28, 0x3d	; 61
    239a:	de b7       	in	r29, 0x3e	; 62
    239c:	9b 83       	std	Y+3, r25	; 0x03
    239e:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    23a0:	19 82       	std	Y+1, r1	; 0x01
    23a2:	0e c0       	rjmp	.+28     	; 0x23c0 <UART_sendString+0x30>

	/* Send the whole string */
	while(Str[i] != '\0')
	{
		UART_sendByte(Str[i]);
    23a4:	89 81       	ldd	r24, Y+1	; 0x01
    23a6:	28 2f       	mov	r18, r24
    23a8:	30 e0       	ldi	r19, 0x00	; 0
    23aa:	8a 81       	ldd	r24, Y+2	; 0x02
    23ac:	9b 81       	ldd	r25, Y+3	; 0x03
    23ae:	fc 01       	movw	r30, r24
    23b0:	e2 0f       	add	r30, r18
    23b2:	f3 1f       	adc	r31, r19
    23b4:	80 81       	ld	r24, Z
    23b6:	0e 94 a2 11 	call	0x2344	; 0x2344 <UART_sendByte>
		i++;
    23ba:	89 81       	ldd	r24, Y+1	; 0x01
    23bc:	8f 5f       	subi	r24, 0xFF	; 255
    23be:	89 83       	std	Y+1, r24	; 0x01
void UART_sendString(const uint8 *Str)
{
	uint8 i = 0;

	/* Send the whole string */
	while(Str[i] != '\0')
    23c0:	89 81       	ldd	r24, Y+1	; 0x01
    23c2:	28 2f       	mov	r18, r24
    23c4:	30 e0       	ldi	r19, 0x00	; 0
    23c6:	8a 81       	ldd	r24, Y+2	; 0x02
    23c8:	9b 81       	ldd	r25, Y+3	; 0x03
    23ca:	fc 01       	movw	r30, r24
    23cc:	e2 0f       	add	r30, r18
    23ce:	f3 1f       	adc	r31, r19
    23d0:	80 81       	ld	r24, Z
    23d2:	88 23       	and	r24, r24
    23d4:	39 f7       	brne	.-50     	; 0x23a4 <UART_sendString+0x14>
		UART_sendByte(Str[i]);
		i++;
	}

	/* Send the '#' character to signal the end of the string */
	UART_sendByte('#');
    23d6:	83 e2       	ldi	r24, 0x23	; 35
    23d8:	0e 94 a2 11 	call	0x2344	; 0x2344 <UART_sendByte>
	{
		UART_sendByte(*Str);
		Str++;
	}		
	*******************************************************************/
}
    23dc:	0f 90       	pop	r0
    23de:	0f 90       	pop	r0
    23e0:	0f 90       	pop	r0
    23e2:	cf 91       	pop	r28
    23e4:	df 91       	pop	r29
    23e6:	08 95       	ret

000023e8 <UART_receiveString>:
/*
 * Description :
 * Receive the required string until the '#' symbol through UART from the other UART device.
 */
void UART_receiveString(uint8 *Str)
{
    23e8:	0f 93       	push	r16
    23ea:	1f 93       	push	r17
    23ec:	df 93       	push	r29
    23ee:	cf 93       	push	r28
    23f0:	00 d0       	rcall	.+0      	; 0x23f2 <UART_receiveString+0xa>
    23f2:	0f 92       	push	r0
    23f4:	cd b7       	in	r28, 0x3d	; 61
    23f6:	de b7       	in	r29, 0x3e	; 62
    23f8:	9b 83       	std	Y+3, r25	; 0x03
    23fa:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    23fc:	19 82       	std	Y+1, r1	; 0x01

	/* Receive the first byte */
	Str[i] = UART_recieveByte();
    23fe:	89 81       	ldd	r24, Y+1	; 0x01
    2400:	28 2f       	mov	r18, r24
    2402:	30 e0       	ldi	r19, 0x00	; 0
    2404:	8a 81       	ldd	r24, Y+2	; 0x02
    2406:	9b 81       	ldd	r25, Y+3	; 0x03
    2408:	8c 01       	movw	r16, r24
    240a:	02 0f       	add	r16, r18
    240c:	13 1f       	adc	r17, r19
    240e:	0e 94 b9 11 	call	0x2372	; 0x2372 <UART_recieveByte>
    2412:	f8 01       	movw	r30, r16
    2414:	80 83       	st	Z, r24
    2416:	0f c0       	rjmp	.+30     	; 0x2436 <UART_receiveString+0x4e>

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
	{
		i++;
    2418:	89 81       	ldd	r24, Y+1	; 0x01
    241a:	8f 5f       	subi	r24, 0xFF	; 255
    241c:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_recieveByte();
    241e:	89 81       	ldd	r24, Y+1	; 0x01
    2420:	28 2f       	mov	r18, r24
    2422:	30 e0       	ldi	r19, 0x00	; 0
    2424:	8a 81       	ldd	r24, Y+2	; 0x02
    2426:	9b 81       	ldd	r25, Y+3	; 0x03
    2428:	8c 01       	movw	r16, r24
    242a:	02 0f       	add	r16, r18
    242c:	13 1f       	adc	r17, r19
    242e:	0e 94 b9 11 	call	0x2372	; 0x2372 <UART_recieveByte>
    2432:	f8 01       	movw	r30, r16
    2434:	80 83       	st	Z, r24

	/* Receive the first byte */
	Str[i] = UART_recieveByte();

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
    2436:	89 81       	ldd	r24, Y+1	; 0x01
    2438:	28 2f       	mov	r18, r24
    243a:	30 e0       	ldi	r19, 0x00	; 0
    243c:	8a 81       	ldd	r24, Y+2	; 0x02
    243e:	9b 81       	ldd	r25, Y+3	; 0x03
    2440:	fc 01       	movw	r30, r24
    2442:	e2 0f       	add	r30, r18
    2444:	f3 1f       	adc	r31, r19
    2446:	80 81       	ld	r24, Z
    2448:	83 32       	cpi	r24, 0x23	; 35
    244a:	31 f7       	brne	.-52     	; 0x2418 <UART_receiveString+0x30>
		i++;
		Str[i] = UART_recieveByte();
	}

	/* After receiving the whole string plus the '#', replace the '#' with '\0' */
	Str[i] = '\0';
    244c:	89 81       	ldd	r24, Y+1	; 0x01
    244e:	28 2f       	mov	r18, r24
    2450:	30 e0       	ldi	r19, 0x00	; 0
    2452:	8a 81       	ldd	r24, Y+2	; 0x02
    2454:	9b 81       	ldd	r25, Y+3	; 0x03
    2456:	fc 01       	movw	r30, r24
    2458:	e2 0f       	add	r30, r18
    245a:	f3 1f       	adc	r31, r19
    245c:	10 82       	st	Z, r1
}
    245e:	0f 90       	pop	r0
    2460:	0f 90       	pop	r0
    2462:	0f 90       	pop	r0
    2464:	cf 91       	pop	r28
    2466:	df 91       	pop	r29
    2468:	1f 91       	pop	r17
    246a:	0f 91       	pop	r16
    246c:	08 95       	ret

0000246e <__udivmodhi4>:
    246e:	aa 1b       	sub	r26, r26
    2470:	bb 1b       	sub	r27, r27
    2472:	51 e1       	ldi	r21, 0x11	; 17
    2474:	07 c0       	rjmp	.+14     	; 0x2484 <__udivmodhi4_ep>

00002476 <__udivmodhi4_loop>:
    2476:	aa 1f       	adc	r26, r26
    2478:	bb 1f       	adc	r27, r27
    247a:	a6 17       	cp	r26, r22
    247c:	b7 07       	cpc	r27, r23
    247e:	10 f0       	brcs	.+4      	; 0x2484 <__udivmodhi4_ep>
    2480:	a6 1b       	sub	r26, r22
    2482:	b7 0b       	sbc	r27, r23

00002484 <__udivmodhi4_ep>:
    2484:	88 1f       	adc	r24, r24
    2486:	99 1f       	adc	r25, r25
    2488:	5a 95       	dec	r21
    248a:	a9 f7       	brne	.-22     	; 0x2476 <__udivmodhi4_loop>
    248c:	80 95       	com	r24
    248e:	90 95       	com	r25
    2490:	bc 01       	movw	r22, r24
    2492:	cd 01       	movw	r24, r26
    2494:	08 95       	ret

00002496 <__udivmodsi4>:
    2496:	a1 e2       	ldi	r26, 0x21	; 33
    2498:	1a 2e       	mov	r1, r26
    249a:	aa 1b       	sub	r26, r26
    249c:	bb 1b       	sub	r27, r27
    249e:	fd 01       	movw	r30, r26
    24a0:	0d c0       	rjmp	.+26     	; 0x24bc <__udivmodsi4_ep>

000024a2 <__udivmodsi4_loop>:
    24a2:	aa 1f       	adc	r26, r26
    24a4:	bb 1f       	adc	r27, r27
    24a6:	ee 1f       	adc	r30, r30
    24a8:	ff 1f       	adc	r31, r31
    24aa:	a2 17       	cp	r26, r18
    24ac:	b3 07       	cpc	r27, r19
    24ae:	e4 07       	cpc	r30, r20
    24b0:	f5 07       	cpc	r31, r21
    24b2:	20 f0       	brcs	.+8      	; 0x24bc <__udivmodsi4_ep>
    24b4:	a2 1b       	sub	r26, r18
    24b6:	b3 0b       	sbc	r27, r19
    24b8:	e4 0b       	sbc	r30, r20
    24ba:	f5 0b       	sbc	r31, r21

000024bc <__udivmodsi4_ep>:
    24bc:	66 1f       	adc	r22, r22
    24be:	77 1f       	adc	r23, r23
    24c0:	88 1f       	adc	r24, r24
    24c2:	99 1f       	adc	r25, r25
    24c4:	1a 94       	dec	r1
    24c6:	69 f7       	brne	.-38     	; 0x24a2 <__udivmodsi4_loop>
    24c8:	60 95       	com	r22
    24ca:	70 95       	com	r23
    24cc:	80 95       	com	r24
    24ce:	90 95       	com	r25
    24d0:	9b 01       	movw	r18, r22
    24d2:	ac 01       	movw	r20, r24
    24d4:	bd 01       	movw	r22, r26
    24d6:	cf 01       	movw	r24, r30
    24d8:	08 95       	ret

000024da <__prologue_saves__>:
    24da:	2f 92       	push	r2
    24dc:	3f 92       	push	r3
    24de:	4f 92       	push	r4
    24e0:	5f 92       	push	r5
    24e2:	6f 92       	push	r6
    24e4:	7f 92       	push	r7
    24e6:	8f 92       	push	r8
    24e8:	9f 92       	push	r9
    24ea:	af 92       	push	r10
    24ec:	bf 92       	push	r11
    24ee:	cf 92       	push	r12
    24f0:	df 92       	push	r13
    24f2:	ef 92       	push	r14
    24f4:	ff 92       	push	r15
    24f6:	0f 93       	push	r16
    24f8:	1f 93       	push	r17
    24fa:	cf 93       	push	r28
    24fc:	df 93       	push	r29
    24fe:	cd b7       	in	r28, 0x3d	; 61
    2500:	de b7       	in	r29, 0x3e	; 62
    2502:	ca 1b       	sub	r28, r26
    2504:	db 0b       	sbc	r29, r27
    2506:	0f b6       	in	r0, 0x3f	; 63
    2508:	f8 94       	cli
    250a:	de bf       	out	0x3e, r29	; 62
    250c:	0f be       	out	0x3f, r0	; 63
    250e:	cd bf       	out	0x3d, r28	; 61
    2510:	09 94       	ijmp

00002512 <__epilogue_restores__>:
    2512:	2a 88       	ldd	r2, Y+18	; 0x12
    2514:	39 88       	ldd	r3, Y+17	; 0x11
    2516:	48 88       	ldd	r4, Y+16	; 0x10
    2518:	5f 84       	ldd	r5, Y+15	; 0x0f
    251a:	6e 84       	ldd	r6, Y+14	; 0x0e
    251c:	7d 84       	ldd	r7, Y+13	; 0x0d
    251e:	8c 84       	ldd	r8, Y+12	; 0x0c
    2520:	9b 84       	ldd	r9, Y+11	; 0x0b
    2522:	aa 84       	ldd	r10, Y+10	; 0x0a
    2524:	b9 84       	ldd	r11, Y+9	; 0x09
    2526:	c8 84       	ldd	r12, Y+8	; 0x08
    2528:	df 80       	ldd	r13, Y+7	; 0x07
    252a:	ee 80       	ldd	r14, Y+6	; 0x06
    252c:	fd 80       	ldd	r15, Y+5	; 0x05
    252e:	0c 81       	ldd	r16, Y+4	; 0x04
    2530:	1b 81       	ldd	r17, Y+3	; 0x03
    2532:	aa 81       	ldd	r26, Y+2	; 0x02
    2534:	b9 81       	ldd	r27, Y+1	; 0x01
    2536:	ce 0f       	add	r28, r30
    2538:	d1 1d       	adc	r29, r1
    253a:	0f b6       	in	r0, 0x3f	; 63
    253c:	f8 94       	cli
    253e:	de bf       	out	0x3e, r29	; 62
    2540:	0f be       	out	0x3f, r0	; 63
    2542:	cd bf       	out	0x3d, r28	; 61
    2544:	ed 01       	movw	r28, r26
    2546:	08 95       	ret

00002548 <_exit>:
    2548:	f8 94       	cli

0000254a <__stop_program>:
    254a:	ff cf       	rjmp	.-2      	; 0x254a <__stop_program>
