Return-Path: <linux-kernel-owner@vger.kernel.org>
Delivered-To: unknown
Received: from pop3.zju.edu.cn (61.164.42.155:110) by
  likexu-MOBL1.ccr.corp.intel.com with POP3; 15 Nov 2018 14:03:13 -0000
Received: from icoremail.net (unknown [209.85.210.180])
	by mail-app2 (Coremail) with SMTP id by_KCgDXv94QOe1bYK6YAQ--.45649S3;
	Thu, 15 Nov 2018 17:14:57 +0800 (CST)
Received: from mail-pf1-f180.google.com (unknown [209.85.210.180])
	by mx2.icoremail.net (Coremail) with SMTP id AQAAfwCXfkoPOe1bA_VCAA--.7857S3;
	Thu, 15 Nov 2018 17:14:55 +0800 (CST)
Received: by mail-pf1-f180.google.com with SMTP id h3so2843896pfg.1
        for <xuliker@zju.edu.cn>; Thu, 15 Nov 2018 01:14:55 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:delivered-to:dkim-signature:message-id:subject
         :from:to:cc:date:in-reply-to:references:user-agent:mime-version
         :content-transfer-encoding:sender:precedence:list-id;
        bh=bfX5P11OyBsAQuXqKaR63p+tI0WxZ954PtNdaT6pSjo=;
        b=tX+oK51od7aFIAPGh+6zSvbJIG+Be+RgR8G4PRFnLtSL3R7fR1NiSZmFw9rPTbpFUT
         EO8jcVtapgV84xXdxqRST0HZB6Z8eJWZC9HdwdsRo7bKrw61qopF5tMUZ6n3Mtfqn0P9
         ZhoIPDbgCfCkgzX1p7YO/XU4DAJ4frBE6eVdrLuQ2gz0eODiQu0444zaoJNDcgWf0/TQ
         NIfHTy8V26NTN+wc4So13kYaAySG/n+P3gQMTebZUG2vxZi28e2aC/yhxgk02PHUUrwm
         lvZF6xI7hq8uWCMm8DjLiopDnd6fEJsS16lVKKVXv1IYBQHK72O8EDoNkMl1ZaJf4Q8q
         xoig==
X-Gm-Message-State: AGRZ1gIjh4jqQPoOC5GNhmHqStpbjQERYYR8YG8/WebPaKTFTPGPqlvZ
	yTSRgCDOaK9OyCOH1XbsY15ojzfIieHxlWaSvTLbgiKQHkJ6izCXww==
X-Received: by 2002:a63:4044:: with SMTP id n65mr4922631pga.90.1542273295617;
        Thu, 15 Nov 2018 01:14:55 -0800 (PST)
X-Forwarded-To: xuliker@zju.edu.cn
X-Forwarded-For: liker.xu@gmail.com xuliker@zju.edu.cn
Delivered-To: liker.xu@gmail.com
Received: by 2002:a17:90a:d106:0:0:0:0 with SMTP id l6-v6csp316795pju;
        Thu, 15 Nov 2018 01:14:54 -0800 (PST)
X-Google-Smtp-Source: AJdET5e2uLNWXWj/8U4qSTfaAiVl8s5LWQNlMQ9eDgbaOowJLg/7/6JRqdUzh1hbMYPgPDG6kmRB
X-Received: by 2002:a62:4816:: with SMTP id v22-v6mr5520746pfa.233.1542273294808;
        Thu, 15 Nov 2018 01:14:54 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1542273294; cv=none;
        d=google.com; s=arc-20160816;
        b=uI71dAD0S5WD/a6KmXs2/F5MU8nEULExXQebHU2kD8kJXuttvhZPAWKSiNokMF7VdK
         oWh+tN6CnKPSXCJSXrmwgKe9U4IgA27idrJ1HzizdmFK0MNXIBo0+/BCO6CeaGwmF1z1
         GtYRS/ZMwdBoJi/14LzYJ3Gja/Jp6lRReqRD2KsFfj3xSZCuHwPSAx1VrMeEqBCGGRGd
         F4ky/Cxt2XCejm8viyYUWi8iS1hC6aWtDvygVsgJ7iL8mHcH7GdMEzFwf7aGKz1Az+s9
         M8fGUeo0UHvGPBUAdLbCrqQzI2ObjDd2ObCQyFAvyrs5RrnmV8pCs4vEq52GD6MOt5ti
         oG7w==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:content-transfer-encoding:mime-version
         :user-agent:references:in-reply-to:date:cc:to:from:subject
         :message-id:dkim-signature;
        bh=bfX5P11OyBsAQuXqKaR63p+tI0WxZ954PtNdaT6pSjo=;
        b=Ir+qmeUnWAeOereR4mdJjofIDApGJni4qWi/hNbdkxVipWCA+n3N04ii1OspyVtiGb
         g/FOu1U5CTgjXz569nXYoaVcpC8Q5JmP8HYr4B3BJEVHIyb+f33R6d3hYv/3IxB6R3PV
         2ASL7Fo4qI/HHpeEML3qttRGfvMo+sCrePFeHmSNiIIDsVlc5mLiOckSz5hyp48MrLNy
         /IbxQy2q3aFE8A3Ei+LnHebDzS/9P63YNFtWPPddPwCkv5Iy+4d+pfpHzq6+DD72cpSI
         JtqODs4xtT6Pdzl0ujdG4eeLYC8pa+syL+WcRhXjZNDDCxvsnD7iEiOzKRbvEFfDqbPu
         KnvA==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=1r27Yl+p;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id 1-v6si27798786plw.81.2018.11.15.01.14.40;
        Thu, 15 Nov 2018 01:14:54 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1732975AbeKOTVQ (ORCPT <rfc822;jroi.martin@gmail.com>
        + 99 others); Thu, 15 Nov 2018 14:21:16 -0500
Received: from mail-wm1-f67.google.com ([209.85.128.67]:52803 "EHLO
        mail-wm1-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1728887AbeKOTVP (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 15 Nov 2018 14:21:15 -0500
Received: by mail-wm1-f67.google.com with SMTP id r11-v6so17999154wmb.2
        for <linux-kernel@vger.kernel.org>; Thu, 15 Nov 2018 01:14:17 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=baylibre-com.20150623.gappssmtp.com; s=20150623;
        h=message-id:subject:from:to:cc:date:in-reply-to:references
         :user-agent:mime-version:content-transfer-encoding;
        bh=bfX5P11OyBsAQuXqKaR63p+tI0WxZ954PtNdaT6pSjo=;
        b=1r27Yl+pDmtCdxmHFCM4NpHjJp3LzO4KMAeQvrERbP3wpv2jCNdyH2OFtx/h4v+Ry0
         5lXQsWh86kKaV2cYXVTq7M0VGYciPDEr43rFrf0g8OAHydP0N3p5rpi8QDdxvgunV0rj
         V6ozm/kRtI68qUge3FRxL1OBrd+k0w27TIs8MK0W1NPELtDjbK15qHF1lrwbm/9l+xl5
         mZOOshEnw7w1BD0qIDOROLgcuBppgst5unZqhoa6xvCEKZQtGyA1K0UvJrcRwSZMg7Ec
         iIiY3ZdzA58Ml1/NoIWnVFikoIA+jrPz8SXGaFl4uYQuHIv7CoUBolKyuCjBtXlEZlWW
         bFmQ==
X-Received: by 2002:a1c:545e:: with SMTP id p30-v6mr4398441wmi.69.1542273256617;
        Thu, 15 Nov 2018 01:14:16 -0800 (PST)
Received: from boomer.baylibre.com ([2a01:e34:eeb6:4690:106b:bae3:31ed:7561])
        by smtp.gmail.com with ESMTPSA id g8-v6sm29084603wri.58.2018.11.15.01.14.15
        (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256);
        Thu, 15 Nov 2018 01:14:15 -0800 (PST)
Message-ID: <b1d223c2d2a9229cfb27275c948a7ff4b3aef93d.camel@baylibre.com>
Subject: Re: [RFC v1 3/7] clk: meson: clk-pll: check if the clock is already
 enabled
From: Jerome Brunet <jbrunet@baylibre.com>
To: Martin Blumenstingl <martin.blumenstingl@googlemail.com>,
        linux-amlogic@lists.infradead.org, linux-clk@vger.kernel.org,
        narmstrong@baylibre.com
Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org,
        mturquette@baylibre.com, sboyd@kernel.org
Date: Thu, 15 Nov 2018 10:14:13 +0100
In-Reply-To: <20181114225725.2821-4-martin.blumenstingl@googlemail.com>
References: <20181114225725.2821-1-martin.blumenstingl@googlemail.com>
         <20181114225725.2821-4-martin.blumenstingl@googlemail.com>
Content-Type: text/plain; charset="UTF-8"
User-Agent: Evolution 3.30.2 (3.30.2-2.fc29) 
Mime-Version: 1.0
Content-Transfer-Encoding: 7bit
Sender: liker.xu+caf_=xuliker=zju.edu.cn@gmail.com
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-CM-TRANSID: AQAAfwCXfkoPOe1bA_VCAA--.7857S3
Authentication-Results: mail-app2; spf=pass smtp.mail=liker.xu+caf_=xu
	liker=zju.edu.cn@gmail.com;
X-Coremail-Antispam: 1UD129KBjvJXoW7ZFyUWr1xXFyktFWDAF43Wrg_yoW8Kw1xpr
	WrXFWYkw1DXryUGr13trsrCFsxZw48ta45Wa9rG34vvwsFkFW3WFZ3tayUGa4DZrZ5CF1f
	ZFySgFs7CF4jyrDanT9S1TB71UUUUUUqnTZGkaVYY2UrUUUU0bIjqfuFe4nvWSU8nxnvy2
	9KBjDU0xBIdaVrnRJUUU9Eb7Iv0xC_Kw4lb4IE77IF4wAFF20E14v26r1j6r4UM7CIcVAF
	z4kK6r1j6r18M28lY4IEw2IIxxk0rwA2F7IY1VAKz4vEj48ve4kI8wA2z4x0Y4vE2Ix0cI
	8IcVAFwI0_Ar0_tr1l84ACjcxK6xIIjxv20xvEc7CjxVAFwI0_Cr0_Gr1UM28EF7xvwVC2
	z280aVAFwI0_GcCE3s1l84ACjcxK6I8E87Iv6xkF7I0E14v26rxl6s0DM2AIxVAIcxkEcV
	Aq07x20xvEncxIr21l5I8CrVACY4xI64kE6c02F40Ex7xfMcIj6xIIjxv20xvE14v26r10
	6r15McIj6I8E87Iv67AKxVW8JVWxJwAm72CE4IkC6x0Yz7v_Jr0_Gr1lF7xvr2IY64vIr4
	1l7I0Y6sxI4wCY1x0264kExVAvwVAq07x20xylc2xSY4AK6IIF6r4fMxkI7II2jI8vz4vE
	wIxGrwCYIxAIcVC0I7IYx2IY67AKxVW8JVW5JwCYIxAIcVC0I7IYx2IY6xkF7I0E14v26r
	4j6F4UMxvI42IY6I8E87Iv67AKxVWxJr0_GcWlcIIF0xvEx4A2jsIEc7CjxVAFwI0_Cr1j
	6rxdMxAIw28IcxkI7VAKI48JMxAIw28IcVAKzI0EY4vE52x082I5MxCjnVCjjxCrMxC20s
	026xCaFVCjc4AY6r1j6r4UMI8I3I0E5I8CrVAFwI0_Jr0_Jr4lx2IqxVCjr7xvwVAFwI0_
	JrI_JrWlx4CE17CEb7AF67AKxVWUtVW8ZwCIc40Y0x0EwIxGrwCI42IY6xAIw20EY4v20x
	vaj40_Gr0_ZrUvcSsGvfC2KfnxnUUI43ZEXa7IUO7b1UUUUUU==

On Wed, 2018-11-14 at 23:57 +0100, Martin Blumenstingl wrote:
> Since commit 6f888e7bc7bd58 ("clk: meson: clk-pll: add enable bit") our
> PLLs also support the "enable" bit. Currently meson_clk_pll_enable
> unconditionally resets the PLL, enables it, takes it out of reset and
> waits until it is locked.
> 
> This works fine for our current clock trees. However, there will be a
> problem once we allow modifications to sys_pll on Meson8, Meson8b and
> Meson8m2 (which will be required for CPU frequency scaling):
> the CPU clock is derived from the sys_pll clock. Once clk_enable is
> called on the CPU clock this will be propagated by the common clock
> framework up until the sys_pll clock. If we reset the PLL
> unconditionally in meson_clk_pll_enable the CPU will be stopped (on
> Meson8, Meson8b and Meson8m2).
> To prevent this we simply check if the PLL is already enabled and do
> reset the PLL if it's already enabled and locked.
> 
> Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
> ---
>  drivers/clk/meson/clk-pll.c | 21 +++++++++++++++++++++
>  1 file changed, 21 insertions(+)
> 
> diff --git a/drivers/clk/meson/clk-pll.c b/drivers/clk/meson/clk-pll.c
> index f5b5b3fabe3c..b46cca953f4f 100644
> --- a/drivers/clk/meson/clk-pll.c
> +++ b/drivers/clk/meson/clk-pll.c
> @@ -200,11 +200,32 @@ static void meson_clk_pll_init(struct clk_hw *hw)
>  	}
>  }
>  
> +static int meson_clk_pll_is_enabled(struct clk_hw *hw)
> +{
> +	struct clk_regmap *clk = to_clk_regmap(hw);
> +	struct meson_clk_pll_data *pll = meson_clk_pll_data(clk);
> +
> +	if (meson_parm_read(clk->map, &pll->rst))
> +		return 0;
> +
> +	if (!meson_parm_read(clk->map, &pll->en))
> +		return 0;
> +
> +	if (!meson_parm_read(clk->map, &pll->l))
> +		return 0;

Could you use an OR instead of these 3 seperate checks ?

> +
> +	return 1;
> +}
> +
>  static int meson_clk_pll_enable(struct clk_hw *hw)
>  {
>  	struct clk_regmap *clk = to_clk_regmap(hw);
>  	struct meson_clk_pll_data *pll = meson_clk_pll_data(clk);
>  
> +	/* do nothing if the PLL is already enabled */
> +	if (meson_clk_pll_is_enabled(hw))
> +		return 0;
> +
>  	/* Make sure the pll is in reset */
>  	meson_parm_write(clk->map, &pll->rst, 1);
> 
>  

With the small comment above taken care of, it makes perfect sense
and it will be valuable to other PLLs, Thx Martin !

Reviewed-by: Jerome Brunet <jbrunet@baylibre.com>

