Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr 25 14:38:42 2024
| Host         : AbhiritLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file timeMultiplexingMain_timing_summary_routed.rpt -pb timeMultiplexingMain_timing_summary_routed.pb -rpx timeMultiplexingMain_timing_summary_routed.rpx -warn_on_violation
| Design       : timeMultiplexingMain
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     146         
TIMING-20  Warning           Non-clocked latch               21          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1364)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (295)
5. checking no_input_delay (12)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1364)
---------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: mode[0] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: mode[1] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c1/value_reg[10]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c1/value_reg[11]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c1/value_reg[12]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c1/value_reg[13]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c1/value_reg[14]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c1/value_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: c1/value_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: c1/value_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c1/value_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c1/value_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c1/value_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c1/value_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c1/value_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c1/value_reg[8]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c1/value_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: c10/COUNT_reg[12]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c2/value_reg[10]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c2/value_reg[11]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c2/value_reg[12]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c2/value_reg[13]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c2/value_reg[14]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c2/value_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: c2/value_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: c2/value_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c2/value_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c2/value_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c2/value_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c2/value_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c2/value_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c2/value_reg[8]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c2/value_reg[9]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c3/value_reg[10]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c3/value_reg[11]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c3/value_reg[12]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c3/value_reg[13]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c3/value_reg[14]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c3/value_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: c3/value_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: c3/value_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c3/value_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c3/value_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c3/value_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c3/value_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c3/value_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c3/value_reg[8]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c3/value_reg[9]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c4/value_reg[10]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c4/value_reg[11]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c4/value_reg[12]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c4/value_reg[13]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c4/value_reg[14]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c4/value_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: c4/value_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: c4/value_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c4/value_reg[3]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c4/value_reg[4]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c4/value_reg[5]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c4/value_reg[6]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c4/value_reg[7]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c4/value_reg[8]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: c4/value_reg[9]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: c9/COUNT_reg[19]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (295)
--------------------------------------------------
 There are 295 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.667        0.000                      0                   33        0.252        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.667        0.000                      0                   33        0.252        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.667ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.667ns  (required time - arrival time)
  Source:                 c9/COUNT_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c9/COUNT_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.924ns (27.501%)  route 2.436ns (72.499%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    c9/clk
    SLICE_X36Y47         FDRE                                         r  c9/COUNT_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  c9/COUNT_reg[19]/Q
                         net (fo=1, routed)           0.711     6.255    slow_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.351 r  slow_clk_BUFG_inst/O
                         net (fo=145, routed)         1.725     8.075    c9/slow_clk_BUFG
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.372     8.447 r  c9/COUNT_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.447    c9/COUNT_reg[16]_i_1_n_4
    SLICE_X36Y47         FDRE                                         r  c9/COUNT_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    c9/clk
    SLICE_X36Y47         FDRE                                         r  c9/COUNT_reg[19]/C
                         clock pessimism              0.300    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.062    15.114    c9/COUNT_reg[19]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                  6.667    

Slack (MET) :             7.658ns  (required time - arrival time)
  Source:                 c9/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c9/COUNT_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.806ns (77.020%)  route 0.539ns (22.980%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    c9/clk
    SLICE_X36Y43         FDRE                                         r  c9/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c9/COUNT_reg[1]/Q
                         net (fo=1, routed)           0.539     6.081    c9/COUNT_reg_n_0_[1]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.755 r  c9/COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.755    c9/COUNT_reg[0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.869 r  c9/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.869    c9/COUNT_reg[4]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.983 r  c9/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    c9/COUNT_reg[8]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.097 r  c9/COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.097    c9/COUNT_reg[12]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.431 r  c9/COUNT_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.431    c9/COUNT_reg[16]_i_1_n_6
    SLICE_X36Y47         FDRE                                         r  c9/COUNT_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    c9/clk
    SLICE_X36Y47         FDRE                                         r  c9/COUNT_reg[17]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.062    15.089    c9/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.431    
  -------------------------------------------------------------------
                         slack                                  7.658    

Slack (MET) :             7.753ns  (required time - arrival time)
  Source:                 c9/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c9/COUNT_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 1.711ns (76.049%)  route 0.539ns (23.951%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    c9/clk
    SLICE_X36Y43         FDRE                                         r  c9/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c9/COUNT_reg[1]/Q
                         net (fo=1, routed)           0.539     6.081    c9/COUNT_reg_n_0_[1]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.755 r  c9/COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.755    c9/COUNT_reg[0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.869 r  c9/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.869    c9/COUNT_reg[4]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.983 r  c9/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    c9/COUNT_reg[8]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.097 r  c9/COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.097    c9/COUNT_reg[12]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.336 r  c9/COUNT_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.336    c9/COUNT_reg[16]_i_1_n_5
    SLICE_X36Y47         FDRE                                         r  c9/COUNT_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    c9/clk
    SLICE_X36Y47         FDRE                                         r  c9/COUNT_reg[18]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.062    15.089    c9/COUNT_reg[18]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                  7.753    

Slack (MET) :             7.769ns  (required time - arrival time)
  Source:                 c9/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c9/COUNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 1.695ns (75.878%)  route 0.539ns (24.122%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    c9/clk
    SLICE_X36Y43         FDRE                                         r  c9/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c9/COUNT_reg[1]/Q
                         net (fo=1, routed)           0.539     6.081    c9/COUNT_reg_n_0_[1]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.755 r  c9/COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.755    c9/COUNT_reg[0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.869 r  c9/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.869    c9/COUNT_reg[4]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.983 r  c9/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    c9/COUNT_reg[8]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.097 r  c9/COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.097    c9/COUNT_reg[12]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.320 r  c9/COUNT_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.320    c9/COUNT_reg[16]_i_1_n_7
    SLICE_X36Y47         FDRE                                         r  c9/COUNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    c9/clk
    SLICE_X36Y47         FDRE                                         r  c9/COUNT_reg[16]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y47         FDRE (Setup_fdre_C_D)        0.062    15.089    c9/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         15.089    
                         arrival time                          -7.320    
  -------------------------------------------------------------------
                         slack                                  7.769    

Slack (MET) :             7.771ns  (required time - arrival time)
  Source:                 c9/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c9/COUNT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 1.692ns (75.845%)  route 0.539ns (24.155%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    c9/clk
    SLICE_X36Y43         FDRE                                         r  c9/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c9/COUNT_reg[1]/Q
                         net (fo=1, routed)           0.539     6.081    c9/COUNT_reg_n_0_[1]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.755 r  c9/COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.755    c9/COUNT_reg[0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.869 r  c9/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.869    c9/COUNT_reg[4]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.983 r  c9/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    c9/COUNT_reg[8]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.317 r  c9/COUNT_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.317    c9/COUNT_reg[12]_i_1_n_6
    SLICE_X36Y46         FDRE                                         r  c9/COUNT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    c9/clk
    SLICE_X36Y46         FDRE                                         r  c9/COUNT_reg[13]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.062    15.088    c9/COUNT_reg[13]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.317    
  -------------------------------------------------------------------
                         slack                                  7.771    

Slack (MET) :             7.792ns  (required time - arrival time)
  Source:                 c9/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c9/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 1.671ns (75.616%)  route 0.539ns (24.384%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    c9/clk
    SLICE_X36Y43         FDRE                                         r  c9/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c9/COUNT_reg[1]/Q
                         net (fo=1, routed)           0.539     6.081    c9/COUNT_reg_n_0_[1]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.755 r  c9/COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.755    c9/COUNT_reg[0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.869 r  c9/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.869    c9/COUNT_reg[4]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.983 r  c9/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    c9/COUNT_reg[8]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.296 r  c9/COUNT_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.296    c9/COUNT_reg[12]_i_1_n_4
    SLICE_X36Y46         FDRE                                         r  c9/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    c9/clk
    SLICE_X36Y46         FDRE                                         r  c9/COUNT_reg[15]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.062    15.088    c9/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                  7.792    

Slack (MET) :             7.866ns  (required time - arrival time)
  Source:                 c9/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c9/COUNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 1.597ns (74.771%)  route 0.539ns (25.229%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    c9/clk
    SLICE_X36Y43         FDRE                                         r  c9/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c9/COUNT_reg[1]/Q
                         net (fo=1, routed)           0.539     6.081    c9/COUNT_reg_n_0_[1]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.755 r  c9/COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.755    c9/COUNT_reg[0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.869 r  c9/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.869    c9/COUNT_reg[4]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.983 r  c9/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    c9/COUNT_reg[8]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.222 r  c9/COUNT_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.222    c9/COUNT_reg[12]_i_1_n_5
    SLICE_X36Y46         FDRE                                         r  c9/COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    c9/clk
    SLICE_X36Y46         FDRE                                         r  c9/COUNT_reg[14]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.062    15.088    c9/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.222    
  -------------------------------------------------------------------
                         slack                                  7.866    

Slack (MET) :             7.882ns  (required time - arrival time)
  Source:                 c9/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c9/COUNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 1.581ns (74.581%)  route 0.539ns (25.419%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    c9/clk
    SLICE_X36Y43         FDRE                                         r  c9/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c9/COUNT_reg[1]/Q
                         net (fo=1, routed)           0.539     6.081    c9/COUNT_reg_n_0_[1]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.755 r  c9/COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.755    c9/COUNT_reg[0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.869 r  c9/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.869    c9/COUNT_reg[4]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.983 r  c9/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.983    c9/COUNT_reg[8]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.206 r  c9/COUNT_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.206    c9/COUNT_reg[12]_i_1_n_7
    SLICE_X36Y46         FDRE                                         r  c9/COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    c9/clk
    SLICE_X36Y46         FDRE                                         r  c9/COUNT_reg[12]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_D)        0.062    15.088    c9/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.206    
  -------------------------------------------------------------------
                         slack                                  7.882    

Slack (MET) :             7.885ns  (required time - arrival time)
  Source:                 c9/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c9/COUNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 1.578ns (74.545%)  route 0.539ns (25.455%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    c9/clk
    SLICE_X36Y43         FDRE                                         r  c9/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c9/COUNT_reg[1]/Q
                         net (fo=1, routed)           0.539     6.081    c9/COUNT_reg_n_0_[1]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.755 r  c9/COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.755    c9/COUNT_reg[0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.869 r  c9/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.869    c9/COUNT_reg[4]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.203 r  c9/COUNT_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.203    c9/COUNT_reg[8]_i_1_n_6
    SLICE_X36Y45         FDRE                                         r  c9/COUNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    c9/clk
    SLICE_X36Y45         FDRE                                         r  c9/COUNT_reg[9]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.062    15.088    c9/COUNT_reg[9]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.203    
  -------------------------------------------------------------------
                         slack                                  7.885    

Slack (MET) :             7.906ns  (required time - arrival time)
  Source:                 c9/COUNT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c9/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 1.557ns (74.290%)  route 0.539ns (25.710%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.565     5.086    c9/clk
    SLICE_X36Y43         FDRE                                         r  c9/COUNT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  c9/COUNT_reg[1]/Q
                         net (fo=1, routed)           0.539     6.081    c9/COUNT_reg_n_0_[1]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.755 r  c9/COUNT_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.755    c9/COUNT_reg[0]_i_1_n_0
    SLICE_X36Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.869 r  c9/COUNT_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.869    c9/COUNT_reg[4]_i_1_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.182 r  c9/COUNT_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.182    c9/COUNT_reg[8]_i_1_n_4
    SLICE_X36Y45         FDRE                                         r  c9/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    c9/clk
    SLICE_X36Y45         FDRE                                         r  c9/COUNT_reg[11]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y45         FDRE (Setup_fdre_C_D)        0.062    15.088    c9/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                  7.906    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 c10/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c10/COUNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.554     1.437    c10/clk
    SLICE_X47Y28         FDRE                                         r  c10/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  c10/COUNT_reg[3]/Q
                         net (fo=1, routed)           0.108     1.686    c10/COUNT_reg_n_0_[3]
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.794 r  c10/COUNT_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.794    c10/COUNT_reg[0]_i_1__0_n_4
    SLICE_X47Y28         FDRE                                         r  c10/COUNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.822     1.949    c10/clk
    SLICE_X47Y28         FDRE                                         r  c10/COUNT_reg[3]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X47Y28         FDRE (Hold_fdre_C_D)         0.105     1.542    c10/COUNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 c10/COUNT_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c10/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.556     1.439    c10/clk
    SLICE_X47Y30         FDRE                                         r  c10/COUNT_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  c10/COUNT_reg[11]/Q
                         net (fo=1, routed)           0.108     1.688    c10/COUNT_reg_n_0_[11]
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.796 r  c10/COUNT_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.796    c10/COUNT_reg[8]_i_1__0_n_4
    SLICE_X47Y30         FDRE                                         r  c10/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.824     1.951    c10/clk
    SLICE_X47Y30         FDRE                                         r  c10/COUNT_reg[11]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X47Y30         FDRE (Hold_fdre_C_D)         0.105     1.544    c10/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 c10/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c10/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.555     1.438    c10/clk
    SLICE_X47Y29         FDRE                                         r  c10/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  c10/COUNT_reg[7]/Q
                         net (fo=1, routed)           0.108     1.687    c10/COUNT_reg_n_0_[7]
    SLICE_X47Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.795 r  c10/COUNT_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.795    c10/COUNT_reg[4]_i_1__0_n_4
    SLICE_X47Y29         FDRE                                         r  c10/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.823     1.950    c10/clk
    SLICE_X47Y29         FDRE                                         r  c10/COUNT_reg[7]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X47Y29         FDRE (Hold_fdre_C_D)         0.105     1.543    c10/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 c10/COUNT_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c10/COUNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.555     1.438    c10/clk
    SLICE_X47Y29         FDRE                                         r  c10/COUNT_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  c10/COUNT_reg[4]/Q
                         net (fo=1, routed)           0.105     1.684    c10/COUNT_reg_n_0_[4]
    SLICE_X47Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.799 r  c10/COUNT_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.799    c10/COUNT_reg[4]_i_1__0_n_7
    SLICE_X47Y29         FDRE                                         r  c10/COUNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.823     1.950    c10/clk
    SLICE_X47Y29         FDRE                                         r  c10/COUNT_reg[4]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X47Y29         FDRE (Hold_fdre_C_D)         0.105     1.543    c10/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 c10/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c10/COUNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.556     1.439    c10/clk
    SLICE_X47Y30         FDRE                                         r  c10/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  c10/COUNT_reg[8]/Q
                         net (fo=1, routed)           0.105     1.685    c10/COUNT_reg_n_0_[8]
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.800 r  c10/COUNT_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.800    c10/COUNT_reg[8]_i_1__0_n_7
    SLICE_X47Y30         FDRE                                         r  c10/COUNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.824     1.951    c10/clk
    SLICE_X47Y30         FDRE                                         r  c10/COUNT_reg[8]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X47Y30         FDRE (Hold_fdre_C_D)         0.105     1.544    c10/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 c10/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c10/COUNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.554     1.437    c10/clk
    SLICE_X47Y28         FDRE                                         r  c10/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  c10/COUNT_reg[2]/Q
                         net (fo=1, routed)           0.109     1.688    c10/COUNT_reg_n_0_[2]
    SLICE_X47Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.799 r  c10/COUNT_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.799    c10/COUNT_reg[0]_i_1__0_n_5
    SLICE_X47Y28         FDRE                                         r  c10/COUNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.822     1.949    c10/clk
    SLICE_X47Y28         FDRE                                         r  c10/COUNT_reg[2]/C
                         clock pessimism             -0.512     1.437    
    SLICE_X47Y28         FDRE (Hold_fdre_C_D)         0.105     1.542    c10/COUNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 c10/COUNT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c10/COUNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.555     1.438    c10/clk
    SLICE_X47Y29         FDRE                                         r  c10/COUNT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y29         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  c10/COUNT_reg[6]/Q
                         net (fo=1, routed)           0.109     1.689    c10/COUNT_reg_n_0_[6]
    SLICE_X47Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.800 r  c10/COUNT_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.800    c10/COUNT_reg[4]_i_1__0_n_5
    SLICE_X47Y29         FDRE                                         r  c10/COUNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.823     1.950    c10/clk
    SLICE_X47Y29         FDRE                                         r  c10/COUNT_reg[6]/C
                         clock pessimism             -0.512     1.438    
    SLICE_X47Y29         FDRE (Hold_fdre_C_D)         0.105     1.543    c10/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 c10/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c10/COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.556     1.439    c10/clk
    SLICE_X47Y30         FDRE                                         r  c10/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  c10/COUNT_reg[10]/Q
                         net (fo=1, routed)           0.109     1.690    c10/COUNT_reg_n_0_[10]
    SLICE_X47Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.801 r  c10/COUNT_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.801    c10/COUNT_reg[8]_i_1__0_n_5
    SLICE_X47Y30         FDRE                                         r  c10/COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.824     1.951    c10/clk
    SLICE_X47Y30         FDRE                                         r  c10/COUNT_reg[10]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X47Y30         FDRE (Hold_fdre_C_D)         0.105     1.544    c10/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 c10/COUNT_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c10/COUNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.557     1.440    c10/clk
    SLICE_X47Y31         FDRE                                         r  c10/COUNT_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  c10/COUNT_reg[12]/Q
                         net (fo=3, routed)           0.114     1.695    c10/O30
    SLICE_X47Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.810 r  c10/COUNT_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.810    c10/COUNT_reg[12]_i_1__0_n_7
    SLICE_X47Y31         FDRE                                         r  c10/COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.825     1.952    c10/clk
    SLICE_X47Y31         FDRE                                         r  c10/COUNT_reg[12]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X47Y31         FDRE (Hold_fdre_C_D)         0.105     1.545    c10/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 c9/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c9/COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    c9/clk
    SLICE_X36Y45         FDRE                                         r  c9/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  c9/COUNT_reg[10]/Q
                         net (fo=1, routed)           0.121     1.709    c9/COUNT_reg_n_0_[10]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  c9/COUNT_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    c9/COUNT_reg[8]_i_1_n_5
    SLICE_X36Y45         FDRE                                         r  c9/COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    c9/clk
    SLICE_X36Y45         FDRE                                         r  c9/COUNT_reg[10]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    c9/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y28   c10/COUNT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y30   c10/COUNT_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y30   c10/COUNT_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y31   c10/COUNT_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y28   c10/COUNT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y28   c10/COUNT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y28   c10/COUNT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y29   c10/COUNT_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y29   c10/COUNT_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y28   c10/COUNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y28   c10/COUNT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y30   c10/COUNT_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y30   c10/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y30   c10/COUNT_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y30   c10/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y31   c10/COUNT_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y31   c10/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y28   c10/COUNT_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y28   c10/COUNT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y28   c10/COUNT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y28   c10/COUNT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y30   c10/COUNT_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y30   c10/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y30   c10/COUNT_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y30   c10/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y31   c10/COUNT_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y31   c10/COUNT_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y28   c10/COUNT_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y28   c10/COUNT_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           323 Endpoints
Min Delay           323 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            sseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.055ns  (logic 6.203ns (26.905%)  route 16.852ns (73.095%))
  Logic Levels:           12  (IBUF=1 LUT4=1 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  mode_IBUF[1]_inst/O
                         net (fo=16, routed)          3.780     5.232    c3/mode_IBUF[1]
    SLICE_X33Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.356 r  c3/led_OBUF[12]_inst_i_1/O
                         net (fo=7, routed)           1.910     7.266    c3/led_OBUF[12]
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.390 r  c3/r_reg[6]_i_37/O
                         net (fo=11, routed)          0.890     8.280    c3/p_0_in[9]
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.124     8.404 r  c3/r_reg[6]_i_32/O
                         net (fo=7, routed)           1.548     9.952    c3/p_0_in[8]
    SLICE_X40Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.076 r  c3/r_reg[6]_i_21/O
                         net (fo=7, routed)           0.880    10.956    c3/p_0_in[6]
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.080 r  c3/r_reg[6]_i_10__0/O
                         net (fo=9, routed)           0.994    12.074    c3/r_reg[6]_i_10__0_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.198 r  c3/r_reg[6]_i_11__0/O
                         net (fo=7, routed)           1.102    13.300    c3/x1[3]
    SLICE_X41Y32         LUT6 (Prop_lut6_I3_O)        0.124    13.424 r  c3/r_reg[6]_i_3__1/O
                         net (fo=13, routed)          1.172    14.596    c3/x1[1]
    SLICE_X42Y32         LUT6 (Prop_lut6_I3_O)        0.124    14.720 r  c3/r_reg[6]_i_6/O
                         net (fo=15, routed)          1.268    15.988    c3/x1[0]
    SLICE_X45Y33         LUT4 (Prop_lut4_I2_O)        0.124    16.112 r  c3/sseg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.818    16.930    c11/sseg[6]_1
    SLICE_X46Y32         LUT6 (Prop_lut6_I2_O)        0.124    17.054 r  c11/sseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.490    19.544    sseg_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    23.055 r  sseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    23.055    sseg[6]
    W7                                                                r  sseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            sseg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.031ns  (logic 6.440ns (27.963%)  route 16.590ns (72.037%))
  Logic Levels:           12  (IBUF=1 LUT4=1 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  mode_IBUF[1]_inst/O
                         net (fo=16, routed)          3.780     5.232    c3/mode_IBUF[1]
    SLICE_X33Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.356 r  c3/led_OBUF[12]_inst_i_1/O
                         net (fo=7, routed)           1.910     7.266    c3/led_OBUF[12]
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.390 r  c3/r_reg[6]_i_37/O
                         net (fo=11, routed)          0.890     8.280    c3/p_0_in[9]
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.124     8.404 r  c3/r_reg[6]_i_32/O
                         net (fo=7, routed)           1.548     9.952    c3/p_0_in[8]
    SLICE_X40Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.076 r  c3/r_reg[6]_i_21/O
                         net (fo=7, routed)           0.880    10.956    c3/p_0_in[6]
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.080 r  c3/r_reg[6]_i_10__0/O
                         net (fo=9, routed)           0.994    12.074    c3/r_reg[6]_i_10__0_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.198 r  c3/r_reg[6]_i_11__0/O
                         net (fo=7, routed)           1.102    13.300    c3/x1[3]
    SLICE_X41Y32         LUT6 (Prop_lut6_I3_O)        0.124    13.424 r  c3/r_reg[6]_i_3__1/O
                         net (fo=13, routed)          1.172    14.596    c3/x1[1]
    SLICE_X42Y32         LUT6 (Prop_lut6_I3_O)        0.124    14.720 r  c3/r_reg[6]_i_6/O
                         net (fo=15, routed)          0.934    15.654    c3/x1[0]
    SLICE_X44Y32         LUT4 (Prop_lut4_I3_O)        0.150    15.804 r  c3/sseg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.557    16.361    c11/sseg[2]
    SLICE_X45Y31         LUT6 (Prop_lut6_I2_O)        0.326    16.687 r  c11/sseg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.824    19.511    sseg_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    23.031 r  sseg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    23.031    sseg[2]
    U5                                                                r  sseg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            sseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.794ns  (logic 6.228ns (27.322%)  route 16.566ns (72.678%))
  Logic Levels:           12  (IBUF=1 LUT4=1 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  mode_IBUF[1]_inst/O
                         net (fo=16, routed)          3.780     5.232    c3/mode_IBUF[1]
    SLICE_X33Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.356 r  c3/led_OBUF[12]_inst_i_1/O
                         net (fo=7, routed)           1.910     7.266    c3/led_OBUF[12]
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.390 r  c3/r_reg[6]_i_37/O
                         net (fo=11, routed)          0.890     8.280    c3/p_0_in[9]
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.124     8.404 r  c3/r_reg[6]_i_32/O
                         net (fo=7, routed)           1.548     9.952    c3/p_0_in[8]
    SLICE_X40Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.076 r  c3/r_reg[6]_i_21/O
                         net (fo=7, routed)           0.880    10.956    c3/p_0_in[6]
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.080 r  c3/r_reg[6]_i_10__0/O
                         net (fo=9, routed)           0.994    12.074    c3/r_reg[6]_i_10__0_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.198 r  c3/r_reg[6]_i_11__0/O
                         net (fo=7, routed)           1.102    13.300    c3/x1[3]
    SLICE_X41Y32         LUT6 (Prop_lut6_I3_O)        0.124    13.424 r  c3/r_reg[6]_i_3__1/O
                         net (fo=13, routed)          1.012    14.436    c3/x1[1]
    SLICE_X42Y33         LUT6 (Prop_lut6_I5_O)        0.124    14.560 r  c3/sseg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.970    15.530    c3/sseg_OBUF[6]_inst_i_4_n_0
    SLICE_X45Y32         LUT4 (Prop_lut4_I0_O)        0.124    15.654 r  c3/sseg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.665    16.319    c11/sseg[3]
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.124    16.443 r  c11/sseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.815    19.259    sseg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    22.794 r  sseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.794    sseg[3]
    V8                                                                r  sseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            sseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.778ns  (logic 6.227ns (27.340%)  route 16.550ns (72.660%))
  Logic Levels:           12  (IBUF=1 LUT4=1 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  mode_IBUF[1]_inst/O
                         net (fo=16, routed)          3.780     5.232    c3/mode_IBUF[1]
    SLICE_X33Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.356 r  c3/led_OBUF[12]_inst_i_1/O
                         net (fo=7, routed)           1.910     7.266    c3/led_OBUF[12]
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.390 r  c3/r_reg[6]_i_37/O
                         net (fo=11, routed)          0.890     8.280    c3/p_0_in[9]
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.124     8.404 r  c3/r_reg[6]_i_32/O
                         net (fo=7, routed)           1.548     9.952    c3/p_0_in[8]
    SLICE_X40Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.076 r  c3/r_reg[6]_i_21/O
                         net (fo=7, routed)           0.880    10.956    c3/p_0_in[6]
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.080 r  c3/r_reg[6]_i_10__0/O
                         net (fo=9, routed)           0.994    12.074    c3/r_reg[6]_i_10__0_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.198 r  c3/r_reg[6]_i_11__0/O
                         net (fo=7, routed)           1.102    13.300    c3/x1[3]
    SLICE_X41Y32         LUT6 (Prop_lut6_I3_O)        0.124    13.424 f  c3/r_reg[6]_i_3__1/O
                         net (fo=13, routed)          1.172    14.596    c3/x1[1]
    SLICE_X42Y32         LUT6 (Prop_lut6_I3_O)        0.124    14.720 f  c3/r_reg[6]_i_6/O
                         net (fo=15, routed)          0.926    15.646    c3/x1[0]
    SLICE_X44Y32         LUT4 (Prop_lut4_I3_O)        0.124    15.770 r  c3/sseg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.719    16.489    c11/sseg[4]
    SLICE_X44Y31         LUT6 (Prop_lut6_I2_O)        0.124    16.613 r  c11/sseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.629    19.242    sseg_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    22.778 r  sseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    22.778    sseg[4]
    U8                                                                r  sseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            sseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.731ns  (logic 6.457ns (28.408%)  route 16.273ns (71.592%))
  Logic Levels:           12  (IBUF=1 LUT4=1 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  mode_IBUF[1]_inst/O
                         net (fo=16, routed)          3.780     5.232    c3/mode_IBUF[1]
    SLICE_X33Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.356 r  c3/led_OBUF[12]_inst_i_1/O
                         net (fo=7, routed)           1.910     7.266    c3/led_OBUF[12]
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.390 r  c3/r_reg[6]_i_37/O
                         net (fo=11, routed)          0.890     8.280    c3/p_0_in[9]
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.124     8.404 r  c3/r_reg[6]_i_32/O
                         net (fo=7, routed)           1.548     9.952    c3/p_0_in[8]
    SLICE_X40Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.076 r  c3/r_reg[6]_i_21/O
                         net (fo=7, routed)           0.880    10.956    c3/p_0_in[6]
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.080 r  c3/r_reg[6]_i_10__0/O
                         net (fo=9, routed)           0.994    12.074    c3/r_reg[6]_i_10__0_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.198 r  c3/r_reg[6]_i_11__0/O
                         net (fo=7, routed)           1.102    13.300    c3/x1[3]
    SLICE_X41Y32         LUT6 (Prop_lut6_I3_O)        0.124    13.424 r  c3/r_reg[6]_i_3__1/O
                         net (fo=13, routed)          1.172    14.596    c3/x1[1]
    SLICE_X42Y32         LUT6 (Prop_lut6_I3_O)        0.124    14.720 r  c3/r_reg[6]_i_6/O
                         net (fo=15, routed)          0.926    15.646    c3/x1[0]
    SLICE_X44Y32         LUT4 (Prop_lut4_I3_O)        0.152    15.798 r  c3/sseg_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.306    16.105    c11/sseg[5]
    SLICE_X46Y32         LUT6 (Prop_lut6_I2_O)        0.332    16.437 r  c11/sseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.765    19.201    sseg_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    22.731 r  sseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    22.731    sseg[5]
    W6                                                                r  sseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            sseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.716ns  (logic 6.454ns (28.410%)  route 16.262ns (71.590%))
  Logic Levels:           12  (IBUF=1 LUT4=1 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  mode_IBUF[1]_inst/O
                         net (fo=16, routed)          3.780     5.232    c3/mode_IBUF[1]
    SLICE_X33Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.356 r  c3/led_OBUF[12]_inst_i_1/O
                         net (fo=7, routed)           1.910     7.266    c3/led_OBUF[12]
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.390 r  c3/r_reg[6]_i_37/O
                         net (fo=11, routed)          0.890     8.280    c3/p_0_in[9]
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.124     8.404 r  c3/r_reg[6]_i_32/O
                         net (fo=7, routed)           1.548     9.952    c3/p_0_in[8]
    SLICE_X40Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.076 r  c3/r_reg[6]_i_21/O
                         net (fo=7, routed)           0.880    10.956    c3/p_0_in[6]
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.080 r  c3/r_reg[6]_i_10__0/O
                         net (fo=9, routed)           0.994    12.074    c3/r_reg[6]_i_10__0_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.198 r  c3/r_reg[6]_i_11__0/O
                         net (fo=7, routed)           1.102    13.300    c3/x1[3]
    SLICE_X41Y32         LUT6 (Prop_lut6_I3_O)        0.124    13.424 r  c3/r_reg[6]_i_3__1/O
                         net (fo=13, routed)          1.012    14.436    c3/x1[1]
    SLICE_X42Y33         LUT6 (Prop_lut6_I5_O)        0.124    14.560 f  c3/sseg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.970    15.530    c3/sseg_OBUF[6]_inst_i_4_n_0
    SLICE_X45Y32         LUT4 (Prop_lut4_I1_O)        0.152    15.682 r  c3/sseg_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.154    15.837    c11/sseg[0]
    SLICE_X45Y32         LUT6 (Prop_lut6_I2_O)        0.326    16.163 r  c11/sseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.022    19.185    sseg_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    22.716 r  sseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.716    sseg[0]
    U7                                                                r  sseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            sseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.529ns  (logic 6.197ns (27.505%)  route 16.333ns (72.495%))
  Logic Levels:           12  (IBUF=1 LUT4=1 LUT6=9 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  mode_IBUF[1]_inst/O
                         net (fo=16, routed)          3.780     5.232    c3/mode_IBUF[1]
    SLICE_X33Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.356 r  c3/led_OBUF[12]_inst_i_1/O
                         net (fo=7, routed)           1.910     7.266    c3/led_OBUF[12]
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.390 r  c3/r_reg[6]_i_37/O
                         net (fo=11, routed)          0.890     8.280    c3/p_0_in[9]
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.124     8.404 r  c3/r_reg[6]_i_32/O
                         net (fo=7, routed)           1.548     9.952    c3/p_0_in[8]
    SLICE_X40Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.076 r  c3/r_reg[6]_i_21/O
                         net (fo=7, routed)           0.880    10.956    c3/p_0_in[6]
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.080 r  c3/r_reg[6]_i_10__0/O
                         net (fo=9, routed)           0.994    12.074    c3/r_reg[6]_i_10__0_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.198 r  c3/r_reg[6]_i_11__0/O
                         net (fo=7, routed)           1.102    13.300    c3/x1[3]
    SLICE_X41Y32         LUT6 (Prop_lut6_I3_O)        0.124    13.424 r  c3/r_reg[6]_i_3__1/O
                         net (fo=13, routed)          1.172    14.596    c3/x1[1]
    SLICE_X42Y32         LUT6 (Prop_lut6_I3_O)        0.124    14.720 r  c3/r_reg[6]_i_6/O
                         net (fo=15, routed)          0.934    15.654    c3/x1[0]
    SLICE_X44Y32         LUT4 (Prop_lut4_I1_O)        0.124    15.778 r  c3/sseg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.303    16.081    c11/sseg[1]
    SLICE_X44Y31         LUT6 (Prop_lut6_I2_O)        0.124    16.205 r  c11/sseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.820    19.025    sseg_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    22.529 r  sseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.529    sseg[1]
    V5                                                                r  sseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            c7/r_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.286ns  (logic 2.568ns (15.770%)  route 13.717ns (84.230%))
  Logic Levels:           10  (IBUF=1 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  mode_IBUF[1]_inst/O
                         net (fo=16, routed)          3.780     5.232    c3/mode_IBUF[1]
    SLICE_X33Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.356 r  c3/led_OBUF[12]_inst_i_1/O
                         net (fo=7, routed)           1.910     7.266    c3/led_OBUF[12]
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.390 r  c3/r_reg[6]_i_37/O
                         net (fo=11, routed)          0.890     8.280    c3/p_0_in[9]
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.124     8.404 r  c3/r_reg[6]_i_32/O
                         net (fo=7, routed)           1.548     9.952    c3/p_0_in[8]
    SLICE_X40Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.076 r  c3/r_reg[6]_i_21/O
                         net (fo=7, routed)           0.880    10.956    c3/p_0_in[6]
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.080 r  c3/r_reg[6]_i_10__0/O
                         net (fo=9, routed)           0.994    12.074    c3/r_reg[6]_i_10__0_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.198 r  c3/r_reg[6]_i_11__0/O
                         net (fo=7, routed)           1.102    13.300    c3/x1[3]
    SLICE_X41Y32         LUT6 (Prop_lut6_I3_O)        0.124    13.424 r  c3/r_reg[6]_i_3__1/O
                         net (fo=13, routed)          1.172    14.596    c3/x1[1]
    SLICE_X42Y32         LUT6 (Prop_lut6_I3_O)        0.124    14.720 r  c3/r_reg[6]_i_6/O
                         net (fo=15, routed)          0.964    15.684    c3/x1[0]
    SLICE_X42Y32         LUT6 (Prop_lut6_I0_O)        0.124    15.808 r  c3/r_reg[4]_i_1__1/O
                         net (fo=1, routed)           0.478    16.286    c7/D[4]
    SLICE_X44Y32         LDCE                                         r  c7/r_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            c7/r_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.283ns  (logic 2.568ns (15.772%)  route 13.715ns (84.228%))
  Logic Levels:           10  (IBUF=1 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  mode_IBUF[1]_inst/O
                         net (fo=16, routed)          3.780     5.232    c3/mode_IBUF[1]
    SLICE_X33Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.356 r  c3/led_OBUF[12]_inst_i_1/O
                         net (fo=7, routed)           1.910     7.266    c3/led_OBUF[12]
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.390 r  c3/r_reg[6]_i_37/O
                         net (fo=11, routed)          0.890     8.280    c3/p_0_in[9]
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.124     8.404 r  c3/r_reg[6]_i_32/O
                         net (fo=7, routed)           1.548     9.952    c3/p_0_in[8]
    SLICE_X40Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.076 r  c3/r_reg[6]_i_21/O
                         net (fo=7, routed)           0.880    10.956    c3/p_0_in[6]
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.080 r  c3/r_reg[6]_i_10__0/O
                         net (fo=9, routed)           0.994    12.074    c3/r_reg[6]_i_10__0_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.198 r  c3/r_reg[6]_i_11__0/O
                         net (fo=7, routed)           1.102    13.300    c3/x1[3]
    SLICE_X41Y32         LUT6 (Prop_lut6_I3_O)        0.124    13.424 r  c3/r_reg[6]_i_3__1/O
                         net (fo=13, routed)          1.172    14.596    c3/x1[1]
    SLICE_X42Y32         LUT6 (Prop_lut6_I3_O)        0.124    14.720 r  c3/r_reg[6]_i_6/O
                         net (fo=15, routed)          1.103    15.823    c3/x1[0]
    SLICE_X44Y33         LUT6 (Prop_lut6_I1_O)        0.124    15.947 r  c3/r_reg[0]_i_1__1/O
                         net (fo=1, routed)           0.336    16.283    c7/D[0]
    SLICE_X44Y32         LDCE                                         r  c7/r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mode[1]
                            (input port)
  Destination:            c7/r_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.275ns  (logic 2.568ns (15.780%)  route 13.707ns (84.220%))
  Logic Levels:           10  (IBUF=1 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  mode[1] (IN)
                         net (fo=0)                   0.000     0.000    mode[1]
    T3                   IBUF (Prop_ibuf_I_O)         1.452     1.452 r  mode_IBUF[1]_inst/O
                         net (fo=16, routed)          3.780     5.232    c3/mode_IBUF[1]
    SLICE_X33Y13         LUT6 (Prop_lut6_I3_O)        0.124     5.356 r  c3/led_OBUF[12]_inst_i_1/O
                         net (fo=7, routed)           1.910     7.266    c3/led_OBUF[12]
    SLICE_X38Y31         LUT6 (Prop_lut6_I4_O)        0.124     7.390 r  c3/r_reg[6]_i_37/O
                         net (fo=11, routed)          0.890     8.280    c3/p_0_in[9]
    SLICE_X38Y31         LUT6 (Prop_lut6_I3_O)        0.124     8.404 r  c3/r_reg[6]_i_32/O
                         net (fo=7, routed)           1.548     9.952    c3/p_0_in[8]
    SLICE_X40Y33         LUT6 (Prop_lut6_I2_O)        0.124    10.076 r  c3/r_reg[6]_i_21/O
                         net (fo=7, routed)           0.880    10.956    c3/p_0_in[6]
    SLICE_X40Y32         LUT6 (Prop_lut6_I2_O)        0.124    11.080 r  c3/r_reg[6]_i_10__0/O
                         net (fo=9, routed)           0.994    12.074    c3/r_reg[6]_i_10__0_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I5_O)        0.124    12.198 r  c3/r_reg[6]_i_11__0/O
                         net (fo=7, routed)           1.102    13.300    c3/x1[3]
    SLICE_X41Y32         LUT6 (Prop_lut6_I3_O)        0.124    13.424 r  c3/r_reg[6]_i_3__1/O
                         net (fo=13, routed)          1.172    14.596    c3/x1[1]
    SLICE_X42Y32         LUT6 (Prop_lut6_I3_O)        0.124    14.720 r  c3/r_reg[6]_i_6/O
                         net (fo=15, routed)          1.099    15.819    c3/x1[0]
    SLICE_X44Y32         LUT6 (Prop_lut6_I5_O)        0.124    15.943 r  c3/r_reg[1]_i_1__1/O
                         net (fo=1, routed)           0.332    16.275    c7/D[1]
    SLICE_X44Y32         LDCE                                         r  c7/r_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c2/count_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c2/value_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.681%)  route 0.130ns (50.319%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y12         FDRE                         0.000     0.000 r  c2/count_reg[15]/C
    SLICE_X31Y12         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  c2/count_reg[15]/Q
                         net (fo=4, routed)           0.130     0.258    c2/count_reg_n_0_[15]
    SLICE_X31Y13         FDRE                                         r  c2/value_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c4/count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c4/value_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.670%)  route 0.137ns (49.330%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y10         FDRE                         0.000     0.000 r  c4/count_reg[2]/C
    SLICE_X29Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  c4/count_reg[2]/Q
                         net (fo=4, routed)           0.137     0.278    c4/count_reg_n_0_[2]
    SLICE_X30Y9          FDRE                                         r  c4/value_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/count_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            c2/value_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.438%)  route 0.144ns (50.562%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDSE                         0.000     0.000 r  c2/count_reg[2]/C
    SLICE_X33Y10         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  c2/count_reg[2]/Q
                         net (fo=4, routed)           0.144     0.285    c2/count_reg_n_0_[2]
    SLICE_X32Y9          FDRE                                         r  c2/value_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c3/count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c3/value_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.141ns (47.727%)  route 0.154ns (52.273%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDRE                         0.000     0.000 r  c3/count_reg[6]/C
    SLICE_X35Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  c3/count_reg[6]/Q
                         net (fo=4, routed)           0.154     0.295    c3/count[6]
    SLICE_X32Y8          FDRE                                         r  c3/value_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c2/state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.209ns (69.158%)  route 0.093ns (30.842%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE                         0.000     0.000 r  c2/next_state_reg[0]/C
    SLICE_X34Y11         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  c2/next_state_reg[0]/Q
                         net (fo=2, routed)           0.093     0.257    c2/next_state_reg_n_0_[0]
    SLICE_X35Y11         LUT5 (Prop_lut5_I4_O)        0.045     0.302 r  c2/state[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.302    c2/next_state[0]
    SLICE_X35Y11         FDRE                                         r  c2/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c2/value_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.141ns (44.865%)  route 0.173ns (55.135%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y10         FDRE                         0.000     0.000 r  c2/count_reg[5]/C
    SLICE_X33Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  c2/count_reg[5]/Q
                         net (fo=4, routed)           0.173     0.314    c2/count_reg_n_0_[5]
    SLICE_X34Y10         FDRE                                         r  c2/value_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/next_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c1/state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.186ns (59.004%)  route 0.129ns (40.996%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE                         0.000     0.000 r  c1/next_state_reg[1]/C
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  c1/next_state_reg[1]/Q
                         net (fo=2, routed)           0.129     0.270    c1/next_state_reg_n_0_[1]
    SLICE_X36Y12         LUT5 (Prop_lut5_I4_O)        0.045     0.315 r  c1/state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.315    c1/state[1]_i_1__0_n_0
    SLICE_X36Y12         FDRE                                         r  c1/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c4/count_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c4/value_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.128ns (39.984%)  route 0.192ns (60.016%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y12         FDRE                         0.000     0.000 r  c4/count_reg[12]/C
    SLICE_X28Y12         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  c4/count_reg[12]/Q
                         net (fo=4, routed)           0.192     0.320    c4/count_reg_n_0_[12]
    SLICE_X30Y13         FDRE                                         r  c4/value_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/count_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c1/value_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.128ns (39.715%)  route 0.194ns (60.285%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y16         FDRE                         0.000     0.000 r  c1/count_reg[13]/C
    SLICE_X35Y16         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  c1/count_reg[13]/Q
                         net (fo=4, routed)           0.194     0.322    c1/count[13]
    SLICE_X32Y16         FDRE                                         r  c1/value_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c3/count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            c3/value_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.141ns (42.613%)  route 0.190ns (57.387%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y8          FDRE                         0.000     0.000 r  c3/count_reg[5]/C
    SLICE_X35Y8          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  c3/count_reg[5]/Q
                         net (fo=4, routed)           0.190     0.331    c3/count[5]
    SLICE_X34Y10         FDRE                                         r  c3/value_reg[5]/D
  -------------------------------------------------------------------    -------------------





