IP Upgrade report for CPEN391_Project
Sun Jan 20 13:06:31 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. Failed Upgrade IP Components
  5. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------+
; IP Upgrade Summary                                                         ;
+------------------------------+---------------------------------------------+
; IP Components Upgrade Status ; Passed - Sun Jan 20 13:06:31 2019           ;
; Quartus Prime Version        ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                ; CPEN391_Project                             ;
; Top-level Entity Name        ; MyComputer_Verilog                          ;
; Family                       ; Cyclone V                                   ;
+------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                  ;
+---------------+----------------+---------+----------------------+----------------------+-------------------+---------+
; Entity Name   ; Component Name ; Version ; Original Source File ; Generation File Path ; New Source File   ; Message ;
+---------------+----------------+---------+----------------------+----------------------+-------------------+---------+
; VGA_CLOCK_GEN ; altera_pll     ; 15.0    ; VGA_CLOCK_GEN.qip    ; VGA_CLOCK_GEN.vhd    ; VGA_CLOCK_GEN.qip ;         ;
+---------------+----------------+---------+----------------------+----------------------+-------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Failed Upgrade IP Components                                                                                                                                                                             ;
+------------------+----------------+---------+-------------------------------------------------+-----------------------+-----------------+----------------------------------------------------------------+
; Entity Name      ; Component Name ; Version ; Original Source File                            ; Generation File Path  ; New Source File ; Message                                                        ;
+------------------+----------------+---------+-------------------------------------------------+-----------------------+-----------------+----------------------------------------------------------------+
; CPEN391_Computer ; Qsys           ; 15.0    ; CPEN391_Computer/synthesis/CPEN391_Computer.qip ; CPEN391_Computer.qsys ;                 ; Error upgrading Platform Designer file "CPEN391_Computer.qsys" ;
+------------------+----------------+---------+-------------------------------------------------+-----------------------+-----------------+----------------------------------------------------------------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "VGA_CLOCK_GEN.vhd" to "VGA_CLOCK_GEN.BAK.vhd"
Info (11837): Started upgrading IP component altera_pll with file "VGA_CLOCK_GEN.vhd"
Info (11902): Backing up file "CPEN391_Computer.qsys" to "CPEN391_Computer.BAK.qsys"
Info (11902): Backing up file "CPEN391_Computer/synthesis/CPEN391_Computer.v" to "CPEN391_Computer.BAK.v"
Info (11837): Started upgrading IP component Qsys with file "CPEN391_Computer.qsys"
Info: 2019.01.20.13:03:20 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2019.01.20.13:03:20 Info: Finished upgrading the ip cores
Info: 2019.01.20.13:03:42 Info: Saving generation log to C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer
Info: 2019.01.20.13:03:42 Info: Starting: Create simulation model
Info: 2019.01.20.13:03:42 Info: qsys-generate "C:\Users\ameli\Documents\SCHOOL\THIRD_YEAR\CPEN391\CPEN391_Computer (Verilog) UART - For 391 Students\CPEN391_Computer.qsys" --simulation=VERILOG --allow-mixed-language-simulation --output-directory="C:\Users\ameli\Documents\SCHOOL\THIRD_YEAR\CPEN391\CPEN391_Computer (Verilog) UART - For 391 Students\CPEN391_Computer\simulation" --family="Cyclone V" --part=5CSEMA5F31C6
Info: 2019.01.20.13:03:42 Info: Loading CPEN391_Computer (Verilog) UART - For 391 Students
Info: 2019.01.20.13:03:42 Info: Reading input file
Info: 2019.01.20.13:03:42 Info: Adding ARM_A9_HPS [altera_hps 18.1]
Info: 2019.01.20.13:03:42 Info: Parameterizing module ARM_A9_HPS
Info: 2019.01.20.13:03:42 Info: Adding HEX0_1 [altera_avalon_pio 18.1]
Info: 2019.01.20.13:03:42 Info: Parameterizing module HEX0_1
Info: 2019.01.20.13:03:42 Info: Adding HEX2_3 [altera_avalon_pio 18.1]
Info: 2019.01.20.13:03:42 Info: Parameterizing module HEX2_3
Info: 2019.01.20.13:03:42 Info: Adding HEX4_5 [altera_avalon_pio 18.1]
Info: 2019.01.20.13:03:42 Info: Parameterizing module HEX4_5
Info: 2019.01.20.13:03:42 Info: Adding IO_Bridge [altera_up_avalon_to_external_bus_bridge 18.0]
Info: 2019.01.20.13:03:42 Info: Parameterizing module IO_Bridge
Info: 2019.01.20.13:03:42 Info: Adding Interval_Timer [altera_avalon_timer 18.1]
Info: 2019.01.20.13:03:42 Info: Parameterizing module Interval_Timer
Info: 2019.01.20.13:03:42 Info: Adding JTAG_To_FPGA_Bridge [altera_jtag_avalon_master 18.1]
Info: 2019.01.20.13:03:42 Info: Parameterizing module JTAG_To_FPGA_Bridge
Info: 2019.01.20.13:03:42 Info: Adding JTAG_To_HPS_Bridge [altera_jtag_avalon_master 18.1]
Info: 2019.01.20.13:03:42 Info: Parameterizing module JTAG_To_HPS_Bridge
Info: 2019.01.20.13:03:42 Info: Adding JTAG_UART_for_ARM_0 [altera_avalon_jtag_uart 18.1]
Info: 2019.01.20.13:03:42 Info: Parameterizing module JTAG_UART_for_ARM_0
Info: 2019.01.20.13:03:42 Info: Adding JTAG_UART_for_ARM_1 [altera_avalon_jtag_uart 18.1]
Info: 2019.01.20.13:03:42 Info: Parameterizing module JTAG_UART_for_ARM_1
Info: 2019.01.20.13:03:42 Info: Adding LCD_0 [altera_avalon_pio 18.1]
Info: 2019.01.20.13:03:42 Info: Parameterizing module LCD_0
Info: 2019.01.20.13:03:42 Info: Adding LEDS [altera_avalon_pio 18.1]
Info: 2019.01.20.13:03:42 Info: Parameterizing module LEDS
Info: 2019.01.20.13:03:42 Info: Adding Onchip_SRAM [altera_avalon_onchip_memory2 18.1]
Info: 2019.01.20.13:03:42 Info: Parameterizing module Onchip_SRAM
Info: 2019.01.20.13:03:42 Info: Adding PushButtons [altera_avalon_pio 18.1]
Info: 2019.01.20.13:03:42 Info: Parameterizing module PushButtons
Info: 2019.01.20.13:03:42 Info: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Info: 2019.01.20.13:03:42 Info: Parameterizing module SDRAM
Info: 2019.01.20.13:03:42 Info: Adding Slider_Switches [altera_avalon_pio 18.1]
Info: 2019.01.20.13:03:42 Info: Parameterizing module Slider_Switches
Info: 2019.01.20.13:03:42 Info: Adding SysID [altera_avalon_sysid_qsys 18.1]
Info: 2019.01.20.13:03:42 Info: Parameterizing module SysID
Info: 2019.01.20.13:03:42 Info: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Info: 2019.01.20.13:03:42 Info: Parameterizing module System_PLL
Info: 2019.01.20.13:03:42 Info: Adding bit_flipper_0 [bit_flipper 1.0]
Info: 2019.01.20.13:03:42 Info: Parameterizing module bit_flipper_0
Info: 2019.01.20.13:03:42 Info: Building connections
Info: 2019.01.20.13:03:42 Info: Parameterizing connections
Info: 2019.01.20.13:03:42 Info: Validating
Info: 2019.01.20.13:03:50 Info: Done reading input file
Info: 2019.01.20.13:03:53 Info: CPEN391_Computer.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: 2019.01.20.13:03:53 Info: CPEN391_Computer.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2019.01.20.13:03:53 Warning: CPEN391_Computer.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: 2019.01.20.13:03:53 Warning: CPEN391_Computer.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2019.01.20.13:03:53 Info: CPEN391_Computer.JTAG_UART_for_ARM_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2019.01.20.13:03:53 Info: CPEN391_Computer.JTAG_UART_for_ARM_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2019.01.20.13:03:53 Info: CPEN391_Computer.LCD_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2019.01.20.13:03:53 Info: CPEN391_Computer.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: 2019.01.20.13:03:53 Info: CPEN391_Computer.Slider_Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2019.01.20.13:03:53 Info: CPEN391_Computer.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2019.01.20.13:03:53 Info: CPEN391_Computer.SysID: Time stamp will be automatically updated when this component is generated.
Info: 2019.01.20.13:03:53 Info: CPEN391_Computer.System_PLL: Refclk Freq: 50.0
Warning: 2019.01.20.13:03:53 Warning: CPEN391_Computer.Onchip_SRAM: Onchip_SRAM.s2 must be connected to an Avalon-MM master
Info: 2019.01.20.13:03:55 Info: CPEN391_Computer: Generating CPEN391_Computer "CPEN391_Computer" for SIM_VERILOG
Info: 2019.01.20.13:04:05 Info: Interconnect is inserted between master JTAG_To_HPS_Bridge.master and slave ARM_A9_HPS.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Warning: 2019.01.20.13:04:05 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: 2019.01.20.13:04:05 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: 2019.01.20.13:04:05 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: 2019.01.20.13:04:05 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: 2019.01.20.13:04:12 Info: ARM_A9_HPS: "Running  for module: ARM_A9_HPS"
Info: 2019.01.20.13:04:13 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: 2019.01.20.13:04:13 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2019.01.20.13:04:13 Warning: ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: 2019.01.20.13:04:13 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2019.01.20.13:04:15 Info: ARM_A9_HPS: "CPEN391_Computer" instantiated altera_hps "ARM_A9_HPS"
Info: 2019.01.20.13:04:15 Info: HEX0_1: Starting RTL generation for module 'CPEN391_Computer_HEX0_1'
Info: 2019.01.20.13:04:15 Info: HEX0_1:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_HEX0_1 --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0002_HEX0_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0002_HEX0_1_gen//CPEN391_Computer_HEX0_1_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0002_HEX0_1_gen
Info: 2019.01.20.13:04:16 Info: HEX0_1: Done RTL generation for module 'CPEN391_Computer_HEX0_1'
Info: 2019.01.20.13:04:16 Info: HEX0_1: "CPEN391_Computer" instantiated altera_avalon_pio "HEX0_1"
Info: 2019.01.20.13:04:16 Info: IO_Bridge: Starting Generation of Avalon to External Bus Bridge
Info: 2019.01.20.13:04:16 Info: IO_Bridge: "CPEN391_Computer" instantiated altera_up_avalon_to_external_bus_bridge "IO_Bridge"
Info: 2019.01.20.13:04:16 Info: Interval_Timer: Starting RTL generation for module 'CPEN391_Computer_Interval_Timer'
Info: 2019.01.20.13:04:16 Info: Interval_Timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=CPEN391_Computer_Interval_Timer --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0004_Interval_Timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0004_Interval_Timer_gen//CPEN391_Computer_Interval_Timer_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0004_Interval_Timer_gen
Info: 2019.01.20.13:04:16 Info: Interval_Timer: Done RTL generation for module 'CPEN391_Computer_Interval_Timer'
Info: 2019.01.20.13:04:16 Info: Interval_Timer: "CPEN391_Computer" instantiated altera_avalon_timer "Interval_Timer"
Info: 2019.01.20.13:04:17 Info: JTAG_To_FPGA_Bridge: "CPEN391_Computer" instantiated altera_jtag_avalon_master "JTAG_To_FPGA_Bridge"
Info: 2019.01.20.13:04:17 Info: JTAG_UART_for_ARM_0: Starting RTL generation for module 'CPEN391_Computer_JTAG_UART_for_ARM_0'
Info: 2019.01.20.13:04:17 Info: JTAG_UART_for_ARM_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CPEN391_Computer_JTAG_UART_for_ARM_0 --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0005_JTAG_UART_for_ARM_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0005_JTAG_UART_for_ARM_0_gen//CPEN391_Computer_JTAG_UART_for_ARM_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0005_JTAG_UART_for_ARM_0_gen
Info: 2019.01.20.13:04:17 Info: JTAG_UART_for_ARM_0: Done RTL generation for module 'CPEN391_Computer_JTAG_UART_for_ARM_0'
Info: 2019.01.20.13:04:17 Info: JTAG_UART_for_ARM_0: "CPEN391_Computer" instantiated altera_avalon_jtag_uart "JTAG_UART_for_ARM_0"
Info: 2019.01.20.13:04:17 Info: LCD_0: Starting RTL generation for module 'CPEN391_Computer_LCD_0'
Info: 2019.01.20.13:04:17 Info: LCD_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_LCD_0 --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0006_LCD_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0006_LCD_0_gen//CPEN391_Computer_LCD_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0006_LCD_0_gen
Info: 2019.01.20.13:04:17 Info: LCD_0: Done RTL generation for module 'CPEN391_Computer_LCD_0'
Info: 2019.01.20.13:04:17 Info: LCD_0: "CPEN391_Computer" instantiated altera_avalon_pio "LCD_0"
Info: 2019.01.20.13:04:17 Info: LEDS: Starting RTL generation for module 'CPEN391_Computer_LEDS'
Info: 2019.01.20.13:04:17 Info: LEDS:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_LEDS --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0007_LEDS_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0007_LEDS_gen//CPEN391_Computer_LEDS_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0007_LEDS_gen
Info: 2019.01.20.13:04:18 Info: LEDS: Done RTL generation for module 'CPEN391_Computer_LEDS'
Info: 2019.01.20.13:04:18 Info: LEDS: "CPEN391_Computer" instantiated altera_avalon_pio "LEDS"
Info: 2019.01.20.13:04:18 Info: Onchip_SRAM: Starting RTL generation for module 'CPEN391_Computer_Onchip_SRAM'
Info: 2019.01.20.13:04:18 Info: Onchip_SRAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CPEN391_Computer_Onchip_SRAM --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0008_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0008_Onchip_SRAM_gen//CPEN391_Computer_Onchip_SRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0008_Onchip_SRAM_gen
Info: 2019.01.20.13:04:18 Info: Onchip_SRAM: Done RTL generation for module 'CPEN391_Computer_Onchip_SRAM'
Info: 2019.01.20.13:04:18 Info: Onchip_SRAM: "CPEN391_Computer" instantiated altera_avalon_onchip_memory2 "Onchip_SRAM"
Info: 2019.01.20.13:04:18 Info: PushButtons: Starting RTL generation for module 'CPEN391_Computer_PushButtons'
Info: 2019.01.20.13:04:18 Info: PushButtons:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_PushButtons --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0009_PushButtons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0009_PushButtons_gen//CPEN391_Computer_PushButtons_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0009_PushButtons_gen
Info: 2019.01.20.13:04:18 Info: PushButtons: Done RTL generation for module 'CPEN391_Computer_PushButtons'
Info: 2019.01.20.13:04:18 Info: PushButtons: "CPEN391_Computer" instantiated altera_avalon_pio "PushButtons"
Info: 2019.01.20.13:04:18 Info: SDRAM: Starting RTL generation for module 'CPEN391_Computer_SDRAM'
Info: 2019.01.20.13:04:18 Info: SDRAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=CPEN391_Computer_SDRAM --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0010_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0010_SDRAM_gen//CPEN391_Computer_SDRAM_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0010_SDRAM_gen
Info: 2019.01.20.13:04:19 Info: SDRAM: Done RTL generation for module 'CPEN391_Computer_SDRAM'
Info: 2019.01.20.13:04:19 Info: SDRAM: "CPEN391_Computer" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: 2019.01.20.13:04:19 Info: Slider_Switches: Starting RTL generation for module 'CPEN391_Computer_Slider_Switches'
Info: 2019.01.20.13:04:19 Info: Slider_Switches:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_Slider_Switches --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0011_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0011_Slider_Switches_gen//CPEN391_Computer_Slider_Switches_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0011_Slider_Switches_gen
Info: 2019.01.20.13:04:19 Info: Slider_Switches: Done RTL generation for module 'CPEN391_Computer_Slider_Switches'
Info: 2019.01.20.13:04:19 Info: Slider_Switches: "CPEN391_Computer" instantiated altera_avalon_pio "Slider_Switches"
Info: 2019.01.20.13:04:19 Info: SysID: "CPEN391_Computer" instantiated altera_avalon_sysid_qsys "SysID"
Info: 2019.01.20.13:04:20 Info: System_PLL: "CPEN391_Computer" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Error: 2019.01.20.13:04:20 Error: bit_flipper_0: bit_flipper does not support generation for Verilog Simulation. Generation is available for: Quartus Synthesis.
Error: 2019.01.20.13:04:20 Error: Generation stopped, 21 or more modules remaining
Info: 2019.01.20.13:04:20 Info: CPEN391_Computer: Done "CPEN391_Computer" with 33 modules, 17 files
Error: 2019.01.20.13:04:20 Error: qsys-generate failed with exit code 1: 2 Errors, 11 Warnings
Info: 2019.01.20.13:04:20 Info: Finished: Create simulation model
Info: 2019.01.20.13:04:20 Info: Starting: Create Modelsim Project.
Info: 2019.01.20.13:04:20 Info: Doing: ip-make-simscript --spd=C:\Users\ameli\Documents\SCHOOL\THIRD_YEAR\CPEN391\CPEN391_Computer (Verilog) UART - For 391 Students\CPEN391_Computer\CPEN391_Computer.spd --output-directory=C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation
Info: 2019.01.20.13:04:21 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation
Info: 2019.01.20.13:04:21 Info:     mentor
Info: 2019.01.20.13:04:21 Info: Generating the following file(s) for VCS simulator in C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation
Info: 2019.01.20.13:04:21 Info:     synopsys/vcs
Info: 2019.01.20.13:04:21 Info: Generating the following file(s) for VCSMX simulator in C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation
Info: 2019.01.20.13:04:21 Info:     synopsys/vcsmx
Info: 2019.01.20.13:04:21 Info:     synopsys/vcsmx
Info: 2019.01.20.13:04:21 Info: Generating the following file(s) for NCSIM simulator in C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation
Info: 2019.01.20.13:04:21 Info:     cadence
Info: 2019.01.20.13:04:21 Info:     cadence
Info: 2019.01.20.13:04:21 Info:     cadence
Info: 2019.01.20.13:04:21 Info:     14 .cds.lib files in cadence/cds_libs
Info: 2019.01.20.13:04:21 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation
Info: 2019.01.20.13:04:21 Info:     aldec
Info: 2019.01.20.13:04:21 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/simulation
Info: 2019.01.20.13:04:21 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2019.01.20.13:04:21 Info: Finished: Create Modelsim Project.
Info: 2019.01.20.13:04:21 Info: Starting: Create block symbol file (.bsf)
Info: 2019.01.20.13:04:21 Info: qsys-generate "C:\Users\ameli\Documents\SCHOOL\THIRD_YEAR\CPEN391\CPEN391_Computer (Verilog) UART - For 391 Students\CPEN391_Computer.qsys" --block-symbol-file --output-directory="C:\Users\ameli\Documents\SCHOOL\THIRD_YEAR\CPEN391\CPEN391_Computer (Verilog) UART - For 391 Students\CPEN391_Computer" --family="Cyclone V" --part=5CSEMA5F31C6
Info: 2019.01.20.13:04:21 Info: Loading CPEN391_Computer (Verilog) UART - For 391 Students
Info: 2019.01.20.13:04:21 Info: Reading input file
Info: 2019.01.20.13:04:21 Info: Adding ARM_A9_HPS [altera_hps 18.1]
Info: 2019.01.20.13:04:21 Info: Parameterizing module ARM_A9_HPS
Info: 2019.01.20.13:04:21 Info: Adding HEX0_1 [altera_avalon_pio 18.1]
Info: 2019.01.20.13:04:21 Info: Parameterizing module HEX0_1
Info: 2019.01.20.13:04:21 Info: Adding HEX2_3 [altera_avalon_pio 18.1]
Info: 2019.01.20.13:04:21 Info: Parameterizing module HEX2_3
Info: 2019.01.20.13:04:21 Info: Adding HEX4_5 [altera_avalon_pio 18.1]
Info: 2019.01.20.13:04:21 Info: Parameterizing module HEX4_5
Info: 2019.01.20.13:04:21 Info: Adding IO_Bridge [altera_up_avalon_to_external_bus_bridge 18.0]
Info: 2019.01.20.13:04:21 Info: Parameterizing module IO_Bridge
Info: 2019.01.20.13:04:21 Info: Adding Interval_Timer [altera_avalon_timer 18.1]
Info: 2019.01.20.13:04:21 Info: Parameterizing module Interval_Timer
Info: 2019.01.20.13:04:21 Info: Adding JTAG_To_FPGA_Bridge [altera_jtag_avalon_master 18.1]
Info: 2019.01.20.13:04:21 Info: Parameterizing module JTAG_To_FPGA_Bridge
Info: 2019.01.20.13:04:21 Info: Adding JTAG_To_HPS_Bridge [altera_jtag_avalon_master 18.1]
Info: 2019.01.20.13:04:21 Info: Parameterizing module JTAG_To_HPS_Bridge
Info: 2019.01.20.13:04:21 Info: Adding JTAG_UART_for_ARM_0 [altera_avalon_jtag_uart 18.1]
Info: 2019.01.20.13:04:21 Info: Parameterizing module JTAG_UART_for_ARM_0
Info: 2019.01.20.13:04:21 Info: Adding JTAG_UART_for_ARM_1 [altera_avalon_jtag_uart 18.1]
Info: 2019.01.20.13:04:21 Info: Parameterizing module JTAG_UART_for_ARM_1
Info: 2019.01.20.13:04:21 Info: Adding LCD_0 [altera_avalon_pio 18.1]
Info: 2019.01.20.13:04:21 Info: Parameterizing module LCD_0
Info: 2019.01.20.13:04:21 Info: Adding LEDS [altera_avalon_pio 18.1]
Info: 2019.01.20.13:04:21 Info: Parameterizing module LEDS
Info: 2019.01.20.13:04:21 Info: Adding Onchip_SRAM [altera_avalon_onchip_memory2 18.1]
Info: 2019.01.20.13:04:21 Info: Parameterizing module Onchip_SRAM
Info: 2019.01.20.13:04:21 Info: Adding PushButtons [altera_avalon_pio 18.1]
Info: 2019.01.20.13:04:21 Info: Parameterizing module PushButtons
Info: 2019.01.20.13:04:21 Info: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Info: 2019.01.20.13:04:21 Info: Parameterizing module SDRAM
Info: 2019.01.20.13:04:21 Info: Adding Slider_Switches [altera_avalon_pio 18.1]
Info: 2019.01.20.13:04:21 Info: Parameterizing module Slider_Switches
Info: 2019.01.20.13:04:21 Info: Adding SysID [altera_avalon_sysid_qsys 18.1]
Info: 2019.01.20.13:04:21 Info: Parameterizing module SysID
Info: 2019.01.20.13:04:21 Info: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Info: 2019.01.20.13:04:21 Info: Parameterizing module System_PLL
Info: 2019.01.20.13:04:21 Info: Adding bit_flipper_0 [bit_flipper 1.0]
Info: 2019.01.20.13:04:21 Info: Parameterizing module bit_flipper_0
Info: 2019.01.20.13:04:21 Info: Building connections
Info: 2019.01.20.13:04:21 Info: Parameterizing connections
Info: 2019.01.20.13:04:21 Info: Validating
Info: 2019.01.20.13:04:29 Info: Done reading input file
Info: 2019.01.20.13:04:33 Info: CPEN391_Computer.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: 2019.01.20.13:04:33 Info: CPEN391_Computer.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2019.01.20.13:04:33 Warning: CPEN391_Computer.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: 2019.01.20.13:04:33 Warning: CPEN391_Computer.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2019.01.20.13:04:33 Info: CPEN391_Computer.JTAG_UART_for_ARM_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2019.01.20.13:04:33 Info: CPEN391_Computer.JTAG_UART_for_ARM_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2019.01.20.13:04:33 Info: CPEN391_Computer.LCD_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2019.01.20.13:04:33 Info: CPEN391_Computer.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: 2019.01.20.13:04:33 Info: CPEN391_Computer.Slider_Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2019.01.20.13:04:33 Info: CPEN391_Computer.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2019.01.20.13:04:33 Info: CPEN391_Computer.SysID: Time stamp will be automatically updated when this component is generated.
Info: 2019.01.20.13:04:33 Info: CPEN391_Computer.System_PLL: Refclk Freq: 50.0
Warning: 2019.01.20.13:04:33 Warning: CPEN391_Computer.Onchip_SRAM: Onchip_SRAM.s2 must be connected to an Avalon-MM master
Info: 2019.01.20.13:04:34 Info: qsys-generate succeeded.
Info: 2019.01.20.13:04:34 Info: Finished: Create block symbol file (.bsf)
Info: 2019.01.20.13:04:34 Info:
Info: 2019.01.20.13:04:34 Info: Starting: Create HDL design files for synthesis
Info: 2019.01.20.13:04:34 Info: qsys-generate "C:\Users\ameli\Documents\SCHOOL\THIRD_YEAR\CPEN391\CPEN391_Computer (Verilog) UART - For 391 Students\CPEN391_Computer.qsys" --synthesis=VERILOG --output-directory="C:\Users\ameli\Documents\SCHOOL\THIRD_YEAR\CPEN391\CPEN391_Computer (Verilog) UART - For 391 Students\CPEN391_Computer\synthesis" --family="Cyclone V" --part=5CSEMA5F31C6
Info: 2019.01.20.13:04:34 Info: Loading CPEN391_Computer (Verilog) UART - For 391 Students
Info: 2019.01.20.13:04:34 Info: Reading input file
Info: 2019.01.20.13:04:34 Info: Adding ARM_A9_HPS [altera_hps 18.1]
Info: 2019.01.20.13:04:34 Info: Parameterizing module ARM_A9_HPS
Info: 2019.01.20.13:04:34 Info: Adding HEX0_1 [altera_avalon_pio 18.1]
Info: 2019.01.20.13:04:34 Info: Parameterizing module HEX0_1
Info: 2019.01.20.13:04:34 Info: Adding HEX2_3 [altera_avalon_pio 18.1]
Info: 2019.01.20.13:04:34 Info: Parameterizing module HEX2_3
Info: 2019.01.20.13:04:34 Info: Adding HEX4_5 [altera_avalon_pio 18.1]
Info: 2019.01.20.13:04:34 Info: Parameterizing module HEX4_5
Info: 2019.01.20.13:04:34 Info: Adding IO_Bridge [altera_up_avalon_to_external_bus_bridge 18.0]
Info: 2019.01.20.13:04:34 Info: Parameterizing module IO_Bridge
Info: 2019.01.20.13:04:34 Info: Adding Interval_Timer [altera_avalon_timer 18.1]
Info: 2019.01.20.13:04:34 Info: Parameterizing module Interval_Timer
Info: 2019.01.20.13:04:34 Info: Adding JTAG_To_FPGA_Bridge [altera_jtag_avalon_master 18.1]
Info: 2019.01.20.13:04:34 Info: Parameterizing module JTAG_To_FPGA_Bridge
Info: 2019.01.20.13:04:34 Info: Adding JTAG_To_HPS_Bridge [altera_jtag_avalon_master 18.1]
Info: 2019.01.20.13:04:34 Info: Parameterizing module JTAG_To_HPS_Bridge
Info: 2019.01.20.13:04:34 Info: Adding JTAG_UART_for_ARM_0 [altera_avalon_jtag_uart 18.1]
Info: 2019.01.20.13:04:34 Info: Parameterizing module JTAG_UART_for_ARM_0
Info: 2019.01.20.13:04:34 Info: Adding JTAG_UART_for_ARM_1 [altera_avalon_jtag_uart 18.1]
Info: 2019.01.20.13:04:34 Info: Parameterizing module JTAG_UART_for_ARM_1
Info: 2019.01.20.13:04:34 Info: Adding LCD_0 [altera_avalon_pio 18.1]
Info: 2019.01.20.13:04:34 Info: Parameterizing module LCD_0
Info: 2019.01.20.13:04:34 Info: Adding LEDS [altera_avalon_pio 18.1]
Info: 2019.01.20.13:04:34 Info: Parameterizing module LEDS
Info: 2019.01.20.13:04:34 Info: Adding Onchip_SRAM [altera_avalon_onchip_memory2 18.1]
Info: 2019.01.20.13:04:34 Info: Parameterizing module Onchip_SRAM
Info: 2019.01.20.13:04:34 Info: Adding PushButtons [altera_avalon_pio 18.1]
Info: 2019.01.20.13:04:34 Info: Parameterizing module PushButtons
Info: 2019.01.20.13:04:34 Info: Adding SDRAM [altera_avalon_new_sdram_controller 18.1]
Info: 2019.01.20.13:04:34 Info: Parameterizing module SDRAM
Info: 2019.01.20.13:04:34 Info: Adding Slider_Switches [altera_avalon_pio 18.1]
Info: 2019.01.20.13:04:34 Info: Parameterizing module Slider_Switches
Info: 2019.01.20.13:04:34 Info: Adding SysID [altera_avalon_sysid_qsys 18.1]
Info: 2019.01.20.13:04:34 Info: Parameterizing module SysID
Info: 2019.01.20.13:04:34 Info: Adding System_PLL [altera_up_avalon_sys_sdram_pll 18.0]
Info: 2019.01.20.13:04:34 Info: Parameterizing module System_PLL
Info: 2019.01.20.13:04:34 Info: Adding bit_flipper_0 [bit_flipper 1.0]
Info: 2019.01.20.13:04:34 Info: Parameterizing module bit_flipper_0
Info: 2019.01.20.13:04:34 Info: Building connections
Info: 2019.01.20.13:04:34 Info: Parameterizing connections
Info: 2019.01.20.13:04:34 Info: Validating
Info: 2019.01.20.13:04:45 Info: Done reading input file
Info: 2019.01.20.13:04:50 Info: CPEN391_Computer.ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: 2019.01.20.13:04:50 Info: CPEN391_Computer.ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2019.01.20.13:04:50 Warning: CPEN391_Computer.ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: 2019.01.20.13:04:50 Warning: CPEN391_Computer.ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2019.01.20.13:04:50 Info: CPEN391_Computer.JTAG_UART_for_ARM_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2019.01.20.13:04:50 Info: CPEN391_Computer.JTAG_UART_for_ARM_1: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: 2019.01.20.13:04:50 Info: CPEN391_Computer.LCD_0: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2019.01.20.13:04:50 Info: CPEN391_Computer.SDRAM: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: 2019.01.20.13:04:50 Info: CPEN391_Computer.Slider_Switches: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: 2019.01.20.13:04:50 Info: CPEN391_Computer.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: 2019.01.20.13:04:50 Info: CPEN391_Computer.SysID: Time stamp will be automatically updated when this component is generated.
Info: 2019.01.20.13:04:50 Info: CPEN391_Computer.System_PLL: Refclk Freq: 50.0
Warning: 2019.01.20.13:04:50 Warning: CPEN391_Computer.Onchip_SRAM: Onchip_SRAM.s2 must be connected to an Avalon-MM master
Info: 2019.01.20.13:04:54 Info: CPEN391_Computer: Generating CPEN391_Computer "CPEN391_Computer" for QUARTUS_SYNTH
Info: 2019.01.20.13:05:03 Info: Interconnect is inserted between master JTAG_To_HPS_Bridge.master and slave ARM_A9_HPS.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Warning: 2019.01.20.13:05:03 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: 2019.01.20.13:05:03 Warning: ARM_A9_HPS.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: 2019.01.20.13:05:03 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: 2019.01.20.13:05:03 Warning: ARM_A9_HPS.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: 2019.01.20.13:05:12 Info: ARM_A9_HPS: "Running  for module: ARM_A9_HPS"
Info: 2019.01.20.13:05:12 Info: ARM_A9_HPS: HPS Main PLL counter settings: n = 0  m = 73
Info: 2019.01.20.13:05:13 Info: ARM_A9_HPS: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: 2019.01.20.13:05:13 Warning: ARM_A9_HPS: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: 2019.01.20.13:05:13 Warning: ARM_A9_HPS: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: 2019.01.20.13:05:15 Info: ARM_A9_HPS: "CPEN391_Computer" instantiated altera_hps "ARM_A9_HPS"
Info: 2019.01.20.13:05:15 Info: HEX0_1: Starting RTL generation for module 'CPEN391_Computer_HEX0_1'
Info: 2019.01.20.13:05:15 Info: HEX0_1:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_HEX0_1 --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0014_HEX0_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0014_HEX0_1_gen/
Info: 2019.01.20.13:05:16 Info: HEX0_1: Done RTL generation for module 'CPEN391_Computer_HEX0_1'
Info: 2019.01.20.13:05:16 Info: HEX0_1: "CPEN391_Computer" instantiated altera_avalon_pio "HEX0_1"
Info: 2019.01.20.13:05:16 Info: IO_Bridge: Starting Generation of Avalon to External Bus Bridge
Info: 2019.01.20.13:05:16 Info: IO_Bridge: "CPEN391_Computer" instantiated altera_up_avalon_to_external_bus_bridge "IO_Bridge"
Info: 2019.01.20.13:05:16 Info: Interval_Timer: Starting RTL generation for module 'CPEN391_Computer_Interval_Timer'
Info: 2019.01.20.13:05:16 Info: Interval_Timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=CPEN391_Computer_Interval_Timer --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0016_Interval_Timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0016_Interval_Timer_gen/
Info: 2019.01.20.13:05:16 Info: Interval_Timer: Done RTL generation for module 'CPEN391_Computer_Interval_Timer'
Info: 2019.01.20.13:05:16 Info: Interval_Timer: "CPEN391_Computer" instantiated altera_avalon_timer "Interval_Timer"
Info: 2019.01.20.13:05:17 Info: JTAG_To_FPGA_Bridge: "CPEN391_Computer" instantiated altera_jtag_avalon_master "JTAG_To_FPGA_Bridge"
Info: 2019.01.20.13:05:17 Info: JTAG_UART_for_ARM_0: Starting RTL generation for module 'CPEN391_Computer_JTAG_UART_for_ARM_0'
Info: 2019.01.20.13:05:17 Info: JTAG_UART_for_ARM_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CPEN391_Computer_JTAG_UART_for_ARM_0 --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0017_JTAG_UART_for_ARM_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0017_JTAG_UART_for_ARM_0_gen/
Info: 2019.01.20.13:05:17 Info: JTAG_UART_for_ARM_0: Done RTL generation for module 'CPEN391_Computer_JTAG_UART_for_ARM_0'
Info: 2019.01.20.13:05:17 Info: JTAG_UART_for_ARM_0: "CPEN391_Computer" instantiated altera_avalon_jtag_uart "JTAG_UART_for_ARM_0"
Info: 2019.01.20.13:05:17 Info: LCD_0: Starting RTL generation for module 'CPEN391_Computer_LCD_0'
Info: 2019.01.20.13:05:17 Info: LCD_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_LCD_0 --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0018_LCD_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0018_LCD_0_gen/
Info: 2019.01.20.13:05:18 Info: LCD_0: Done RTL generation for module 'CPEN391_Computer_LCD_0'
Info: 2019.01.20.13:05:18 Info: LCD_0: "CPEN391_Computer" instantiated altera_avalon_pio "LCD_0"
Info: 2019.01.20.13:05:18 Info: LEDS: Starting RTL generation for module 'CPEN391_Computer_LEDS'
Info: 2019.01.20.13:05:18 Info: LEDS:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_LEDS --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0019_LEDS_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0019_LEDS_gen/
Info: 2019.01.20.13:05:18 Info: LEDS: Done RTL generation for module 'CPEN391_Computer_LEDS'
Info: 2019.01.20.13:05:18 Info: LEDS: "CPEN391_Computer" instantiated altera_avalon_pio "LEDS"
Info: 2019.01.20.13:05:18 Info: Onchip_SRAM: Starting RTL generation for module 'CPEN391_Computer_Onchip_SRAM'
Info: 2019.01.20.13:05:18 Info: Onchip_SRAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CPEN391_Computer_Onchip_SRAM --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0020_Onchip_SRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0020_Onchip_SRAM_gen/
Info: 2019.01.20.13:05:19 Info: Onchip_SRAM: Done RTL generation for module 'CPEN391_Computer_Onchip_SRAM'
Info: 2019.01.20.13:05:19 Info: Onchip_SRAM: "CPEN391_Computer" instantiated altera_avalon_onchip_memory2 "Onchip_SRAM"
Info: 2019.01.20.13:05:19 Info: PushButtons: Starting RTL generation for module 'CPEN391_Computer_PushButtons'
Info: 2019.01.20.13:05:19 Info: PushButtons:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_PushButtons --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0021_PushButtons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0021_PushButtons_gen/
Info: 2019.01.20.13:05:19 Info: PushButtons: Done RTL generation for module 'CPEN391_Computer_PushButtons'
Info: 2019.01.20.13:05:19 Info: PushButtons: "CPEN391_Computer" instantiated altera_avalon_pio "PushButtons"
Info: 2019.01.20.13:05:19 Info: SDRAM: Starting RTL generation for module 'CPEN391_Computer_SDRAM'
Info: 2019.01.20.13:05:19 Info: SDRAM:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=CPEN391_Computer_SDRAM --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0022_SDRAM_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0022_SDRAM_gen/
Info: 2019.01.20.13:05:20 Info: SDRAM: Done RTL generation for module 'CPEN391_Computer_SDRAM'
Info: 2019.01.20.13:05:20 Info: SDRAM: "CPEN391_Computer" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: 2019.01.20.13:05:20 Info: Slider_Switches: Starting RTL generation for module 'CPEN391_Computer_Slider_Switches'
Info: 2019.01.20.13:05:20 Info: Slider_Switches:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CPEN391_Computer_Slider_Switches --dir=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0023_Slider_Switches_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ameli/AppData/Local/Temp/alt7916_3562833877377177916.dir/0023_Slider_Switches_gen/
Info: 2019.01.20.13:05:20 Info: Slider_Switches: Done RTL generation for module 'CPEN391_Computer_Slider_Switches'
Info: 2019.01.20.13:05:20 Info: Slider_Switches: "CPEN391_Computer" instantiated altera_avalon_pio "Slider_Switches"
Info: 2019.01.20.13:05:20 Info: SysID: "CPEN391_Computer" instantiated altera_avalon_sysid_qsys "SysID"
Info: 2019.01.20.13:05:21 Info: System_PLL: "CPEN391_Computer" instantiated altera_up_avalon_sys_sdram_pll "System_PLL"
Info: 2019.01.20.13:05:21 Info: bit_flipper_0: "CPEN391_Computer" instantiated bit_flipper "bit_flipper_0"
Info: 2019.01.20.13:05:27 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: 2019.01.20.13:05:28 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: 2019.01.20.13:05:28 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: 2019.01.20.13:05:28 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: 2019.01.20.13:05:29 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: 2019.01.20.13:05:29 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: 2019.01.20.13:05:29 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: 2019.01.20.13:05:30 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: 2019.01.20.13:05:30 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: 2019.01.20.13:05:30 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: 2019.01.20.13:05:31 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: 2019.01.20.13:05:31 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: 2019.01.20.13:05:31 Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: 2019.01.20.13:05:32 Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: 2019.01.20.13:05:32 Info: avalon_st_adapter_014: Inserting error_adapter: error_adapter_0
Info: 2019.01.20.13:05:37 Info: mm_interconnect_0: "CPEN391_Computer" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: 2019.01.20.13:05:38 Info: mm_interconnect_1: "CPEN391_Computer" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: 2019.01.20.13:05:38 Info: irq_mapper: "CPEN391_Computer" instantiated altera_irq_mapper "irq_mapper"
Info: 2019.01.20.13:05:38 Info: irq_mapper_001: "CPEN391_Computer" instantiated altera_irq_mapper "irq_mapper_001"
Info: 2019.01.20.13:05:38 Info: rst_controller: "CPEN391_Computer" instantiated altera_reset_controller "rst_controller"
Info: 2019.01.20.13:05:39 Info: fpga_interfaces: "ARM_A9_HPS" instantiated altera_interface_generator "fpga_interfaces"
Info: 2019.01.20.13:05:39 Info: hps_io: "ARM_A9_HPS" instantiated altera_hps_io "hps_io"
Info: 2019.01.20.13:05:39 Info: jtag_phy_embedded_in_jtag_master: "JTAG_To_FPGA_Bridge" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: 2019.01.20.13:05:39 Info: timing_adt: "JTAG_To_FPGA_Bridge" instantiated timing_adapter "timing_adt"
Info: 2019.01.20.13:05:39 Info: fifo: "JTAG_To_FPGA_Bridge" instantiated altera_avalon_sc_fifo "fifo"
Info: 2019.01.20.13:05:39 Info: b2p: "JTAG_To_FPGA_Bridge" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: 2019.01.20.13:05:39 Info: p2b: "JTAG_To_FPGA_Bridge" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: 2019.01.20.13:05:39 Info: transacto: "JTAG_To_FPGA_Bridge" instantiated altera_avalon_packets_to_master "transacto"
Info: 2019.01.20.13:05:39 Info: b2p_adapter: "JTAG_To_FPGA_Bridge" instantiated channel_adapter "b2p_adapter"
Info: 2019.01.20.13:05:39 Info: p2b_adapter: "JTAG_To_FPGA_Bridge" instantiated channel_adapter "p2b_adapter"
Info: 2019.01.20.13:05:39 Info: sys_pll: "System_PLL" instantiated altera_pll "sys_pll"
Info: 2019.01.20.13:05:39 Info: reset_from_locked: "System_PLL" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: 2019.01.20.13:05:39 Info: JTAG_To_FPGA_Bridge_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "JTAG_To_FPGA_Bridge_master_translator"
Info: 2019.01.20.13:05:39 Info: SDRAM_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "SDRAM_s1_translator"
Info: 2019.01.20.13:05:40 Info: ARM_A9_HPS_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "ARM_A9_HPS_h2f_axi_master_agent"
Info: 2019.01.20.13:05:40 Info: JTAG_To_FPGA_Bridge_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "JTAG_To_FPGA_Bridge_master_agent"
Info: 2019.01.20.13:05:40 Info: SDRAM_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "SDRAM_s1_agent"
Info: 2019.01.20.13:05:40 Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: 2019.01.20.13:05:40 Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: 2019.01.20.13:05:40 Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: 2019.01.20.13:05:40 Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: 2019.01.20.13:05:40 Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: 2019.01.20.13:05:40 Info: router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info: 2019.01.20.13:05:40 Info: router_008: "mm_interconnect_0" instantiated altera_merlin_router "router_008"
Info: 2019.01.20.13:05:40 Info: router_018: "mm_interconnect_0" instantiated altera_merlin_router "router_018"
Info: 2019.01.20.13:05:40 Info: ARM_A9_HPS_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "ARM_A9_HPS_h2f_axi_master_wr_limiter"
Info: 2019.01.20.13:05:40 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules
Info: 2019.01.20.13:05:40 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules
Info: 2019.01.20.13:05:40 Info: SDRAM_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SDRAM_s1_burst_adapter"
Info: 2019.01.20.13:05:40 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules
Info: 2019.01.20.13:05:40 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules
Info: 2019.01.20.13:05:40 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules
Info: 2019.01.20.13:05:40 Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2019.01.20.13:05:40 Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: 2019.01.20.13:05:40 Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2019.01.20.13:05:40 Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: 2019.01.20.13:05:40 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules
Info: 2019.01.20.13:05:40 Info: cmd_mux_013: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_013"
Info: 2019.01.20.13:05:40 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules
Info: 2019.01.20.13:05:40 Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2019.01.20.13:05:40 Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: 2019.01.20.13:05:40 Info: rsp_demux_013: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_013"
Info: 2019.01.20.13:05:41 Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2019.01.20.13:05:41 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules
Info: 2019.01.20.13:05:41 Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: 2019.01.20.13:05:41 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules
Info: 2019.01.20.13:05:41 Info: ARM_A9_HPS_h2f_axi_master_wr_to_SDRAM_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "ARM_A9_HPS_h2f_axi_master_wr_to_SDRAM_s1_cmd_width_adapter"
Info: 2019.01.20.13:05:41 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules
Info: 2019.01.20.13:05:41 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules
Info: 2019.01.20.13:05:41 Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: 2019.01.20.13:05:42 Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: 2019.01.20.13:05:42 Info: ARM_A9_HPS_f2h_axi_slave_agent: "mm_interconnect_1" instantiated altera_merlin_axi_slave_ni "ARM_A9_HPS_f2h_axi_slave_agent"
Info: 2019.01.20.13:05:42 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules
Info: 2019.01.20.13:05:42 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules
Info: 2019.01.20.13:05:42 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules
Info: 2019.01.20.13:05:42 Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: 2019.01.20.13:05:42 Info: router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info: 2019.01.20.13:05:42 Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: 2019.01.20.13:05:42 Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: 2019.01.20.13:05:42 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules
Info: 2019.01.20.13:05:42 Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: 2019.01.20.13:05:42 Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: 2019.01.20.13:05:42 Info: Reusing file C:/Users/ameli/Documents/SCHOOL/THIRD_YEAR/CPEN391/CPEN391_Computer (Verilog) UART - For 391 Students/CPEN391_Computer/synthesis/submodules
Info: 2019.01.20.13:06:13 Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: 2019.01.20.13:06:13 Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: 2019.01.20.13:06:13 Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: 2019.01.20.13:06:13 Info: CPEN391_Computer: Done "CPEN391_Computer" with 71 modules, 139 files
Info: 2019.01.20.13:06:14 Info: qsys-generate succeeded.
Info: 2019.01.20.13:06:14 Info: Finished: Create HDL design files for synthesis
Info (11904): Restoring file "CPEN391_Computer.BAK.qsys" to "CPEN391_Computer.qsys"
Error (14923): Error upgrading Platform Designer file "CPEN391_Computer.qsys"
Info (11131): Completed upgrading IP component altera_pll with file "VGA_CLOCK_GEN.vhd"
Error (11890): Unable to automatically upgrade Platform Designer component. Please manually upgrade "CPEN391_Computer.qsys" in Platform Designer
Error (23031): Evaluation of Tcl script c:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful
Error: Quartus Prime Shell was unsuccessful. 6 errors, 26 warnings
    Error: Peak virtual memory: 4916 megabytes
    Error: Processing ended: Sun Jan 20 13:06:45 2019
    Error: Elapsed time: 00:04:39
    Error: Total CPU time (on all processors): 00:06:30


