 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: O-2018.06
Date   : Mon Oct 11 23:00:15 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: WCCOM   Library: fsa0m_a_generic_core_ss1p62v125c
Wire Load Model Mode: enclosed

  Startpoint: IM1/i_SRAM (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ID/rs1_fromID_reg[7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                enG1000K              fsa0m_a_generic_core_ss1p62v125c
  stage_ID           enG30K                fsa0m_a_generic_core_ss1p62v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              1.00       1.00
  IM1/i_SRAM/CK (SRAM)                     0.00 #     1.00 r
  IM1/i_SRAM/DO4 (SRAM)                    5.71       6.71 f
  IM1/DO[4] (SRAM_wrapper_0)               0.00       6.71 f
  IF/instr_from_mem[4] (stage_IF)          0.00       6.71 f
  IF/U83/O (MOAI1HT)                       0.34       7.05 f
  IF/instr[4] (stage_IF)                   0.00       7.05 f
  ID/instr[4] (stage_ID)                   0.00       7.05 f
  ID/U90/O (ND4T)                          0.49       7.53 r
  ID/U434/O (AN2T)                         0.24       7.77 r
  ID/U3161/O (BUF12CK)                     0.26       8.03 r
  ID/U418/O (INV12)                        0.07       8.10 f
  ID/U417/O (AN2T)                         0.23       8.33 f
  ID/U129/O (INV4CK)                       0.16       8.49 r
  ID/U308/O (INV12)                        0.15       8.64 f
  ID/U2222/O (AOI22S)                      0.29       8.93 r
  ID/U125/O (AOI13HS)                      0.18       9.12 f
  ID/U306/O (OR3)                          0.34       9.46 f
  ID/U305/O (NR3HP)                        0.18       9.65 r
  ID/U231/O (ND2)                          0.12       9.77 f
  ID/rs1_fromID_reg[7]/D (QDFFN)           0.00       9.77 f
  data arrival time                                   9.77

  clock clk (rise edge)                    9.00       9.00
  clock network delay (ideal)              1.00      10.00
  clock uncertainty                       -0.10       9.90
  ID/rs1_fromID_reg[7]/CK (QDFFN)          0.00       9.90 r
  library setup time                      -0.13       9.77
  data required time                                  9.77
  -----------------------------------------------------------
  data required time                                  9.77
  data arrival time                                  -9.77
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
