\documentclass{article}
\input{template.tex}

% Override default metadata
\renewcommand{\processflowtitle}{Minimal MOS Capacitor Process}
\renewcommand{\revision}{Rev 0.3}
\renewcommand{\contactemail}{jephin@dtu.dk}
\renewcommand{\contactname}{Jeppe Hinrichs}
\renewcommand{\contactphone}{Not applicable}
\renewcommand{\labmanagergroup}{Not applicable}
\renewcommand{\batchname}{TBD}
\renewcommand{\datecreation}{2025-08-15}
\renewcommand{\daterevision}{2025-08-19}

\begin{document}

% First page with title block
\titleblock

% ==== DOCUMENT CONTENT ====
\section*{Process Overview}

Minimal MOS capacitor fabrication flow. \\

\subsection*{Key Specifications}
\begin{itemize}
    \item Gate oxide: \qty{35}{\nano\meter} thermal SiO\textsubscript{2}
    \item Gate electrode: \qty{400}{\nano\meter} n+ polysilicon
    \item Backside contact: \qty{400}{\nano\meter} aluminum
\end{itemize}

\subsection*{Critical Safety}
\begin{itemize}
    \item \textbf{HF handling:} Apron+gloves, face shield, no lone working, no glass beakers!
    \item \textbf{Furnace:} Thermal gloves for >\qty{800}{\degreeCelsius} operations
    \item \textbf{Metal anneal:} confirm Al spiking risk mitigated by Ti barrier, avoid $\ge \qty{450}{\degreeCelsius}$ for Al
\end{itemize}

% === MATERIAL SPECIFICATIONS ===
\section{Starting Material}
\begin{tblr}{
    colspec = {lcc},
    row{1} = {font=\bfseries},
    row{2} = {abovesep=3pt,belowsep=3pt}
}
\toprule
Substrate & Specification & Thickness & Qty \\
\midrule
Silicon & p-type <100>, 6", 1-10 \Omega\cdot cm & \qty{500}{\micro\meter} $\pm$ \qty{20}{\micro\meter} & 5 \\
\bottomrule
\end{tblr}

% === LAYER SPECIFICATIONS ===
\section{Critical Layers}
\begin{tblr}{
    colspec = {lcc},
    row{1} = {font=\bfseries},
    row{2-5} = {abovesep=3pt,belowsep=3pt}
}
\toprule
Layer & Material & Thickness \\
\midrule
Gate oxide & Thermal SiO\textsubscript{2} & \qty{35}{\nano\meter} \\
Gate electrode & n+ Poly-Si & \qty{400}{\nano\meter} \\
Back barrier/adhesion & Ti & \qty{100}{\nano\meter} \\
Back contact & Al & \qty{400}{\nano\meter} \\
\bottomrule
\end{tblr}


% === PROCESS FLOW ===
\section{Core Process Flow}
\begin{longtblr}{
    colspec = {cX[3]X[2]X[4]X[3]},
    row{1} = {font=\bfseries},
    row{2-Z} = {abovesep=3pt,belowsep=3pt}
}
\toprule
Step & Process & Equipment & Parameters & Comment \\
\midrule

0.1 & (Optional) LOCOS isolation &
Furnace: Oxidation (8") E1 &
Recipe LOCOS, pad oxide + SiN mask + field oxidation &
See \texttt{locos\_v1.DOCX}. Perform if device isolation needed. \\

1.1 & Pre-oxidation clean &
RCA bench &
RCA clean: Standard &
\\

2.1 & Gate SiO\textsubscript{2} growth &
Furnace: Oxidation (8") E1 &
Recipe DRY1000: \qty{40}{\minute} dry oxidation + \qty{20}{\minute} anneal at \qty{1000}{\degreeCelsius}; target \qty{35}{\nano\meter} SiO\textsubscript{2} &
Inspect oxide thickness by Ellipsometer or Filmtek; tolerance $\pm\qty{1}{\nano\meter}$. \\

3.1 & Poly-Si deposition (n+ preferred) &
Furnace: LPCVD Poly-Si (6") E2 &
Recipe DOPEPOLY: \qty{2}{\hour} at \qty{620}{\degreeCelsius}, thickness \approx~\qty{400}{\nano\meter} &
If in-situ PH\textsubscript{3} doping is available, select doped recipe. Measure film thickness (Ellipsometer/Filmtek). \\

3.2 & (If undoped) Poly doping + anneal &
Furnace: Oxidation (8") E1 or RTP &
POCl\textsubscript{3} deposition + drive-in, or P implant + anneal (Recipe ANN1000, 20 min, \qty{1000}{\degreeCelsius}) &
Required if 3.1 used undoped poly. Verify sheet resistance \le $30~\Omega/\square$. \\

4.1 & Gate patterning (Lithography + Poly etch) &
Litho: Gamma UV coater (Seq. 1611); Aligner MLA2; Etcher Pegasus 3 DRIE &
Coat: \qty{1.5}{\micro\meter} resist, \qty{30}{\second} @ 4600 rpm, softbake \qty{90}{\second} at \qty{90}{\degreeCelsius}.  
Expose MLA2: \qty{375}{\nano\meter}, \qty[per-mode=symbol]{325}{\milli\joule\per\centi\meter\squared}, defocus 2.  
Develop: TMAH.  
Etch: HBr/Cl\textsubscript{2} ICP or DRIE.  
Strip resist in WB06. &
Inspect CD with microscope; measure etch depth with DekTak. Target CD $\pm\qty{0.5}{\micro\meter}$. \\

5.0 & Backside oxide strip &
Wet bench 04 &
Buffered HF 2 (BHF), \qty{40}{\second} (etch rate \qtyrange[per-mode=symbol]{75}{80}{\nano\meter\per\minute} for 35 nm oxide) &
Protect frontside; leave edge exclusion. Confirm bare Si via contact angle or monitor wafer. \\

5.1 & Backside Ti deposition &
E-beam &
Deposit Ti, 100 nm &
Forms barrier + adhesion to Si. \\

5.2 & Backside Al deposition &
E-beam &
Deposit Al, 400 nm &
Back contact metal. \\

5.3 & Contact / Forming-gas anneal &
RTP2 Jipelec or Furnace &
\qtyrange{400}{450}{\degreeCelsius}, \qtyrange{20}{30}{\minute}, N\textsubscript{2} or 5\% H\textsubscript{2} in N\textsubscript{2} &
Stabilizes contacts. Contact resistance governed by Ti/Si interface; aim $<1~\Omega\cdot\mathrm{contact}$. \\

\bottomrule
\end{longtblr}


% === TROUBLESHOOTING ===
\section{Critical Checks}
\begin{tblr}{
    colspec = {lX[3]},
    row{1} = {font=\bfseries},
    row{2-7} = {abovesep=3pt,belowsep=3pt}
}
\toprule
Step & QC Verification \\
\midrule
2.1 & Oxide thickness: \qty{35}{\nano\meter} $\pm$ \qty{1}{\nano\meter} \\
3.1/3.2 & Poly n+ sheet resistance: $\le$ 30~\Omega/\square \\
4.1 & Gate CD: $\pm$ $\qty{0.5}{\micro\meter}$ \\
5.0 & Backside oxide fully removed (contact-angle change, test drop, or monitor wafer) \\
5.1 & Backside Ti sheet resistance $\approx$ 0.3~\Omega/\square (\qty{100}{\nano\meter} Ti) \\
5.2 & Backside Al sheet resistance $\approx$ 0.07~\Omega/\square (\qty{400}{\nano\meter} Al) \\
5.3 & Contact anneal; contact resistance to Si governed by Ti/Si interface quality (target < 1~\Omega \cdot contact) \\
\bottomrule
\end{tblr}

% === PROCESS FLOW DIAGRAM ===
\section{Process Flow Diagram}
\begin{figure}[h!]
    \centering
    \input{figures/moscap_mwe_flow.tikz}
    \caption{Process flow diagram for MOS capacitor fabrication.}
    \label{fig:moscap_flow}
\end{figure}

% === FIGURES ===
\section{Required Figures}
\begin{longtblr}{
    colspec = {c c X[3]},
    row{1} = {font=\bfseries},
    row{2-Z} = {abovesep=3pt, belowsep=3pt},
    hlines,
    vlines,
}
ID & Step & Description \\

0 & 0.1 &
\begin{minipage}{\linewidth}
    \centering
    \resizebox{!}{3.5cm}{\includegraphics{figures/process_steps/moscap/moscap_step_0-1.pdf}}\\[2pt]
    LOCOS isolation (optional)
\end{minipage} \\

1 & 1.1 &
\begin{minipage}{\linewidth}
    \centering
    \resizebox{!}{3.5cm}{\includegraphics{figures/process_steps/moscap/moscap_step_1-1.pdf}}\\[2pt]
    Pre-oxidation clean (HF-last)
\end{minipage} \\

2 & 2.1 &
\begin{minipage}{\linewidth}
    \centering
    \resizebox{!}{3.5cm}{\includegraphics{figures/process_steps/moscap/moscap_step_2-1.pdf}}\\[2pt]
    Gate oxide growth
\end{minipage} \\

3 & 3.1 &
\begin{minipage}{\linewidth}
    \centering
    \resizebox{!}{3.5cm}{\includegraphics{figures/process_steps/moscap/moscap_step_3-1.pdf}}\\[2pt]
    Poly-Si deposition (blanket)
\end{minipage} \\

4 & 3.2 &
\begin{minipage}{\linewidth}
    \centering
    \resizebox{!}{3.5cm}{\includegraphics{figures/process_steps/moscap/moscap_step_3-2.pdf}}\\[2pt]
    Poly doping + anneal
\end{minipage} \\

5 & 4.1 &
\begin{minipage}{\linewidth}
    \centering
    \resizebox{!}{3.5cm}{\includegraphics{figures/process_steps/moscap/moscap_step_4-1.pdf}}\\[2pt]
    Gate patterning + top pad
\end{minipage} \\

6 & 5.0 &
\begin{minipage}{\linewidth}
    \centering
    \resizebox{!}{3.5cm}{\includegraphics{figures/process_steps/moscap/moscap_step_5-0.pdf}}\\[2pt]
    Backside oxide strip
\end{minipage} \\

7 & 5.1 &
\begin{minipage}{\linewidth}
    \centering
    \resizebox{!}{3.5cm}{\includegraphics{figures/process_steps/moscap/moscap_step_5-1.pdf}}\\[2pt]
    Backside Ti deposition
\end{minipage} \\

8 & 5.2 &
\begin{minipage}{\linewidth}
    \centering
    \resizebox{!}{3.5cm}{\includegraphics{figures/process_steps/moscap/moscap_step_5-2.pdf}}\\[2pt]
    Backside Al deposition
\end{minipage} \\

9 & 5.3 &
\begin{minipage}{\linewidth}
    \centering
    \resizebox{!}{3.5cm}{\includegraphics{figures/process_steps/moscap/moscap_step_5-3.pdf}}\\[2pt]
    Contact anneal
\end{minipage} \\

\end{longtblr}


\end{document}