{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449978505449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449978505449 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 11:48:25 2015 " "Processing started: Sun Dec 13 11:48:25 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449978505449 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449978505449 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor -c Processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449978505449 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1449978505949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449978506020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449978506020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "Multiplexer.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Multiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449978506025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449978506025 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MemoryRam.v(11) " "Verilog HDL information at MemoryRam.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "MemoryRam.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/MemoryRam.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1449978506029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryram.v 1 1 " "Found 1 design units, including 1 entities, in source file memoryram.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryRam " "Found entity 1: MemoryRam" {  } { { "MemoryRam.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/MemoryRam.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449978506029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449978506029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inssetop.v 1 1 " "Found 1 design units, including 1 entities, in source file inssetop.v" { { "Info" "ISGN_ENTITY_NAME" "1 InsSetOp " "Found entity 1: InsSetOp" {  } { { "InsSetOp.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/InsSetOp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449978506029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449978506029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inscycop.v 1 1 " "Found 1 design units, including 1 entities, in source file inscycop.v" { { "Info" "ISGN_ENTITY_NAME" "1 InsCycOp " "Found entity 1: InsCycOp" {  } { { "InsCycOp.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/InsCycOp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449978506029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449978506029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "increment.v 1 1 " "Found 1 design units, including 1 entities, in source file increment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Increment " "Found entity 1: Increment" {  } { { "Increment.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Increment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449978506039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449978506039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "Datapath.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449978506049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449978506049 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub sub ControlUnit.v(13) " "Verilog HDL Declaration information at ControlUnit.v(13): object \"Sub\" differs only in case from object \"sub\" in the same scope" {  } { { "ControlUnit.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/ControlUnit.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449978506049 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Halt halt ControlUnit.v(13) " "Verilog HDL Declaration information at ControlUnit.v(13): object \"Halt\" differs only in case from object \"halt\" in the same scope" {  } { { "ControlUnit.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/ControlUnit.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1449978506049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/ControlUnit.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449978506049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449978506049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 AddSub " "Found entity 1: AddSub" {  } { { "AddSub.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/AddSub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449978506049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449978506049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449978506059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449978506059 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449978506159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:CU " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:CU\"" {  } { { "Processor.v" "CU" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Processor.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449978506179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:DP " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:DP\"" {  } { { "Processor.v" "DP" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Processor.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449978506179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InsCycOp Datapath:DP\|InsCycOp:ICO " "Elaborating entity \"InsCycOp\" for hierarchy \"Datapath:DP\|InsCycOp:ICO\"" {  } { { "Datapath.v" "ICO" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Datapath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449978506179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Datapath:DP\|InsCycOp:ICO\|Register:IR_reg " "Elaborating entity \"Register\" for hierarchy \"Datapath:DP\|InsCycOp:ICO\|Register:IR_reg\"" {  } { { "InsCycOp.v" "IR_reg" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/InsCycOp.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449978506189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer Datapath:DP\|InsCycOp:ICO\|Multiplexer:mux1 " "Elaborating entity \"Multiplexer\" for hierarchy \"Datapath:DP\|InsCycOp:ICO\|Multiplexer:mux1\"" {  } { { "InsCycOp.v" "mux1" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/InsCycOp.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449978506189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Increment Datapath:DP\|InsCycOp:ICO\|Increment:Incr " "Elaborating entity \"Increment\" for hierarchy \"Datapath:DP\|InsCycOp:ICO\|Increment:Incr\"" {  } { { "InsCycOp.v" "Incr" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/InsCycOp.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449978506189 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Increment.v(8) " "Verilog HDL assignment warning at Increment.v(8): truncated value with size 32 to match size of target (5)" {  } { { "Increment.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Increment.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449978506189 "|Processor|Datapath:DP|InsCycOp:ICO|Increment:Incr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Datapath:DP\|InsCycOp:ICO\|Register:PC_reg " "Elaborating entity \"Register\" for hierarchy \"Datapath:DP\|InsCycOp:ICO\|Register:PC_reg\"" {  } { { "InsCycOp.v" "PC_reg" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/InsCycOp.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449978506189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryRam Datapath:DP\|MemoryRam:RAM " "Elaborating entity \"MemoryRam\" for hierarchy \"Datapath:DP\|MemoryRam:RAM\"" {  } { { "Datapath.v" "RAM" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Datapath.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449978506199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InsSetOp Datapath:DP\|InsSetOp:ISO " "Elaborating entity \"InsSetOp\" for hierarchy \"Datapath:DP\|InsSetOp:ISO\"" {  } { { "Datapath.v" "ISO" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Datapath.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449978506199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer Datapath:DP\|InsSetOp:ISO\|Multiplexer:mux3_2 " "Elaborating entity \"Multiplexer\" for hierarchy \"Datapath:DP\|InsSetOp:ISO\|Multiplexer:mux3_2\"" {  } { { "InsSetOp.v" "mux3_2" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/InsSetOp.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449978506199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub Datapath:DP\|InsSetOp:ISO\|AddSub:AS " "Elaborating entity \"AddSub\" for hierarchy \"Datapath:DP\|InsSetOp:ISO\|AddSub:AS\"" {  } { { "InsSetOp.v" "AS" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/InsSetOp.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1449978506209 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1449978506589 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Halt GND " "Pin \"Halt\" is stuck at GND" {  } { { "Processor.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Processor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449978506609 "|Processor|Halt"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output\[0\] GND " "Pin \"Output\[0\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449978506609 "|Processor|Output[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output\[1\] GND " "Pin \"Output\[1\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449978506609 "|Processor|Output[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output\[2\] GND " "Pin \"Output\[2\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449978506609 "|Processor|Output[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output\[3\] GND " "Pin \"Output\[3\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449978506609 "|Processor|Output[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output\[4\] GND " "Pin \"Output\[4\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449978506609 "|Processor|Output[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output\[5\] GND " "Pin \"Output\[5\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449978506609 "|Processor|Output[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output\[6\] GND " "Pin \"Output\[6\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449978506609 "|Processor|Output[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Output\[7\] GND " "Pin \"Output\[7\]\" is stuck at GND" {  } { { "Processor.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Processor.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1449978506609 "|Processor|Output[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1449978506609 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1449978506625 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/output_files/Processor.map.smsg " "Generated suppressed messages file C:/Users/Prince/Desktop/ASIC/Lab2/Processor/output_files/Processor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1449978506680 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449978506800 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449978506800 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Enter " "No output dependent on input pin \"Enter\"" {  } { { "Processor.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449978506849 "|Processor|Enter"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[0\] " "No output dependent on input pin \"Input\[0\]\"" {  } { { "Processor.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449978506849 "|Processor|Input[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock " "No output dependent on input pin \"Clock\"" {  } { { "Processor.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449978506849 "|Processor|Clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset " "No output dependent on input pin \"Reset\"" {  } { { "Processor.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Processor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449978506849 "|Processor|Reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[1\] " "No output dependent on input pin \"Input\[1\]\"" {  } { { "Processor.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449978506849 "|Processor|Input[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[2\] " "No output dependent on input pin \"Input\[2\]\"" {  } { { "Processor.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449978506849 "|Processor|Input[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[3\] " "No output dependent on input pin \"Input\[3\]\"" {  } { { "Processor.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449978506849 "|Processor|Input[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[4\] " "No output dependent on input pin \"Input\[4\]\"" {  } { { "Processor.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449978506849 "|Processor|Input[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[5\] " "No output dependent on input pin \"Input\[5\]\"" {  } { { "Processor.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449978506849 "|Processor|Input[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[6\] " "No output dependent on input pin \"Input\[6\]\"" {  } { { "Processor.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449978506849 "|Processor|Input[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Input\[7\] " "No output dependent on input pin \"Input\[7\]\"" {  } { { "Processor.v" "" { Text "C:/Users/Prince/Desktop/ASIC/Lab2/Processor/Processor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449978506849 "|Processor|Input[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1449978506849 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "20 " "Implemented 20 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449978506849 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449978506849 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449978506849 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "491 " "Peak virtual memory: 491 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449978506899 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 11:48:26 2015 " "Processing ended: Sun Dec 13 11:48:26 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449978506899 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449978506899 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449978506899 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449978506899 ""}
