// Seed: 3544888134
module module_0 (
    output uwire id_0,
    input  tri   id_1,
    input  tri1  id_2,
    input  wor   id_3,
    input  tri   id_4,
    input  tri1  id_5
);
  wire id_7;
  always @(*) begin
    id_0 = id_2;
  end
  assign id_0 = 1'b0 ? id_1 : 1;
  wire id_8;
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    input wire id_2,
    input tri0 id_3,
    output tri1 id_4,
    output tri0 id_5,
    input tri0 id_6,
    input supply1 id_7,
    output tri id_8,
    input tri1 id_9,
    output tri id_10,
    input supply1 id_11,
    input tri id_12,
    input uwire id_13,
    input uwire id_14,
    input wor id_15,
    input uwire id_16
    , id_19,
    input wor id_17
);
  assign id_8 = 1;
  module_0(
      id_4, id_13, id_6, id_9, id_1, id_3
  );
endmodule
