
*** Running vivado
    with args -log design_1_runge_kutta_45_0_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_runge_kutta_45_0_3.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_runge_kutta_45_0_3.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/davide/workspaces/runge_kutta_45'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/davide/workspaces/runge_kutta_45' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.runs/design_1_runge_kutta_45_0_3_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_runge_kutta_45_0_3
Command: synth_design -top design_1_runge_kutta_45_0_3 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 134007
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2757.082 ; gain = 377.801 ; free physical = 5313 ; free virtual = 16677
Synthesis current peak Physical Memory [PSS] (MB): peak = 1983.870; parent = 1849.297; children = 134.573
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3758.520; parent = 2769.961; children = 988.559
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_runge_kutta_45_0_3' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_runge_kutta_45_0_3/synth/design_1_runge_kutta_45_0_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_k_V_RAM_AUTO_1R1W' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_k_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_k_V_RAM_AUTO_1R1W' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_k_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_yy_loc_V_RAM_AUTO_1R1W' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_yy_loc_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_yy_loc_V_RAM_AUTO_1R1W' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_yy_loc_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_tt_loc_V_RAM_AUTO_1R1W' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_tt_loc_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_tt_loc_V_RAM_AUTO_1R1W' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_tt_loc_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_c_V_RAM_AUTO_1R1W' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_c_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_c_V_RAM_AUTO_1R1W' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_c_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_e_V_RAM_AUTO_1R1W' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_e_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_e_V_RAM_AUTO_1R1W' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_e_V_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_macply' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_macply.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_mul_85s_85s_170_1_1' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_mul_85s_85s_170_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_mul_85s_85s_170_1_1' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_mul_85s_85s_170_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_macply' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_macply.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_multiply' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_multiply.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_mul_177s_177s_287_1_1' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_mul_177s_177s_287_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_mul_177s_177s_287_1_1' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_mul_177s_177s_287_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_multiply' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_multiply.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_ap_fixed_base' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_ap_fixed_base.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_ap_fixed_base' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_ap_fixed_base.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_119_1' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_119_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_flow_control_loop_pipe_sequential_init' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_flow_control_loop_pipe_sequential_init' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_119_1' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_119_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_axi_write_yy' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_axi_write_yy.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_axi_write_yy' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_axi_write_yy.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_axi_write_tt' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_axi_write_tt.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_axi_write_tt' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_axi_write_tt.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_4' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_4' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_6' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_6.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_6' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_6.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_5' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_5.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_5' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_5.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_7' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_7.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_7' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_7.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_add_constant_loop' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_add_constant_loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_mux_32_85_1_1' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_mux_32_85_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_mux_32_85_1_1' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_mux_32_85_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_add_constant_loop' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_add_constant_loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_10' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_10.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_10' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_10.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_mux_32_86_1_1' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_mux_32_86_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_mux_32_86_1_1' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_mux_32_86_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_fxp_sqrt_89_34_177_67_s' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_fxp_sqrt_89_34_177_67_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_fxp_sqrt_89_34_177_67_s' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_fxp_sqrt_89_34_177_67_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_division' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_division.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_sdiv_196ns_177s_122_200_seq_1' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_sdiv_196ns_177s_122_200_seq_1.v:88]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_sdiv_196ns_177s_122_200_seq_1_divseq' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_sdiv_196ns_177s_122_200_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_sdiv_196ns_177s_122_200_seq_1_divseq' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_sdiv_196ns_177s_122_200_seq_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_sdiv_196ns_177s_122_200_seq_1' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_sdiv_196ns_177s_122_200_seq_1.v:88]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_division' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_division.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_11' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_11.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_11' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_11.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_k_inner' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_k_inner.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_k_inner_A_ROM_AUTO_1R' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_k_inner_A_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './runge_kutta_45_runge_kutta_45_Pipeline_k_inner_A_ROM_AUTO_1R.dat' is read successfully [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_k_inner_A_ROM_AUTO_1R.v:23]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_k_inner_A_ROM_AUTO_1R' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_k_inner_A_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_k_inner' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_k_inner.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_13' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_13.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_13' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_13.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_15' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_15.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_15' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_15.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_14' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_14.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_14' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_14.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_16' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_16.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_16' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_16.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_add_constant_loop1' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_add_constant_loop1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_add_constant_loop1' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_add_constant_loop1.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_19' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_19.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_19' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_19.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop2' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop2' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop2.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_20' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_20.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_20' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_20.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_21' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_21.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_21' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_21.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_23' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_23.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_23' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_23.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_22' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_22.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_22' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_22.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_24' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_24.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_24' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_24.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_add_constant_loop3' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_add_constant_loop3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_add_constant_loop3' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_add_constant_loop3.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_27' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_27.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_27' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_27.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop4' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop4' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop4.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_28' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_28.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_28' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_28.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop5' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop5.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop5' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_sq_sum_loop5.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_update_1' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_update_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_update_1' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_update_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_update_2' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_update_2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_update_2' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_update_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_yy' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_yy.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_yy' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_yy.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt.v:10]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt.v:10]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_control_s_axi' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_control_s_axi.v:296]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_control_s_axi' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_store' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized0' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_mem' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_mem' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized0' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized1' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl__parameterized0' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl__parameterized0' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized1' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized2' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl__parameterized1' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl__parameterized1' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized2' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_store' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_load' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized3' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_mem__parameterized0' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_mem__parameterized0' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized3' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_load' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_write' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_reg_slice' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_reg_slice' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized4' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl__parameterized2' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl__parameterized2' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized4' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_throttle' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_reg_slice__parameterized0' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_reg_slice__parameterized0' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized5' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl__parameterized3' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl__parameterized3' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized5' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized6' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl__parameterized4' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl__parameterized4' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized6' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_throttle' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_reg_slice__parameterized1' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_reg_slice__parameterized1' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2355]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_write' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_read' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:1468]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_reg_slice__parameterized2' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_reg_slice__parameterized2' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized7' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl__parameterized5' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_srl__parameterized5' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_fifo__parameterized7' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:2686]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:1844]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi_read' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:1468]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_T_BUS_m_axi' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_T_BUS_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_store' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_srl' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_srl' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized0' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_mem' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_mem' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized0' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized1' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_srl__parameterized0' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_srl__parameterized0' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized1' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized2' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_srl__parameterized1' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_srl__parameterized1' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized2' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_store' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_load' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized3' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_mem__parameterized0' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_mem__parameterized0' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized3' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_load' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_write' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_reg_slice' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_reg_slice' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized4' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_srl__parameterized2' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_srl__parameterized2' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized4' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'runge_kutta_45_X_BUS_m_axi_throttle' [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2360]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_reg_slice__parameterized0' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_srl__parameterized3' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized5' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_srl__parameterized4' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'runge_kutta_45_X_BUS_m_axi_fifo__parameterized6' (0#1) [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2686]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:2355]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_X_BUS_m_axi.v:1844]
WARNING: [Synth 8-6014] Unused sequential element icmp_ln119_reg_213_pp0_iter1_reg_reg was removed.  [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_runge_kutta_45_Pipeline_VITIS_LOOP_119_1.v:286]
WARNING: [Synth 8-6014] Unused sequential element remd_reg was removed.  [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_sdiv_196ns_177s_122_200_seq_1.v:172]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_control_s_axi.v:421]
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_phi_mux_tk_prev_phi_fu_1828_p6_reg' and it is trimmed from '32' to '14' bits. [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45.v:5462]
WARNING: [Synth 8-7129] Port raddr[-1] in module runge_kutta_45_X_BUS_m_axi_srl__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[0] in module runge_kutta_45_X_BUS_m_axi_srl__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port re in module runge_kutta_45_X_BUS_m_axi_srl__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module runge_kutta_45_X_BUS_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module runge_kutta_45_X_BUS_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module runge_kutta_45_X_BUS_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module runge_kutta_45_X_BUS_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module runge_kutta_45_X_BUS_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module runge_kutta_45_X_BUS_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module runge_kutta_45_X_BUS_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module runge_kutta_45_X_BUS_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module runge_kutta_45_X_BUS_m_axi_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module runge_kutta_45_X_BUS_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[-1] in module runge_kutta_45_T_BUS_m_axi_srl__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[0] in module runge_kutta_45_T_BUS_m_axi_srl__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port re in module runge_kutta_45_T_BUS_m_axi_srl__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module runge_kutta_45_T_BUS_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[1] in module runge_kutta_45_T_BUS_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RRESP[0] in module runge_kutta_45_T_BUS_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module runge_kutta_45_T_BUS_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module runge_kutta_45_T_BUS_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[1] in module runge_kutta_45_T_BUS_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BRESP[0] in module runge_kutta_45_T_BUS_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module runge_kutta_45_T_BUS_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module runge_kutta_45_T_BUS_m_axi_srl is either unconnected or has no load
WARNING: [Synth 8-7129] Port raddr[2] in module runge_kutta_45_T_BUS_m_axi_srl__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_ARREADY in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RVALID in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[127] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[126] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[125] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[124] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[123] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[122] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[121] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[120] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[119] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[118] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[117] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[116] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[115] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[114] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[113] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[112] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[111] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[110] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[109] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[108] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[107] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[106] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[105] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[104] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[103] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[102] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[101] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[100] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[99] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[98] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[97] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[96] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[95] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[94] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[93] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[92] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[91] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[90] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[89] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[88] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[87] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[86] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[85] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[84] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[83] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[82] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[81] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[80] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[79] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[78] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[77] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[76] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[75] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[74] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[73] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[72] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[71] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[70] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[69] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[68] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[67] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[66] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[65] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[64] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[63] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[62] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[61] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[60] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[59] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[58] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[57] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_T_BUS_RDATA[56] in module runge_kutta_45_runge_kutta_45_Pipeline_last_axi_write_tt is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2960.793 ; gain = 581.512 ; free physical = 4712 ; free virtual = 16100
Synthesis current peak Physical Memory [PSS] (MB): peak = 1999.350; parent = 1864.779; children = 134.573
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3949.355; parent = 2960.797; children = 988.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2978.605 ; gain = 599.324 ; free physical = 4613 ; free virtual = 15991
Synthesis current peak Physical Memory [PSS] (MB): peak = 1999.804; parent = 1865.233; children = 134.573
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3967.168; parent = 2978.609; children = 988.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2978.605 ; gain = 599.324 ; free physical = 4608 ; free virtual = 15985
Synthesis current peak Physical Memory [PSS] (MB): peak = 1999.804; parent = 1865.233; children = 134.573
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3967.168; parent = 2978.609; children = 988.559
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2978.605 ; gain = 0.000 ; free physical = 5127 ; free virtual = 16531
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_runge_kutta_45_0_3/constraints/runge_kutta_45_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ip/design_1_runge_kutta_45_0_3/constraints/runge_kutta_45_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.runs/design_1_runge_kutta_45_0_3_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.runs/design_1_runge_kutta_45_0_3_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3186.262 ; gain = 0.000 ; free physical = 4901 ; free virtual = 16301
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3202.105 ; gain = 15.844 ; free physical = 4917 ; free virtual = 16317
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 3202.105 ; gain = 822.824 ; free physical = 4763 ; free virtual = 16187
Synthesis current peak Physical Memory [PSS] (MB): peak = 2015.674; parent = 1881.104; children = 134.573
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4158.652; parent = 3170.094; children = 988.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 3202.105 ; gain = 822.824 ; free physical = 4761 ; free virtual = 16185
Synthesis current peak Physical Memory [PSS] (MB): peak = 2015.674; parent = 1881.104; children = 134.573
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4158.652; parent = 3170.094; children = 988.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.runs/design_1_runge_kutta_45_0_3_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 3202.105 ; gain = 822.824 ; free physical = 4759 ; free virtual = 16183
Synthesis current peak Physical Memory [PSS] (MB): peak = 2015.674; parent = 1881.104; children = 134.573
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4158.652; parent = 3170.094; children = 988.559
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'remd_tmp_reg' and it is trimmed from '196' to '195' bits. [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_sdiv_196ns_177s_122_200_seq_1.v:43]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'runge_kutta_45_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'runge_kutta_45_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'runge_kutta_45_T_BUS_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'runge_kutta_45_T_BUS_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'runge_kutta_45_T_BUS_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'runge_kutta_45_T_BUS_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'runge_kutta_45_X_BUS_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'runge_kutta_45_X_BUS_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'runge_kutta_45_X_BUS_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'runge_kutta_45_X_BUS_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-3971] The signal "runge_kutta_45_c_V_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal "runge_kutta_45_e_V_RAM_AUTO_1R1W:/ram_reg" was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'runge_kutta_45_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'runge_kutta_45_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'runge_kutta_45_T_BUS_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'runge_kutta_45_T_BUS_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'runge_kutta_45_T_BUS_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'runge_kutta_45_T_BUS_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'runge_kutta_45_X_BUS_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'runge_kutta_45_X_BUS_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'runge_kutta_45_X_BUS_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'runge_kutta_45_X_BUS_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 3202.105 ; gain = 822.824 ; free physical = 8735 ; free virtual = 20132
Synthesis current peak Physical Memory [PSS] (MB): peak = 2080.511; parent = 1932.479; children = 148.032
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4158.652; parent = 3170.094; children = 988.559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input  197 Bit       Adders := 1     
	   2 Input  196 Bit       Adders := 1     
	   3 Input  178 Bit       Adders := 1     
	   2 Input  177 Bit       Adders := 2     
	   2 Input  122 Bit       Adders := 1     
	   3 Input   87 Bit       Adders := 1     
	   2 Input   86 Bit       Adders := 1     
	   2 Input   85 Bit       Adders := 9     
	   3 Input   85 Bit       Adders := 1     
	   2 Input   64 Bit       Adders := 15    
	   3 Input   64 Bit       Adders := 1     
	   2 Input   54 Bit       Adders := 6     
	   2 Input   52 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 25    
	   3 Input   32 Bit       Adders := 3     
	   2 Input   15 Bit       Adders := 8     
	   3 Input   15 Bit       Adders := 5     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 23    
	   3 Input   11 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 4     
	   2 Input    8 Bit       Adders := 6     
	   2 Input    7 Bit       Adders := 5     
	   4 Input    6 Bit       Adders := 1     
	   3 Input    6 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 6     
	   2 Input    5 Bit       Adders := 20    
	   2 Input    4 Bit       Adders := 45    
	   2 Input    3 Bit       Adders := 42    
	   2 Input    2 Bit       Adders := 31    
+---XORs : 
	   2 Input      1 Bit         XORs := 29    
+---Registers : 
	              200 Bit    Registers := 1     
	              197 Bit    Registers := 1     
	              196 Bit    Registers := 3     
	              195 Bit    Registers := 1     
	              178 Bit    Registers := 1     
	              177 Bit    Registers := 9     
	              176 Bit    Registers := 1     
	              145 Bit    Registers := 2     
	              144 Bit    Registers := 2     
	              130 Bit    Registers := 2     
	              129 Bit    Registers := 4     
	              128 Bit    Registers := 4     
	              122 Bit    Registers := 3     
	               96 Bit    Registers := 12    
	               89 Bit    Registers := 4     
	               86 Bit    Registers := 26    
	               85 Bit    Registers := 149   
	               72 Bit    Registers := 6     
	               64 Bit    Registers := 36    
	               60 Bit    Registers := 7     
	               55 Bit    Registers := 1     
	               52 Bit    Registers := 4     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 32    
	               31 Bit    Registers := 1     
	               20 Bit    Registers := 4     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 5     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 17    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 29    
	                3 Bit    Registers := 35    
	                2 Bit    Registers := 58    
	                1 Bit    Registers := 376   
+---Multipliers : 
	            177x177  Multipliers := 1     
	              85x85  Multipliers := 1     
+---RAMs : 
	            2040K Bit	(24576 X 85 bit)          RAMs := 1     
	             340K Bit	(4096 X 85 bit)          RAMs := 1     
	               3K Bit	(42 X 85 bit)          RAMs := 1     
	               2K Bit	(15 X 144 bit)          RAMs := 2     
	               1K Bit	(6 X 177 bit)          RAMs := 1     
	               1K Bit	(15 X 130 bit)          RAMs := 2     
	              510 Bit	(6 X 85 bit)          RAMs := 1     
+---Muxes : 
	 201 Input  200 Bit        Muxes := 1     
	   2 Input  196 Bit        Muxes := 3     
	   2 Input  195 Bit        Muxes := 1     
	   2 Input  178 Bit        Muxes := 1     
	   2 Input  177 Bit        Muxes := 10    
	   2 Input  176 Bit        Muxes := 1     
	   2 Input  129 Bit        Muxes := 2     
	   2 Input  128 Bit        Muxes := 7     
	   2 Input  122 Bit        Muxes := 3     
	 102 Input  101 Bit        Muxes := 1     
	   2 Input  101 Bit        Muxes := 2     
	   2 Input  100 Bit        Muxes := 1     
	   2 Input   96 Bit        Muxes := 5     
	   2 Input   94 Bit        Muxes := 1     
	   2 Input   93 Bit        Muxes := 1     
	   2 Input   92 Bit        Muxes := 2     
	   2 Input   91 Bit        Muxes := 1     
	   4 Input   89 Bit        Muxes := 1     
	   2 Input   89 Bit        Muxes := 1     
	   3 Input   87 Bit        Muxes := 1     
	   2 Input   86 Bit        Muxes := 20    
	   2 Input   85 Bit        Muxes := 133   
	   2 Input   80 Bit        Muxes := 1     
	   2 Input   78 Bit        Muxes := 1     
	   2 Input   77 Bit        Muxes := 1     
	   2 Input   76 Bit        Muxes := 2     
	   2 Input   74 Bit        Muxes := 1     
	   2 Input   72 Bit        Muxes := 3     
	   2 Input   69 Bit        Muxes := 1     
	   2 Input   67 Bit        Muxes := 1     
	   3 Input   65 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 29    
	  31 Input   60 Bit        Muxes := 1     
	   2 Input   58 Bit        Muxes := 1     
	   2 Input   57 Bit        Muxes := 1     
	   4 Input   56 Bit        Muxes := 1     
	   2 Input   56 Bit        Muxes := 2     
	   2 Input   55 Bit        Muxes := 1     
	   2 Input   54 Bit        Muxes := 15    
	   2 Input   53 Bit        Muxes := 1     
	   2 Input   52 Bit        Muxes := 5     
	   2 Input   51 Bit        Muxes := 1     
	   2 Input   49 Bit        Muxes := 1     
	   2 Input   46 Bit        Muxes := 1     
	   2 Input   44 Bit        Muxes := 1     
	   2 Input   42 Bit        Muxes := 1     
	   2 Input   41 Bit        Muxes := 1     
	   2 Input   38 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 1     
	   2 Input   35 Bit        Muxes := 1     
	   2 Input   34 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 10    
	  25 Input   32 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   25 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 7     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	   4 Input   12 Bit        Muxes := 4     
	   2 Input   12 Bit        Muxes := 6     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 12    
	   4 Input    8 Bit        Muxes := 4     
	  65 Input    7 Bit        Muxes := 4     
	  66 Input    7 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 14    
	  25 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 57    
	   4 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 25    
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 117   
	   3 Input    2 Bit        Muxes := 30    
	   4 Input    2 Bit        Muxes := 10    
	   2 Input    1 Bit        Muxes := 489   
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 25 [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_mul_85s_85s_170_1_1.v:19]
DSP Report: Generating DSP mul_85s_85s_170_1_1_U56/dout, operation Mode is: A*B.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: Generating DSP mul_85s_85s_170_1_1_U56/dout, operation Mode is: A*B.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: Generating DSP mul_85s_85s_170_1_1_U56/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: Generating DSP mul_85s_85s_170_1_1_U56/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: Generating DSP mul_85s_85s_170_1_1_U56/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: Generating DSP mul_85s_85s_170_1_1_U56/dout, operation Mode is: A*B.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: Generating DSP mul_85s_85s_170_1_1_U56/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: Generating DSP mul_85s_85s_170_1_1_U56/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: Generating DSP mul_85s_85s_170_1_1_U56/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: Generating DSP mul_85s_85s_170_1_1_U56/dout, operation Mode is: A*B.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: Generating DSP mul_85s_85s_170_1_1_U56/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: Generating DSP mul_85s_85s_170_1_1_U56/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: Generating DSP mul_85s_85s_170_1_1_U56/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: Generating DSP mul_85s_85s_170_1_1_U56/dout, operation Mode is: A*B.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: Generating DSP mul_85s_85s_170_1_1_U56/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: Generating DSP mul_85s_85s_170_1_1_U56/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: Generating DSP mul_85s_85s_170_1_1_U56/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: Generating DSP mul_85s_85s_170_1_1_U56/dout, operation Mode is: A*B.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: Generating DSP mul_85s_85s_170_1_1_U56/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: Generating DSP mul_85s_85s_170_1_1_U56/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: Generating DSP mul_85s_85s_170_1_1_U56/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: Generating DSP mul_85s_85s_170_1_1_U56/dout, operation Mode is: A*B.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: Generating DSP mul_85s_85s_170_1_1_U56/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: Generating DSP mul_85s_85s_170_1_1_U56/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: Generating DSP mul_85s_85s_170_1_1_U56/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
DSP Report: operator mul_85s_85s_170_1_1_U56/dout is absorbed into DSP mul_85s_85s_170_1_1_U56/dout.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 101 [/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.gen/sources_1/bd/design_1/ipshared/af7c/hdl/verilog/runge_kutta_45_mul_177s_177s_287_1_1.v:19]
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
DSP Report: Generating DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout is absorbed into DSP grp_multiply_fu_2362/mul_177s_177s_287_1_1_U72/dout.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal "runge_kutta_45__GB0/e_V_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[109]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[108]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[108]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[107]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[107]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[106]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[106]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[105]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[105]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[104]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[104]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[103]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[103]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[102]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[102]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[101]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[101]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[100]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[100]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[99]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[99]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[98]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[98]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[97]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[97]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[96]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[96]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[95]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[95]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[94]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[94]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[93]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[93]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[92]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[92]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[91]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[91]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[90]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[90]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[89]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[89]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[88]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[88]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[87]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[87]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[86]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[86]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[85]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[85]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[84]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[84]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[83]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[83]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[82]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[82]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[81]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[81]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[80]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[80]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[79]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[79]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[78]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[78]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[77]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[77]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[76]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[76]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[75]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[75]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[74]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[74]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[73]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[73]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[72]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[72]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[71]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[71]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[70]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[70]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[69]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[69]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[68]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[68]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[67]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[67]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[66]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[66]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[65]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[65]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[64]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[64]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[63]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[63]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[62]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[62]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[61]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[61]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[60]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[60]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[59]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[59]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[58]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[58]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[57]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[57]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[56]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[56]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[55]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[55]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[54]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[54]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[53]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[53]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[52]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[52]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[51]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[51]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[50]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[50]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[49]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[49]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[48]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[48]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[47]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[47]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[46]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[46]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[45]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[45]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[44]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[44]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[43]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[43]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[42]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[42]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[41]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[41]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[40]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[40]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[39]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[39]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[38]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[38]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[37]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[37]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[36]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[36]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[35]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[35]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[34]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[34]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[33]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[33]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[32]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[32]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[31]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[30]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[29]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[28]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[27]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[26]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[25]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[25]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[24]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[24]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[23]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[23]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[22]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[22]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[21]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[21]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[20]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[20]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[19]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[19]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[18]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[18]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[17]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[17]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[16]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[16]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[15]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[14]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[13]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[12]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[11]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[10]' (FDE) to 'grp_division_fu_2526/sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[9]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_division_fu_2526/\sdiv_196ns_177s_122_200_seq_1_U68/dividend0_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_runge_kutta_45_Pipeline_sq_sum_loop5_fu_2752/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_runge_kutta_45_Pipeline_sq_sum_loop5_fu_2752/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_runge_kutta_45_Pipeline_sq_sum_loop4_fu_2736/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_runge_kutta_45_Pipeline_sq_sum_loop4_fu_2736/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_runge_kutta_45_Pipeline_add_constant_loop3_fu_2712/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_runge_kutta_45_Pipeline_add_constant_loop3_fu_2712/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_runge_kutta_45_Pipeline_21_fu_2664/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_runge_kutta_45_Pipeline_21_fu_2664/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_runge_kutta_45_Pipeline_22_fu_2688/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_runge_kutta_45_Pipeline_22_fu_2688/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_runge_kutta_45_Pipeline_sq_sum_loop2_fu_2644/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_runge_kutta_45_Pipeline_sq_sum_loop2_fu_2644/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_runge_kutta_45_Pipeline_k_inner_fu_2540/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_runge_kutta_45_Pipeline_k_inner_fu_2540/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_2513/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_runge_kutta_45_Pipeline_sq_sum_loop_fu_2513/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_division_fu_2526/\sdiv_196ns_177s_122_200_seq_1_U68/runge_kutta_45_sdiv_196ns_177s_122_200_seq_1_divseq_u/dividend0_reg[78] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_division_fu_2526/\sdiv_196ns_177s_122_200_seq_1_U68/runge_kutta_45_sdiv_196ns_177s_122_200_seq_1_divseq_u/dividend0_reg[109] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_runge_kutta_45_Pipeline_10_fu_2505/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_runge_kutta_45_Pipeline_10_fu_2505/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_runge_kutta_45_Pipeline_19_fu_2632/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_runge_kutta_45_Pipeline_19_fu_2632/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_runge_kutta_45_Pipeline_20_fu_2652/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_runge_kutta_45_Pipeline_20_fu_2652/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_runge_kutta_45_Pipeline_28_fu_2744/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_runge_kutta_45_Pipeline_28_fu_2744/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_runge_kutta_45_Pipeline_27_fu_2728/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_runge_kutta_45_Pipeline_27_fu_2728/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln45_reg_6566_reg[54] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_runge_kutta_45_Pipeline_16_fu_2599/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_runge_kutta_45_Pipeline_16_fu_2599/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_runge_kutta_45_Pipeline_11_fu_2532/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_runge_kutta_45_Pipeline_11_fu_2532/ap_done_reg_reg)
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (T_BUS_m_axi_U/\store_unit/tmp_addr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (T_BUS_m_axi_U/\load_unit/tmp_addr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (X_BUS_m_axi_U/\store_unit/tmp_addr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (X_BUS_m_axi_U/\load_unit/tmp_addr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (T_BUS_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (T_BUS_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (T_BUS_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (X_BUS_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (X_BUS_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (X_BUS_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (T_BUS_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (T_BUS_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal "runge_kutta_45__GB5/c_V_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM c_V_U/ram_reg to conserve power
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:23 . Memory (MB): peak = 3202.105 ; gain = 822.824 ; free physical = 7133 ; free virtual = 18566
Synthesis current peak Physical Memory [PSS] (MB): peak = 9989.310; parent = 2001.282; children = 8046.250
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16093.602; parent = 3174.012; children = 12923.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+--------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name         | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|runge_kutta_45__GB0 | e_V_U/ram_reg                            | 6 x 177(NO_CHANGE)     | W |   | 6 x 177(READ_FIRST)    | W | R | Port A and B     | 0      | 5      | 
|runge_kutta_45__GB3 | k_V_U/ram_reg                            | 42 x 85(READ_FIRST)    | W | R | 42 x 85(WRITE_FIRST)   |   | R | Port A and B     | 1      | 2      | 
|X_BUS_m_axi_U       | store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 144(READ_FIRST)   | W |   | 15 x 144(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|X_BUS_m_axi_U       | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 15 x 130(READ_FIRST)   | W |   | 15 x 130(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|T_BUS_m_axi_U       | store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 144(READ_FIRST)   | W |   | 15 x 144(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|T_BUS_m_axi_U       | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 15 x 130(READ_FIRST)   | W |   | 15 x 130(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|runge_kutta_45__GB5 | tt_loc_V_U/ram_reg                       | 4 K x 85(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 9      | 
|runge_kutta_45__GB5 | c_V_U/ram_reg                            | 6 x 85(NO_CHANGE)      | W |   | 6 x 85(READ_FIRST)     | W | R | Port A and B     | 1      | 2      | 
|runge_kutta_45__GB7 | yy_loc_V_U/ram_reg                       | 24 K x 85(READ_FIRST)  | W | R | 24 K x 85(WRITE_FIRST) |   | R | Port A and B     | 0      | 85     | 
+--------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name           | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|runge_kutta_45_macply | A*B            | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | PCIN+A*B       | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | (PCIN>>17)+A*B | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | PCIN+A*B       | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | PCIN+A*B       | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | (PCIN>>17)+A*B | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | PCIN+A*B       | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | (PCIN>>17)+A*B | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | (PCIN>>17)+A*B | 18     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | PCIN+A*B       | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | (PCIN>>17)+A*B | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 24     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 24     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 24     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 24     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 24     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 24     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 24     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 24     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 24     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 24     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 24     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 24     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 24     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 24     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 24     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 18     | 18     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 24     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 24     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 24     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B            | 24     | 18     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:29 . Memory (MB): peak = 3202.105 ; gain = 822.824 ; free physical = 6945 ; free virtual = 18417
Synthesis current peak Physical Memory [PSS] (MB): peak = 9989.310; parent = 2125.185; children = 8046.250
Synthesis current peak Virtual Memory [VSS] (MB): peak = 16093.602; parent = 3174.012; children = 12923.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5584] The signal "inst/k_V_U/ram_reg" is implemented as distributed LUT RAM for the following reason(s): The timing constraints suggest that the chosen mapping will yield better timing results.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:05:53 ; elapsed = 00:06:23 . Memory (MB): peak = 5816.090 ; gain = 3436.809 ; free physical = 6397 ; free virtual = 17931
Synthesis current peak Physical Memory [PSS] (MB): peak = 12168.656; parent = 4388.192; children = 8046.250
Synthesis current peak Virtual Memory [VSS] (MB): peak = 18739.602; parent = 5816.094; children = 12923.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+--------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name         | RTL Object                               | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|X_BUS_m_axi_U       | store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 144(READ_FIRST)   | W |   | 15 x 144(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|X_BUS_m_axi_U       | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 15 x 130(READ_FIRST)   | W |   | 15 x 130(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|T_BUS_m_axi_U       | store_unit/buff_wdata/U_fifo_mem/mem_reg | 15 x 144(READ_FIRST)   | W |   | 15 x 144(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|T_BUS_m_axi_U       | load_unit/buff_rdata/U_fifo_mem/mem_reg  | 15 x 130(READ_FIRST)   | W |   | 15 x 130(WRITE_FIRST)  |   | R | Port A and B     | 0      | 2      | 
|runge_kutta_45__GB5 | tt_loc_V_U/ram_reg                       | 4 K x 85(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 9      | 
|runge_kutta_45__GB5 | c_V_U/ram_reg                            | 6 x 85(NO_CHANGE)      | W |   | 6 x 85(READ_FIRST)     | W | R | Port A and B     | 1      | 2      | 
|runge_kutta_45__GB7 | yy_loc_V_U/ram_reg                       | 24 K x 85(READ_FIRST)  | W | R | 24 K x 85(WRITE_FIRST) |   | R | Port A and B     | 0      | 85     | 
|runge_kutta_45__GB0 | e_V_U/ram_reg                            | 6 x 177(NO_CHANGE)     | W |   | 6 x 177(READ_FIRST)    | W | R | Port A and B     | 0      | 5      | 
+--------------------+------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
-------NONE-------
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_16 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_17 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_18 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_19 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_20 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_21 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_22 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_23 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_24 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_25 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_26 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_27 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_28 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_29 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_30 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_31 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_32 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_32 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_33 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_34 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_34 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_35 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_36 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_36 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_37 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_37 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_38 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_38 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_39 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_39 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_40 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_40 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_41 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_41 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_42 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_42 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_43 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_44 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_44 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_45 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_45 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_46 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_46 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_47 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_47 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_48 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_48 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_49 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_759_7/yy_loc_V_U/ram_reg_0_49 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:06:59 ; elapsed = 00:07:39 . Memory (MB): peak = 5828.016 ; gain = 3448.734 ; free physical = 5563 ; free virtual = 17048
Synthesis current peak Physical Memory [PSS] (MB): peak = 12168.656; parent = 4388.192; children = 9711.548
Synthesis current peak Virtual Memory [VSS] (MB): peak = 20505.613; parent = 5824.102; children = 14681.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:07:11 ; elapsed = 00:07:51 . Memory (MB): peak = 5828.016 ; gain = 3448.734 ; free physical = 5545 ; free virtual = 17085
Synthesis current peak Physical Memory [PSS] (MB): peak = 12168.656; parent = 4388.192; children = 9711.548
Synthesis current peak Virtual Memory [VSS] (MB): peak = 20505.613; parent = 5824.102; children = 14681.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:07:12 ; elapsed = 00:07:52 . Memory (MB): peak = 5828.016 ; gain = 3448.734 ; free physical = 5545 ; free virtual = 17085
Synthesis current peak Physical Memory [PSS] (MB): peak = 12168.656; parent = 4388.192; children = 9711.548
Synthesis current peak Virtual Memory [VSS] (MB): peak = 20505.613; parent = 5824.102; children = 14681.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:07:17 ; elapsed = 00:07:57 . Memory (MB): peak = 5828.016 ; gain = 3448.734 ; free physical = 5545 ; free virtual = 17085
Synthesis current peak Physical Memory [PSS] (MB): peak = 12168.656; parent = 4388.192; children = 9711.548
Synthesis current peak Virtual Memory [VSS] (MB): peak = 20505.613; parent = 5824.102; children = 14681.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:07:17 ; elapsed = 00:07:57 . Memory (MB): peak = 5828.016 ; gain = 3448.734 ; free physical = 5545 ; free virtual = 17085
Synthesis current peak Physical Memory [PSS] (MB): peak = 12168.656; parent = 4388.192; children = 9711.548
Synthesis current peak Virtual Memory [VSS] (MB): peak = 20505.613; parent = 5824.102; children = 14681.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:07:19 ; elapsed = 00:07:59 . Memory (MB): peak = 5828.016 ; gain = 3448.734 ; free physical = 5545 ; free virtual = 17085
Synthesis current peak Physical Memory [PSS] (MB): peak = 12168.656; parent = 4388.192; children = 9711.548
Synthesis current peak Virtual Memory [VSS] (MB): peak = 20505.613; parent = 5824.102; children = 14681.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:07:19 ; elapsed = 00:08:00 . Memory (MB): peak = 5828.016 ; gain = 3448.734 ; free physical = 5535 ; free virtual = 17087
Synthesis current peak Physical Memory [PSS] (MB): peak = 12168.656; parent = 4388.192; children = 9711.548
Synthesis current peak Virtual Memory [VSS] (MB): peak = 20505.613; parent = 5824.102; children = 14681.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------+--------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name    | RTL Name                                                                                   | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------+--------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|runge_kutta_45 | grp_runge_kutta_45_Pipeline_last_axi_write_tt_fu_2785/ap_loop_exit_ready_pp0_iter6_reg_reg | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+---------------+--------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[3]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__1     | mem_reg[6]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__2     | mem_reg[3]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[6]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__4     | mem_reg[6]  | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[14] | 145    | 145        | 145    | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[3]  | 96     | 96         | 96     | 0       | 0      | 0      | 0      | 
|dsrl__7     | mem_reg[6]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__8     | mem_reg[3]  | 1      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[6]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__10    | mem_reg[6]  | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[14] | 145    | 145        | 145    | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+----------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name           | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|runge_kutta_45_macply | A*B          | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | PCIN+A*B     | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | PCIN+A*B     | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | PCIN+A*B     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | PCIN+A*B     | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | PCIN+A*B     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | PCIN+A*B     | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | PCIN+A*B     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | PCIN>>17+A*B | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | PCIN+A*B     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | PCIN+A*B     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | PCIN>>17+A*B | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | PCIN+A*B     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | A*B          | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | PCIN>>17+A*B | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | PCIN+A*B     | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45_macply | PCIN>>17+A*B | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 0      | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 0      | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 0      | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 0      | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 0      | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 0      | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 0      | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 0      | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 0      | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 0      | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 0      | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 0      | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 0      | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 0      | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 0      | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 0      | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 0      | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 0      | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 0      | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 0      | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 0      | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 0      | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 0      | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 0      | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 30     | 17     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 0      | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 0      | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 30     | 0      | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 30     | 17     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 0      | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 30     | 0      | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 30     | 17     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 30     | 0      | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 30     | 17     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 30     | 17     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 30     | 17     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 30     | 17     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 30     | 17     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 30     | 17     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 30     | 17     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 30     | 17     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 30     | 17     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 17     | 17     | -      | -      | 38     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 30     | 17     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 30     | 17     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 30     | 17     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|runge_kutta_45__GB0   | A*B          | 30     | 17     | -      | -      | 43     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |  2274|
|2     |DSP48E1  |   125|
|3     |LUT1     |  1387|
|4     |LUT2     |  2754|
|5     |LUT3     |  9652|
|6     |LUT4     |  7556|
|7     |LUT5     |  7005|
|8     |LUT6     | 11390|
|9     |MUXF7    |    98|
|10    |RAM16X1D |    85|
|11    |RAM32X1D |    85|
|12    |RAMB18E1 |     2|
|14    |RAMB36E1 |   109|
|20    |SRL16E   |   768|
|21    |FDRE     | 25223|
|22    |FDSE     |    64|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:07:19 ; elapsed = 00:08:00 . Memory (MB): peak = 5828.016 ; gain = 3448.734 ; free physical = 5535 ; free virtual = 17085
Synthesis current peak Physical Memory [PSS] (MB): peak = 12168.656; parent = 4388.192; children = 9711.548
Synthesis current peak Virtual Memory [VSS] (MB): peak = 20505.613; parent = 5824.102; children = 14681.516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 317 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:07:15 ; elapsed = 00:07:56 . Memory (MB): peak = 5828.016 ; gain = 3225.234 ; free physical = 14294 ; free virtual = 25838
Synthesis Optimization Complete : Time (s): cpu = 00:07:23 ; elapsed = 00:08:02 . Memory (MB): peak = 5828.016 ; gain = 3448.734 ; free physical = 14307 ; free virtual = 25837
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.47 . Memory (MB): peak = 5828.016 ; gain = 0.000 ; free physical = 14264 ; free virtual = 25791
INFO: [Netlist 29-17] Analyzing 2778 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5864.113 ; gain = 0.000 ; free physical = 14165 ; free virtual = 25690
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 170 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 85 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 85 instances

Synth Design complete, checksum: 3dd15d10
INFO: [Common 17-83] Releasing license: Synthesis
567 Infos, 112 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:07:35 ; elapsed = 00:08:14 . Memory (MB): peak = 5864.113 ; gain = 3815.426 ; free physical = 14482 ; free virtual = 26008
INFO: [Common 17-1381] The checkpoint '/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.runs/design_1_runge_kutta_45_0_3_synth_1/design_1_runge_kutta_45_0_3.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_runge_kutta_45_0_3, cache-ID = 09fa627d22dc27dd
INFO: [Coretcl 2-1174] Renamed 157 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/davide/workspaces/runge_kutta_45/rk45_vivado/rk45_vivado.runs/design_1_runge_kutta_45_0_3_synth_1/design_1_runge_kutta_45_0_3.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_runge_kutta_45_0_3_utilization_synth.rpt -pb design_1_runge_kutta_45_0_3_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun 26 15:40:07 2023...
