<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F401RE: STM32F401RE_REGISTER_BITS.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32F401RE
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">STM32F401RE_REGISTER_BITS.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="STM32F401RE__REGISTER__BITS_8h__dep__incl.png" border="0" usemap="#aSTM32F401RE__REGISTER__BITS_8hdep" alt=""/></div>
<map name="aSTM32F401RE__REGISTER__BITS_8hdep" id="aSTM32F401RE__REGISTER__BITS_8hdep">
<area shape="rect" title=" " alt="" coords="1057,5,1244,47"/>
<area shape="rect" href="STM32F401RE__SPI__DRIVER_8h.html" title=" " alt="" coords="1045,95,1256,121"/>
<area shape="rect" href="STM32F401RE_8h.html" title="This file contains the base definitions for the STM32F401RE microcontroller." alt="" coords="1087,169,1214,196"/>
<area shape="rect" href="STM32F401RE__SPI__DRIVER_8c.html" title=" " alt="" coords="1238,169,1447,196"/>
<area shape="rect" href="NUCLEO__F401_8h.html" title=" " alt="" coords="453,244,579,271"/>
<area shape="rect" href="STM32F401RE__GPIO__DRIVER_8h.html" title=" " alt="" coords="925,244,1147,271"/>
<area shape="rect" href="stm32f401xx__i2c__driver_8h.html" title=" " alt="" coords="1171,244,1362,271"/>
<area shape="rect" href="system__stm32f4xx_8c.html" title="CMSIS Cortex&#45;M4 Device Peripheral Access Layer System Source File." alt="" coords="1386,244,1545,271"/>
<area shape="rect" href="main_8c.html" title=" " alt="" coords="5,319,72,345"/>
<area shape="rect" href="NUCLEO__F401_8c.html" title=" " alt="" coords="97,319,223,345"/>
<area shape="rect" href="EX1__TOGGLE__BLINKY_8c.html" title=" " alt="" coords="248,319,419,345"/>
<area shape="rect" href="EX2__INTERRUPTS_8c.html" title=" " alt="" coords="443,319,589,345"/>
<area shape="rect" href="EX3__SPI__SEND_8c.html" title=" " alt="" coords="613,319,741,345"/>
<area shape="rect" href="EX4__SPI__TX__RX_8c.html" title=" " alt="" coords="766,319,901,345"/>
<area shape="rect" href="STM32F401RE__GPIO__DRIVER_8c.html" title=" " alt="" coords="925,319,1147,345"/>
<area shape="rect" href="stm32f401xx__i2c__driver_8c.html" title=" " alt="" coords="1171,319,1362,345"/>
</map>
</div>
</div>
<p><a href="STM32F401RE__REGISTER__BITS_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">DR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Data Register </p>
</div></td></tr>
<tr class="memitem:ga20402272f26f47e51f170d6c3e44793f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga20402272f26f47e51f170d6c3e44793f">CRC_CR_DR</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga20402272f26f47e51f170d6c3e44793f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[32-bit] Data Register bits  <a href="group__CRC.html#ga20402272f26f47e51f170d6c3e44793f">More...</a><br /></td></tr>
<tr class="separator:ga20402272f26f47e51f170d6c3e44793f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada596183c4087696c486546e88176038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gada596183c4087696c486546e88176038">ADC_DR_DATA</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gada596183c4087696c486546e88176038"><td class="mdescLeft">&#160;</td><td class="mdescRight">[16-bit] Regular data  <a href="group__CRC.html#gada596183c4087696c486546e88176038">More...</a><br /></td></tr>
<tr class="separator:gada596183c4087696c486546e88176038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba04cbc99cf442c7e6155bef625c5663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gaba04cbc99cf442c7e6155bef625c5663">RTC_DR_DU</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaba04cbc99cf442c7e6155bef625c5663"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] Date units in BCD format  <a href="group__CRC.html#gaba04cbc99cf442c7e6155bef625c5663">More...</a><br /></td></tr>
<tr class="separator:gaba04cbc99cf442c7e6155bef625c5663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52e40cec8161ee20176d92d547fef350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga52e40cec8161ee20176d92d547fef350">RTC_DR_DT</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga52e40cec8161ee20176d92d547fef350"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Date tens in BCD format  <a href="group__CRC.html#ga52e40cec8161ee20176d92d547fef350">More...</a><br /></td></tr>
<tr class="separator:ga52e40cec8161ee20176d92d547fef350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9221f60ccf3581f3c543fdedddf4372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gac9221f60ccf3581f3c543fdedddf4372">RTC_DR_MU</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gac9221f60ccf3581f3c543fdedddf4372"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] Month units in BCD format  <a href="group__CRC.html#gac9221f60ccf3581f3c543fdedddf4372">More...</a><br /></td></tr>
<tr class="separator:gac9221f60ccf3581f3c543fdedddf4372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26f0d3ce1c6c6785bd8fbae556f68b31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga26f0d3ce1c6c6785bd8fbae556f68b31">RTC_DR_MT</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga26f0d3ce1c6c6785bd8fbae556f68b31"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Month tens in BCD format  <a href="group__CRC.html#ga26f0d3ce1c6c6785bd8fbae556f68b31">More...</a><br /></td></tr>
<tr class="separator:ga26f0d3ce1c6c6785bd8fbae556f68b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f46c349f75a31973e094729fe96543f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga6f46c349f75a31973e094729fe96543f">RTC_DR_WDU</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:ga6f46c349f75a31973e094729fe96543f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Week day units  <a href="group__CRC.html#ga6f46c349f75a31973e094729fe96543f">More...</a><br /></td></tr>
<tr class="separator:ga6f46c349f75a31973e094729fe96543f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd1bdc8fad3fdeb14058c9158f39ae9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gafd1bdc8fad3fdeb14058c9158f39ae9e">RTC_DR_YU</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gafd1bdc8fad3fdeb14058c9158f39ae9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] Year units in BCD format  <a href="group__CRC.html#gafd1bdc8fad3fdeb14058c9158f39ae9e">More...</a><br /></td></tr>
<tr class="separator:gafd1bdc8fad3fdeb14058c9158f39ae9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14d55b6d841825ec65736e08c09b1d83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga14d55b6d841825ec65736e08c09b1d83">RTC_DR_YT</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:ga14d55b6d841825ec65736e08c09b1d83"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] Year tens in BCD format  <a href="group__CRC.html#ga14d55b6d841825ec65736e08c09b1d83">More...</a><br /></td></tr>
<tr class="separator:ga14d55b6d841825ec65736e08c09b1d83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac43021a4a7f79672d27c36a469b301d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gac43021a4a7f79672d27c36a469b301d5">I2C_DR_DR</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gac43021a4a7f79672d27c36a469b301d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">[8-bit] 8-bit data register  <a href="group__CRC.html#gac43021a4a7f79672d27c36a469b301d5">More...</a><br /></td></tr>
<tr class="separator:gac43021a4a7f79672d27c36a469b301d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">IDR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Independent Data Register </p>
</div></td></tr>
<tr class="memitem:gae9a0feb3cf1d8c5871e663ca4a174cc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gae9a0feb3cf1d8c5871e663ca4a174cc0">CRC_IDR_IDR</a></td></tr>
<tr class="memdesc:gae9a0feb3cf1d8c5871e663ca4a174cc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">[8-bit] General purpose register bits  <a href="group__CRC.html#gae9a0feb3cf1d8c5871e663ca4a174cc0">More...</a><br /></td></tr>
<tr class="separator:gae9a0feb3cf1d8c5871e663ca4a174cc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">CR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Control Register </p>
</div></td></tr>
<tr class="memitem:ga7d57481fb891a0964b40f721354c56d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga7d57481fb891a0964b40f721354c56d7">CRC_CR_RESET</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga7d57481fb891a0964b40f721354c56d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Reset bit  <a href="group__CRC.html#ga7d57481fb891a0964b40f721354c56d7">More...</a><br /></td></tr>
<tr class="separator:ga7d57481fb891a0964b40f721354c56d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aeb8d6f2539b0a3a4b851aeba0eea66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66">PWR_CR_LPDS</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga3aeb8d6f2539b0a3a4b851aeba0eea66"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Low-power deepsleep  <a href="group__CRC.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66">More...</a><br /></td></tr>
<tr class="separator:ga3aeb8d6f2539b0a3a4b851aeba0eea66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c8075e98772470804c9e3fe74984115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga8c8075e98772470804c9e3fe74984115">PWR_CR_PDDS</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga8c8075e98772470804c9e3fe74984115"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Power-down deepsleep  <a href="group__CRC.html#ga8c8075e98772470804c9e3fe74984115">More...</a><br /></td></tr>
<tr class="separator:ga8c8075e98772470804c9e3fe74984115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3928de64f633b84770b1cfecea702fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga3928de64f633b84770b1cfecea702fa7">PWR_CR_CWUF</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga3928de64f633b84770b1cfecea702fa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Clear wakeup flag  <a href="group__CRC.html#ga3928de64f633b84770b1cfecea702fa7">More...</a><br /></td></tr>
<tr class="separator:ga3928de64f633b84770b1cfecea702fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab44484cacc35c80cf82eb011d6cbe13a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gab44484cacc35c80cf82eb011d6cbe13a">PWR_CR_CSBF</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gab44484cacc35c80cf82eb011d6cbe13a"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Clear standy flag  <a href="group__CRC.html#gab44484cacc35c80cf82eb011d6cbe13a">More...</a><br /></td></tr>
<tr class="separator:gab44484cacc35c80cf82eb011d6cbe13a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05d5c39759e69a294c0ab9bea8f142e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga05d5c39759e69a294c0ab9bea8f142e5">PWR_CR_PVDE</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga05d5c39759e69a294c0ab9bea8f142e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Power voltage detector enable  <a href="group__CRC.html#ga05d5c39759e69a294c0ab9bea8f142e5">More...</a><br /></td></tr>
<tr class="separator:ga05d5c39759e69a294c0ab9bea8f142e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac73c24d43953c7598e42acdd4c4e7435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gac73c24d43953c7598e42acdd4c4e7435">PWR_CR_PLS</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gac73c24d43953c7598e42acdd4c4e7435"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Power voltage detection level selection  <a href="group__CRC.html#gac73c24d43953c7598e42acdd4c4e7435">More...</a><br /></td></tr>
<tr class="separator:gac73c24d43953c7598e42acdd4c4e7435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c65ab845794ef48f09faa2ee44f718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gaf5c65ab845794ef48f09faa2ee44f718">PWR_CR_DBP</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gaf5c65ab845794ef48f09faa2ee44f718"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Disable backup domain write protection  <a href="group__CRC.html#gaf5c65ab845794ef48f09faa2ee44f718">More...</a><br /></td></tr>
<tr class="separator:gaf5c65ab845794ef48f09faa2ee44f718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc01f8b6d4bd0294f745fde6d8e57002"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gafc01f8b6d4bd0294f745fde6d8e57002">PWR_CR_FPDS</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:gafc01f8b6d4bd0294f745fde6d8e57002"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Flash power-down in stop mode  <a href="group__CRC.html#gafc01f8b6d4bd0294f745fde6d8e57002">More...</a><br /></td></tr>
<tr class="separator:gafc01f8b6d4bd0294f745fde6d8e57002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e37ea5ff0bd06d0d5aa7b2f15d63495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga6e37ea5ff0bd06d0d5aa7b2f15d63495">PWR_CR_LPLVDS</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga6e37ea5ff0bd06d0d5aa7b2f15d63495"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Low-power regulator Low Voltage in Deep Sleep  <a href="group__CRC.html#ga6e37ea5ff0bd06d0d5aa7b2f15d63495">More...</a><br /></td></tr>
<tr class="separator:ga6e37ea5ff0bd06d0d5aa7b2f15d63495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40e8c390899e9e836f1c52d90b64488d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga40e8c390899e9e836f1c52d90b64488d">PWR_CR_MRLVDS</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga40e8c390899e9e836f1c52d90b64488d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Main regulator Low voltage in Deep Sleep  <a href="group__CRC.html#ga40e8c390899e9e836f1c52d90b64488d">More...</a><br /></td></tr>
<tr class="separator:ga40e8c390899e9e836f1c52d90b64488d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c2283f1ef4a5ec4db50ac65b5e74d20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga1c2283f1ef4a5ec4db50ac65b5e74d20">PWR_CR_ADCD1</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:ga1c2283f1ef4a5ec4db50ac65b5e74d20"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] ADCD1  <a href="group__CRC.html#ga1c2283f1ef4a5ec4db50ac65b5e74d20">More...</a><br /></td></tr>
<tr class="separator:ga1c2283f1ef4a5ec4db50ac65b5e74d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccc33f1ba4e374e116ffa50f3a503030"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gaccc33f1ba4e374e116ffa50f3a503030">PWR_CR_VOS</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:gaccc33f1ba4e374e116ffa50f3a503030"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2//!&lt; [1-bit] e WKUP pin  <a href="group__CRC.html#gaccc33f1ba4e374e116ffa50f3a503030">More...</a><br /></td></tr>
<tr class="separator:gaccc33f1ba4e374e116ffa50f3a503030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f99becaceb185431dbf46fb22718d0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga0f99becaceb185431dbf46fb22718d0a">PWR_CSR_BRE</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga0f99becaceb185431dbf46fb22718d0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Backup regulator enable  <a href="group__CRC.html#ga0f99becaceb185431dbf46fb22718d0a">More...</a><br /></td></tr>
<tr class="separator:ga0f99becaceb185431dbf46fb22718d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4126ed19cce54a5411ff8dd440171695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga4126ed19cce54a5411ff8dd440171695">PWR_CSR_VOSRDY</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga4126ed19cce54a5411ff8dd440171695"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Regulator voltage scaling output selection ready bit  <a href="group__CRC.html#ga4126ed19cce54a5411ff8dd440171695">More...</a><br /></td></tr>
<tr class="separator:ga4126ed19cce54a5411ff8dd440171695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gaf4fcacf94a97f7d49a70e089b39cf474">RCC_CR_HSION</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Internal high-speed clock enable  <a href="group__CRC.html#gaf4fcacf94a97f7d49a70e089b39cf474">More...</a><br /></td></tr>
<tr class="separator:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">RCC_CR_HSIRDY</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Internal high-speed clock ready flag  <a href="group__CRC.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d">More...</a><br /></td></tr>
<tr class="separator:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb4397b2095c31660a01b748386aa70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga5cb4397b2095c31660a01b748386aa70"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] Internal high-speed clock trimming  <a href="group__CRC.html#ga5cb4397b2095c31660a01b748386aa70">More...</a><br /></td></tr>
<tr class="separator:ga5cb4397b2095c31660a01b748386aa70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67ae770db9851f14ad7c14a693f0f6d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga67ae770db9851f14ad7c14a693f0f6d3">RCC_CR_HSICAL</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga67ae770db9851f14ad7c14a693f0f6d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[8-bit] Internal high-speed clock calibration  <a href="group__CRC.html#ga67ae770db9851f14ad7c14a693f0f6d3">More...</a><br /></td></tr>
<tr class="separator:ga67ae770db9851f14ad7c14a693f0f6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gadb8228c9020595b4cf9995137b8c9a7d">RCC_CR_HSEON</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gadb8228c9020595b4cf9995137b8c9a7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] HSE clock enable  <a href="group__CRC.html#gadb8228c9020595b4cf9995137b8c9a7d">More...</a><br /></td></tr>
<tr class="separator:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a34e00182c83409d89ff566cb02cc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga86a34e00182c83409d89ff566cb02cc4">RCC_CR_HSERDY</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:ga86a34e00182c83409d89ff566cb02cc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] HSE clock ready flag  <a href="group__CRC.html#ga86a34e00182c83409d89ff566cb02cc4">More...</a><br /></td></tr>
<tr class="separator:ga86a34e00182c83409d89ff566cb02cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3288090671af5a959aae4d7f7696d55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gaa3288090671af5a959aae4d7f7696d55">RCC_CR_HSEBYP</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:gaa3288090671af5a959aae4d7f7696d55"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] HSE clock bypass  <a href="group__CRC.html#gaa3288090671af5a959aae4d7f7696d55">More...</a><br /></td></tr>
<tr class="separator:gaa3288090671af5a959aae4d7f7696d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc05308869ad055e1e6f2c32d738aecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gacc05308869ad055e1e6f2c32d738aecd">RCC_CR_CSSON</a>&#160;&#160;&#160;19</td></tr>
<tr class="memdesc:gacc05308869ad055e1e6f2c32d738aecd"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Clock security system enable  <a href="group__CRC.html#gacc05308869ad055e1e6f2c32d738aecd">More...</a><br /></td></tr>
<tr class="separator:gacc05308869ad055e1e6f2c32d738aecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gad0e73d5b0a4883e074d40029b49ee47e">RCC_CR_PLLON</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:gad0e73d5b0a4883e074d40029b49ee47e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Main PLL enable  <a href="group__CRC.html#gad0e73d5b0a4883e074d40029b49ee47e">More...</a><br /></td></tr>
<tr class="separator:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gafa12d7ac6a7f0f91d066aeb2c6071888">RCC_CR_PLLRDY</a>&#160;&#160;&#160;25</td></tr>
<tr class="memdesc:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Main PLL clock ready flag  <a href="group__CRC.html#gafa12d7ac6a7f0f91d066aeb2c6071888">More...</a><br /></td></tr>
<tr class="separator:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ccb8964b640530f1080f9ea549d8133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga3ccb8964b640530f1080f9ea549d8133">RCC_CR_PLLI2SON</a>&#160;&#160;&#160;26</td></tr>
<tr class="memdesc:ga3ccb8964b640530f1080f9ea549d8133"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] PLLI2S enable  <a href="group__CRC.html#ga3ccb8964b640530f1080f9ea549d8133">More...</a><br /></td></tr>
<tr class="separator:ga3ccb8964b640530f1080f9ea549d8133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7354703f289244a71753debf3ae26e46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga7354703f289244a71753debf3ae26e46">RCC_CR_PLLI2SRDY</a>&#160;&#160;&#160;27</td></tr>
<tr class="memdesc:ga7354703f289244a71753debf3ae26e46"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] PLLI2S clock ready flag  <a href="group__CRC.html#ga7354703f289244a71753debf3ae26e46">More...</a><br /></td></tr>
<tr class="separator:ga7354703f289244a71753debf3ae26e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga400774feb33ed7544d57d6a0a76e0f70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga400774feb33ed7544d57d6a0a76e0f70">WWDG_CR_T</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga400774feb33ed7544d57d6a0a76e0f70"><td class="mdescLeft">&#160;</td><td class="mdescRight">[7-bit] 7-bit counter  <a href="group__CRC.html#ga400774feb33ed7544d57d6a0a76e0f70">More...</a><br /></td></tr>
<tr class="separator:ga400774feb33ed7544d57d6a0a76e0f70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab647e9997b8b8e67de72af1aaea3f52f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gab647e9997b8b8e67de72af1aaea3f52f">WWDG_CR_WDGA</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gab647e9997b8b8e67de72af1aaea3f52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a2d55571417d9dfb05826b40d997b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga54a2d55571417d9dfb05826b40d997b0">RTC_CR_WUCKSEL</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga54a2d55571417d9dfb05826b40d997b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Wakeup clock selection  <a href="group__CRC.html#ga54a2d55571417d9dfb05826b40d997b0">More...</a><br /></td></tr>
<tr class="separator:ga54a2d55571417d9dfb05826b40d997b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad076bde34be7d24f088fd2c003b7a7f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gad076bde34be7d24f088fd2c003b7a7f7">RTC_CR_TSEDGE</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gad076bde34be7d24f088fd2c003b7a7f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timestamp event active edge  <a href="group__CRC.html#gad076bde34be7d24f088fd2c003b7a7f7">More...</a><br /></td></tr>
<tr class="separator:gad076bde34be7d24f088fd2c003b7a7f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga646ef1071cacc2d30bbef5597c817021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga646ef1071cacc2d30bbef5597c817021">RTC_CR_REFCKON</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga646ef1071cacc2d30bbef5597c817021"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Reference clock detection enable  <a href="group__CRC.html#ga646ef1071cacc2d30bbef5597c817021">More...</a><br /></td></tr>
<tr class="separator:ga646ef1071cacc2d30bbef5597c817021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34d50a3eff3364e6da4fefed9962a054"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga34d50a3eff3364e6da4fefed9962a054">RTC_CR_BYPSHAD</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga34d50a3eff3364e6da4fefed9962a054"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Bypass the shadow registers  <a href="group__CRC.html#ga34d50a3eff3364e6da4fefed9962a054">More...</a><br /></td></tr>
<tr class="separator:ga34d50a3eff3364e6da4fefed9962a054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2706e31a1bc8d95b682fe47611e0dd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gab2706e31a1bc8d95b682fe47611e0dd3">RTC_CR_FMT</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gab2706e31a1bc8d95b682fe47611e0dd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Hour format  <a href="group__CRC.html#gab2706e31a1bc8d95b682fe47611e0dd3">More...</a><br /></td></tr>
<tr class="separator:gab2706e31a1bc8d95b682fe47611e0dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ce7cb8b575142e125863d61ea4765ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga4ce7cb8b575142e125863d61ea4765ba">RTC_CR_DCE</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga4ce7cb8b575142e125863d61ea4765ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Coarse digital calibration enable  <a href="group__CRC.html#ga4ce7cb8b575142e125863d61ea4765ba">More...</a><br /></td></tr>
<tr class="separator:ga4ce7cb8b575142e125863d61ea4765ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a8cdeac61f06e4737800b64a901d584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga8a8cdeac61f06e4737800b64a901d584">RTC_CR_ALRAE</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga8a8cdeac61f06e4737800b64a901d584"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Alarm A enable  <a href="group__CRC.html#ga8a8cdeac61f06e4737800b64a901d584">More...</a><br /></td></tr>
<tr class="separator:ga8a8cdeac61f06e4737800b64a901d584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17d0850002ed42742ff75a82dc4e8586"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga17d0850002ed42742ff75a82dc4e8586">RTC_CR_ALRBE</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga17d0850002ed42742ff75a82dc4e8586"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Alarm B enable  <a href="group__CRC.html#ga17d0850002ed42742ff75a82dc4e8586">More...</a><br /></td></tr>
<tr class="separator:ga17d0850002ed42742ff75a82dc4e8586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga061be0d3cdea721e5cb695cda0699bc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga061be0d3cdea721e5cb695cda0699bc3">RTC_CR_WUTE</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga061be0d3cdea721e5cb695cda0699bc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Wakeup timer enable  <a href="group__CRC.html#ga061be0d3cdea721e5cb695cda0699bc3">More...</a><br /></td></tr>
<tr class="separator:ga061be0d3cdea721e5cb695cda0699bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94fa98ca8cac9078b9bb82c89593d3c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga94fa98ca8cac9078b9bb82c89593d3c0">RTC_CR_TSE</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga94fa98ca8cac9078b9bb82c89593d3c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Time stamp enable  <a href="group__CRC.html#ga94fa98ca8cac9078b9bb82c89593d3c0">More...</a><br /></td></tr>
<tr class="separator:ga94fa98ca8cac9078b9bb82c89593d3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9138f75267bd93f8de6738225217d583"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga9138f75267bd93f8de6738225217d583">RTC_CR_ALRAIE</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga9138f75267bd93f8de6738225217d583"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Alarm A interrupt enable  <a href="group__CRC.html#ga9138f75267bd93f8de6738225217d583">More...</a><br /></td></tr>
<tr class="separator:ga9138f75267bd93f8de6738225217d583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6269c9dd5cee650024ede0b0c42e87d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gac6269c9dd5cee650024ede0b0c42e87d">RTC_CR_ALRBIE</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:gac6269c9dd5cee650024ede0b0c42e87d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Alarm B interrutp enable  <a href="group__CRC.html#gac6269c9dd5cee650024ede0b0c42e87d">More...</a><br /></td></tr>
<tr class="separator:gac6269c9dd5cee650024ede0b0c42e87d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e0a1419830a16667cea4f6454913226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga5e0a1419830a16667cea4f6454913226">RTC_CR_WUTIE</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga5e0a1419830a16667cea4f6454913226"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Wakeup timer interrupt enable  <a href="group__CRC.html#ga5e0a1419830a16667cea4f6454913226">More...</a><br /></td></tr>
<tr class="separator:ga5e0a1419830a16667cea4f6454913226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf376dffb9f2777ef275f23410e35600d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gaf376dffb9f2777ef275f23410e35600d">RTC_CR_TSIE</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:gaf376dffb9f2777ef275f23410e35600d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timestamp interrupt enable  <a href="group__CRC.html#gaf376dffb9f2777ef275f23410e35600d">More...</a><br /></td></tr>
<tr class="separator:gaf376dffb9f2777ef275f23410e35600d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae1a8439d08e28289398dcf3c2b4b47b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#gaae1a8439d08e28289398dcf3c2b4b47b">RTC_CR_ADD1H</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gaae1a8439d08e28289398dcf3c2b4b47b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Add 1 hour (summer time change)  <a href="group__CRC.html#gaae1a8439d08e28289398dcf3c2b4b47b">More...</a><br /></td></tr>
<tr class="separator:gaae1a8439d08e28289398dcf3c2b4b47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga220cf6237eac208acc8ae4c55e0b5e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga220cf6237eac208acc8ae4c55e0b5e6f">RTC_CR_SUB1H</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:ga220cf6237eac208acc8ae4c55e0b5e6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Substract 1 hour (winter time change)  <a href="group__CRC.html#ga220cf6237eac208acc8ae4c55e0b5e6f">More...</a><br /></td></tr>
<tr class="separator:ga220cf6237eac208acc8ae4c55e0b5e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e7a474de1a01816bc9d9b6fa7272289"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga0e7a474de1a01816bc9d9b6fa7272289">RTC_CR_BKP</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:ga0e7a474de1a01816bc9d9b6fa7272289"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Backup  <a href="group__CRC.html#ga0e7a474de1a01816bc9d9b6fa7272289">More...</a><br /></td></tr>
<tr class="separator:ga0e7a474de1a01816bc9d9b6fa7272289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197c587884b9c1dcb2970e9ec2589b41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga197c587884b9c1dcb2970e9ec2589b41">RTC_CR_COSEL</a>&#160;&#160;&#160;19</td></tr>
<tr class="memdesc:ga197c587884b9c1dcb2970e9ec2589b41"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Calibration putput selection  <a href="group__CRC.html#ga197c587884b9c1dcb2970e9ec2589b41">More...</a><br /></td></tr>
<tr class="separator:ga197c587884b9c1dcb2970e9ec2589b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53f21b5adadbcc5eb255683d5decc9cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga53f21b5adadbcc5eb255683d5decc9cb">RTC_CR_POL</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:ga53f21b5adadbcc5eb255683d5decc9cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Output polarity  <a href="group__CRC.html#ga53f21b5adadbcc5eb255683d5decc9cb">More...</a><br /></td></tr>
<tr class="separator:ga53f21b5adadbcc5eb255683d5decc9cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f81115ef3fd366de73e84ab667d369b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga8f81115ef3fd366de73e84ab667d369b">RTC_CR_OSEL</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:ga8f81115ef3fd366de73e84ab667d369b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Output selection  <a href="group__CRC.html#ga8f81115ef3fd366de73e84ab667d369b">More...</a><br /></td></tr>
<tr class="separator:ga8f81115ef3fd366de73e84ab667d369b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cdfa862acfa6068b7ba847f77269d60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__CRC.html#ga3cdfa862acfa6068b7ba847f77269d60">RTC_CR_COE</a>&#160;&#160;&#160;23</td></tr>
<tr class="memdesc:ga3cdfa862acfa6068b7ba847f77269d60"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Calibration output enable  <a href="group__CRC.html#ga3cdfa862acfa6068b7ba847f77269d60">More...</a><br /></td></tr>
<tr class="separator:ga3cdfa862acfa6068b7ba847f77269d60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PLLCFG</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PLL Configuration Register </p>
</div></td></tr>
<tr class="memitem:ga9a42e8b9ee60126976d9be056e5e66b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga9a42e8b9ee60126976d9be056e5e66b1">RCC_PLLCFGR_PLLM</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga9a42e8b9ee60126976d9be056e5e66b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">[6-bit] Division factor for the main PLL and PLLI2S  <a href="group__RCC.html#ga9a42e8b9ee60126976d9be056e5e66b1">More...</a><br /></td></tr>
<tr class="separator:ga9a42e8b9ee60126976d9be056e5e66b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b571901d7cdc93ca1ecc1531f26ba6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga4b571901d7cdc93ca1ecc1531f26ba6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">[9-bit] Main PLL multiplication facotr for VCO  <a href="group__RCC.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">More...</a><br /></td></tr>
<tr class="separator:ga4b571901d7cdc93ca1ecc1531f26ba6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2561745be271ee828e26de601f72162d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga2561745be271ee828e26de601f72162d">RCC_PLLCFGR_PLLP</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga2561745be271ee828e26de601f72162d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Main PLL division factor for main system clock  <a href="group__RCC.html#ga2561745be271ee828e26de601f72162d">More...</a><br /></td></tr>
<tr class="separator:ga2561745be271ee828e26de601f72162d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92cb53ea81d2c47537eb217cc6659a2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:ga92cb53ea81d2c47537eb217cc6659a2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Main PLL and PLLI2S entry clock source  <a href="group__RCC.html#ga92cb53ea81d2c47537eb217cc6659a2e">More...</a><br /></td></tr>
<tr class="separator:ga92cb53ea81d2c47537eb217cc6659a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546495f69f570cb4b81d4a59054c7ed1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga546495f69f570cb4b81d4a59054c7ed1">RCC_PLLCFGR_PLLQ</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga546495f69f570cb4b81d4a59054c7ed1"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] Main PLL division factor for USB OTG, SDIO and Random number Gen  <a href="group__RCC.html#ga546495f69f570cb4b81d4a59054c7ed1">More...</a><br /></td></tr>
<tr class="separator:ga546495f69f570cb4b81d4a59054c7ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">CFGR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Clock Configuration Register </p>
</div></td></tr>
<tr class="memitem:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga0eea5e5f7743a7e8995b8beeb18355c1">RCC_CFGR_SW</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] System clock switch  <a href="group__RCC.html#ga0eea5e5f7743a7e8995b8beeb18355c1">More...</a><br /></td></tr>
<tr class="separator:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15bf2269500dc97e137315f44aa015c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga15bf2269500dc97e137315f44aa015c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] System clock switch status  <a href="group__RCC.html#ga15bf2269500dc97e137315f44aa015c9">More...</a><br /></td></tr>
<tr class="separator:ga15bf2269500dc97e137315f44aa015c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe10e66938644ee8054a2426ff23efea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gafe10e66938644ee8054a2426ff23efea">RCC_CFGR_HPRE</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gafe10e66938644ee8054a2426ff23efea"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] AHB prescaler  <a href="group__RCC.html#gafe10e66938644ee8054a2426ff23efea">More...</a><br /></td></tr>
<tr class="separator:gafe10e66938644ee8054a2426ff23efea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50b2423a5fea74a47b9eb8ab51869412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga50b2423a5fea74a47b9eb8ab51869412">RCC_CFGR_PPRE1</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga50b2423a5fea74a47b9eb8ab51869412"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] APB1 low-speed prescaler  <a href="group__RCC.html#ga50b2423a5fea74a47b9eb8ab51869412">More...</a><br /></td></tr>
<tr class="separator:ga50b2423a5fea74a47b9eb8ab51869412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad61bd4f9f345ba41806813b0bfff1311"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gad61bd4f9f345ba41806813b0bfff1311">RCC_CFGR_PPRE2</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:gad61bd4f9f345ba41806813b0bfff1311"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] APB2 high-speed prescaler  <a href="group__RCC.html#gad61bd4f9f345ba41806813b0bfff1311">More...</a><br /></td></tr>
<tr class="separator:gad61bd4f9f345ba41806813b0bfff1311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7c067c52ecd135252c691aad32c0b83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gad7c067c52ecd135252c691aad32c0b83">RCC_CFGR_RTCPRE</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gad7c067c52ecd135252c691aad32c0b83"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] HSE dicision factor for RTC clock  <a href="group__RCC.html#gad7c067c52ecd135252c691aad32c0b83">More...</a><br /></td></tr>
<tr class="separator:gad7c067c52ecd135252c691aad32c0b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26eb4a66eeff0ba17e9d2a06cf937ca4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga26eb4a66eeff0ba17e9d2a06cf937ca4">RCC_CFGR_MCO1</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:ga26eb4a66eeff0ba17e9d2a06cf937ca4"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Microcontroller clock output 1  <a href="group__RCC.html#ga26eb4a66eeff0ba17e9d2a06cf937ca4">More...</a><br /></td></tr>
<tr class="separator:ga26eb4a66eeff0ba17e9d2a06cf937ca4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d43413fd6b17bd988ccae9e34296412"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga5d43413fd6b17bd988ccae9e34296412">RCC_CFGR_I2SSRC</a>&#160;&#160;&#160;23</td></tr>
<tr class="memdesc:ga5d43413fd6b17bd988ccae9e34296412"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] I2S clock selection  <a href="group__RCC.html#ga5d43413fd6b17bd988ccae9e34296412">More...</a><br /></td></tr>
<tr class="separator:ga5d43413fd6b17bd988ccae9e34296412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23171ca70972a106109a6e0804385ec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga23171ca70972a106109a6e0804385ec5">RCC_CFGR_MCO1PRE</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga23171ca70972a106109a6e0804385ec5"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] MCO1 prescaler  <a href="group__RCC.html#ga23171ca70972a106109a6e0804385ec5">More...</a><br /></td></tr>
<tr class="separator:ga23171ca70972a106109a6e0804385ec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae387252f29b6f98cc1fffc4fa0719b6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gae387252f29b6f98cc1fffc4fa0719b6e">RCC_CFGR_MCO2PRE</a>&#160;&#160;&#160;27</td></tr>
<tr class="memdesc:gae387252f29b6f98cc1fffc4fa0719b6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] MCO2 prescaler  <a href="group__RCC.html#gae387252f29b6f98cc1fffc4fa0719b6e">More...</a><br /></td></tr>
<tr class="separator:gae387252f29b6f98cc1fffc4fa0719b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga022248a1167714f4d847b89243dc5244"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga022248a1167714f4d847b89243dc5244">RCC_CFGR_MCO2</a>&#160;&#160;&#160;30</td></tr>
<tr class="memdesc:ga022248a1167714f4d847b89243dc5244"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Microcontroller clock output 2  <a href="group__RCC.html#ga022248a1167714f4d847b89243dc5244">More...</a><br /></td></tr>
<tr class="separator:ga022248a1167714f4d847b89243dc5244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">CIR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Clock Interrupt Register </p>
</div></td></tr>
<tr class="memitem:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gacb94ccfe6a212f020e732d1dd787a6fb">RCC_CIR_LSIRDYF</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] LSI ready interrupt flag  <a href="group__RCC.html#gacb94ccfe6a212f020e732d1dd787a6fb">More...</a><br /></td></tr>
<tr class="separator:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gabfc100e7ae673dfcec7be79af0d91dfe">RCC_CIR_LSERDYF</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] LSE ready interrupt flag  <a href="group__RCC.html#gabfc100e7ae673dfcec7be79af0d91dfe">More...</a><br /></td></tr>
<tr class="separator:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad38877547c4cbbb94659d5726f377163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gad38877547c4cbbb94659d5726f377163">RCC_CIR_HSIRDYF</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gad38877547c4cbbb94659d5726f377163"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] HSI ready interrupt flag  <a href="group__RCC.html#gad38877547c4cbbb94659d5726f377163">More...</a><br /></td></tr>
<tr class="separator:gad38877547c4cbbb94659d5726f377163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab738da3d89f4764d242872a61aca948c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gab738da3d89f4764d242872a61aca948c">RCC_CIR_HSERFYF</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gab738da3d89f4764d242872a61aca948c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] HSE ready interrupt flag  <a href="group__RCC.html#gab738da3d89f4764d242872a61aca948c">More...</a><br /></td></tr>
<tr class="separator:gab738da3d89f4764d242872a61aca948c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga0f007895a17e668f22f7b8b24ca90aec">RCC_CIR_PLLRDYF</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga0f007895a17e668f22f7b8b24ca90aec"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Main PLL ready interrupt flag  <a href="group__RCC.html#ga0f007895a17e668f22f7b8b24ca90aec">More...</a><br /></td></tr>
<tr class="separator:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad338d8663c078cf3d73e4bfaa44da093"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gad338d8663c078cf3d73e4bfaa44da093">RCC_CIR_PLLI2SRDYF</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gad338d8663c078cf3d73e4bfaa44da093"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] PLLI2S ready interrupt flag  <a href="group__RCC.html#gad338d8663c078cf3d73e4bfaa44da093">More...</a><br /></td></tr>
<tr class="separator:gad338d8663c078cf3d73e4bfaa44da093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66b719e4061294de35af58cc27aba7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gad66b719e4061294de35af58cc27aba7f">RCC_CIR_CSSF</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gad66b719e4061294de35af58cc27aba7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] CLock security system interrupt flag  <a href="group__RCC.html#gad66b719e4061294de35af58cc27aba7f">More...</a><br /></td></tr>
<tr class="separator:gad66b719e4061294de35af58cc27aba7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga872ba937149a7372138df06f8188ab56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga872ba937149a7372138df06f8188ab56">RCC_CIR_LSIRDYIE</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga872ba937149a7372138df06f8188ab56"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] LSI ready interrupt enable  <a href="group__RCC.html#ga872ba937149a7372138df06f8188ab56">More...</a><br /></td></tr>
<tr class="separator:ga872ba937149a7372138df06f8188ab56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">RCC_CIR_LSERDYIE</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] LSE ready interrupt enable  <a href="group__RCC.html#ga6a0ad2672c9ba1b26012cbc6d423dff8">More...</a><br /></td></tr>
<tr class="separator:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac714351a6f9dab4741354fb017638580"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gac714351a6f9dab4741354fb017638580">RCC_CIR_HSIRDYIE</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:gac714351a6f9dab4741354fb017638580"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] HSI ready interrupt enable  <a href="group__RCC.html#gac714351a6f9dab4741354fb017638580">More...</a><br /></td></tr>
<tr class="separator:gac714351a6f9dab4741354fb017638580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5492f9b58600cf66616eb931b48b3c11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga5492f9b58600cf66616eb931b48b3c11">RCC_CIR_HSERDYIE</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga5492f9b58600cf66616eb931b48b3c11"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] HSE ready interrupt enable  <a href="group__RCC.html#ga5492f9b58600cf66616eb931b48b3c11">More...</a><br /></td></tr>
<tr class="separator:ga5492f9b58600cf66616eb931b48b3c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32b236f230a61f6e2b8e66373404300f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga32b236f230a61f6e2b8e66373404300f">RCC_CIR_PLLRDYUE</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga32b236f230a61f6e2b8e66373404300f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Main PLL ready interrupt enable  <a href="group__RCC.html#ga32b236f230a61f6e2b8e66373404300f">More...</a><br /></td></tr>
<tr class="separator:ga32b236f230a61f6e2b8e66373404300f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ca3cbf69c7cce53e974316dbf38d3dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga1ca3cbf69c7cce53e974316dbf38d3dc">RCC_CIR_PLLI2SRDYIE</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:ga1ca3cbf69c7cce53e974316dbf38d3dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] PLLI2C ready interrupt enable  <a href="group__RCC.html#ga1ca3cbf69c7cce53e974316dbf38d3dc">More...</a><br /></td></tr>
<tr class="separator:ga1ca3cbf69c7cce53e974316dbf38d3dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982989563f1a95c89bf7f4a25d99f704"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga982989563f1a95c89bf7f4a25d99f704">RCC_CIR_LSIRDYC</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga982989563f1a95c89bf7f4a25d99f704"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] LSI ready interrupt clear  <a href="group__RCC.html#ga982989563f1a95c89bf7f4a25d99f704">More...</a><br /></td></tr>
<tr class="separator:ga982989563f1a95c89bf7f4a25d99f704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144b5147f3a8d0bfda04618e301986aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga144b5147f3a8d0bfda04618e301986aa">RCC_CIR_LSERDYC</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:ga144b5147f3a8d0bfda04618e301986aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] LSE ready interrupt clear  <a href="group__RCC.html#ga144b5147f3a8d0bfda04618e301986aa">More...</a><br /></td></tr>
<tr class="separator:ga144b5147f3a8d0bfda04618e301986aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b58377908e5c31a684747d0a80ecb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gad1b58377908e5c31a684747d0a80ecb2">RCC_CIR_HSIRDYC</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:gad1b58377908e5c31a684747d0a80ecb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] HSI ready interrupt clear  <a href="group__RCC.html#gad1b58377908e5c31a684747d0a80ecb2">More...</a><br /></td></tr>
<tr class="separator:gad1b58377908e5c31a684747d0a80ecb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9464e8188d717902990b467a9396d238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga9464e8188d717902990b467a9396d238">RCC_CIR_HSERDYC</a>&#160;&#160;&#160;19</td></tr>
<tr class="memdesc:ga9464e8188d717902990b467a9396d238"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] HSE ready interrupt clear  <a href="group__RCC.html#ga9464e8188d717902990b467a9396d238">More...</a><br /></td></tr>
<tr class="separator:ga9464e8188d717902990b467a9396d238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga245af864b194f0c2b2389ea1ee49a396"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga245af864b194f0c2b2389ea1ee49a396">RCC_CIR_PLLRDYC</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:ga245af864b194f0c2b2389ea1ee49a396"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Main PLL ready interrupt clear  <a href="group__RCC.html#ga245af864b194f0c2b2389ea1ee49a396">More...</a><br /></td></tr>
<tr class="separator:ga245af864b194f0c2b2389ea1ee49a396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a76faed5867947a839edb51b941ba47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga0a76faed5867947a839edb51b941ba47">RCC_CIR_PLLI2CRDYC</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:ga0a76faed5867947a839edb51b941ba47"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] PLLI2C ready interrupt clear  <a href="group__RCC.html#ga0a76faed5867947a839edb51b941ba47">More...</a><br /></td></tr>
<tr class="separator:ga0a76faed5867947a839edb51b941ba47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga46edb2b9568f002feba7b4312ed92c1f">RCC_CIR_CSSC</a>&#160;&#160;&#160;23</td></tr>
<tr class="memdesc:ga46edb2b9568f002feba7b4312ed92c1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Clock security system interrupt clear  <a href="group__RCC.html#ga46edb2b9568f002feba7b4312ed92c1f">More...</a><br /></td></tr>
<tr class="separator:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">AHB1RSTR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>AHB1 Peripheral Reset Register </p>
</div></td></tr>
<tr class="memitem:ga6c171937e46c2b9a58f16ee82010509e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga6c171937e46c2b9a58f16ee82010509e">RCC_AHB1RSTR_GPIOARST</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga6c171937e46c2b9a58f16ee82010509e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] GPIO port A reset  <a href="group__RCC.html#ga6c171937e46c2b9a58f16ee82010509e">More...</a><br /></td></tr>
<tr class="separator:ga6c171937e46c2b9a58f16ee82010509e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e60d32cb67768339fc47a2ba11b7a97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga8e60d32cb67768339fc47a2ba11b7a97">RCC_AHB1RSTR_GPIOBRST</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga8e60d32cb67768339fc47a2ba11b7a97"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] GPIO port B reset  <a href="group__RCC.html#ga8e60d32cb67768339fc47a2ba11b7a97">More...</a><br /></td></tr>
<tr class="separator:ga8e60d32cb67768339fc47a2ba11b7a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d02a09e1dafda744c7b27dca99fa3ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga8d02a09e1dafda744c7b27dca99fa3ef">RCC_AHB1RSTR_GPIOCRST</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga8d02a09e1dafda744c7b27dca99fa3ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] GPIO port C reset  <a href="group__RCC.html#ga8d02a09e1dafda744c7b27dca99fa3ef">More...</a><br /></td></tr>
<tr class="separator:ga8d02a09e1dafda744c7b27dca99fa3ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad16f3ce75bba03d8de4f5bc89c561337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gad16f3ce75bba03d8de4f5bc89c561337">RCC_AHB1RSTR_GPIODRST</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gad16f3ce75bba03d8de4f5bc89c561337"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] GPIO port D reset  <a href="group__RCC.html#gad16f3ce75bba03d8de4f5bc89c561337">More...</a><br /></td></tr>
<tr class="separator:gad16f3ce75bba03d8de4f5bc89c561337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9baeb0fd247300501274a9259a4b184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gad9baeb0fd247300501274a9259a4b184">RCC_AHB1RSTR_GPIOERST</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gad9baeb0fd247300501274a9259a4b184"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] GPIO port E reset  <a href="group__RCC.html#gad9baeb0fd247300501274a9259a4b184">More...</a><br /></td></tr>
<tr class="separator:gad9baeb0fd247300501274a9259a4b184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga587e3e32701cbd127d2afb19b9bff5fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga587e3e32701cbd127d2afb19b9bff5fd">RCC_AHB1RSTR_GPIOHRST</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga587e3e32701cbd127d2afb19b9bff5fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] GPIO port H reset  <a href="group__RCC.html#ga587e3e32701cbd127d2afb19b9bff5fd">More...</a><br /></td></tr>
<tr class="separator:ga587e3e32701cbd127d2afb19b9bff5fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94f45f591e5e217833c6ab36a958543b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga94f45f591e5e217833c6ab36a958543b">RCC_AHB1RSTR_CRCRST</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga94f45f591e5e217833c6ab36a958543b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] CRC reset  <a href="group__RCC.html#ga94f45f591e5e217833c6ab36a958543b">More...</a><br /></td></tr>
<tr class="separator:ga94f45f591e5e217833c6ab36a958543b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d1655ddfb777fce28b1d6b9a9c2d0e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga4d1655ddfb777fce28b1d6b9a9c2d0e0">RCC_AHB1RSTR_DMA1RST</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:ga4d1655ddfb777fce28b1d6b9a9c2d0e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] DMA1 reset  <a href="group__RCC.html#ga4d1655ddfb777fce28b1d6b9a9c2d0e0">More...</a><br /></td></tr>
<tr class="separator:ga4d1655ddfb777fce28b1d6b9a9c2d0e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga827aea44c35a0c3eb815a5d7d8546c7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga827aea44c35a0c3eb815a5d7d8546c7b">RCC_AHB1RSTR_DMA2RST</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:ga827aea44c35a0c3eb815a5d7d8546c7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] DMA2 reset  <a href="group__RCC.html#ga827aea44c35a0c3eb815a5d7d8546c7b">More...</a><br /></td></tr>
<tr class="separator:ga827aea44c35a0c3eb815a5d7d8546c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">AHB2RSTR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>AHB2 Peripheral Reset Register </p>
</div></td></tr>
<tr class="memitem:gae1b8b894a2f1ea24b4799c7a30abbb5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gae1b8b894a2f1ea24b4799c7a30abbb5a">RCC_AHB2RSTR_OTGFSRST</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gae1b8b894a2f1ea24b4799c7a30abbb5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] USB OTG reset  <a href="group__RCC.html#gae1b8b894a2f1ea24b4799c7a30abbb5a">More...</a><br /></td></tr>
<tr class="separator:gae1b8b894a2f1ea24b4799c7a30abbb5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">APB1RSTR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>APB1 Peripheral Reset Register </p>
</div></td></tr>
<tr class="memitem:ga51ca4659706d0e00333d4abff049dc0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga51ca4659706d0e00333d4abff049dc0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timer 2 reset  <a href="group__RCC.html#ga51ca4659706d0e00333d4abff049dc0d">More...</a><br /></td></tr>
<tr class="separator:ga51ca4659706d0e00333d4abff049dc0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8680c562fd372b494a160594525d7ce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga8680c562fd372b494a160594525d7ce9"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timer 3 reset  <a href="group__RCC.html#ga8680c562fd372b494a160594525d7ce9">More...</a><br /></td></tr>
<tr class="separator:ga8680c562fd372b494a160594525d7ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a720364de988965b6d2f91ed6519570"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga6a720364de988965b6d2f91ed6519570">RCC_APB1RSTR_TIM4RST</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga6a720364de988965b6d2f91ed6519570"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] TImer 4 reset  <a href="group__RCC.html#ga6a720364de988965b6d2f91ed6519570">More...</a><br /></td></tr>
<tr class="separator:ga6a720364de988965b6d2f91ed6519570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d1233dd5266ba55d9951e3b1a334552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga1d1233dd5266ba55d9951e3b1a334552">RCC_APB1RSTR_TIM5RST</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga1d1233dd5266ba55d9951e3b1a334552"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timer 5 reset  <a href="group__RCC.html#ga1d1233dd5266ba55d9951e3b1a334552">More...</a><br /></td></tr>
<tr class="separator:ga1d1233dd5266ba55d9951e3b1a334552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d2591ac0655a8798f4c16cef97e6f94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga0d2591ac0655a8798f4c16cef97e6f94"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Window watchdog reset  <a href="group__RCC.html#ga0d2591ac0655a8798f4c16cef97e6f94">More...</a><br /></td></tr>
<tr class="separator:ga0d2591ac0655a8798f4c16cef97e6f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a6289a35547cf0d5300706f9baa18ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga0a6289a35547cf0d5300706f9baa18ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SPI2 reset  <a href="group__RCC.html#ga0a6289a35547cf0d5300706f9baa18ea">More...</a><br /></td></tr>
<tr class="separator:ga0a6289a35547cf0d5300706f9baa18ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261e0f1b39cd1cab41ec6bf40c21867b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga261e0f1b39cd1cab41ec6bf40c21867b">RCC_APB1RSTR_SPI3RST</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ga261e0f1b39cd1cab41ec6bf40c21867b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SPI3 reset  <a href="group__RCC.html#ga261e0f1b39cd1cab41ec6bf40c21867b">More...</a><br /></td></tr>
<tr class="separator:ga261e0f1b39cd1cab41ec6bf40c21867b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga195c39f08384ca1fa13b53a31d65d0a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:ga195c39f08384ca1fa13b53a31d65d0a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] USART2 reset  <a href="group__RCC.html#ga195c39f08384ca1fa13b53a31d65d0a5">More...</a><br /></td></tr>
<tr class="separator:ga195c39f08384ca1fa13b53a31d65d0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd25346a7d7b0009090adfbca899b93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:gadcd25346a7d7b0009090adfbca899b93"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] I2C1 reset  <a href="group__RCC.html#gadcd25346a7d7b0009090adfbca899b93">More...</a><br /></td></tr>
<tr class="separator:gadcd25346a7d7b0009090adfbca899b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412d59407e5dad43cf8ae1ea6f8bc5c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:ga412d59407e5dad43cf8ae1ea6f8bc5c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] I2C2 reset  <a href="group__RCC.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">More...</a><br /></td></tr>
<tr class="separator:ga412d59407e5dad43cf8ae1ea6f8bc5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8dd6bd89cdf6b6b7affee5594bda87f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gab8dd6bd89cdf6b6b7affee5594bda87f">RCC_APB1RSTR_I2C3RST</a>&#160;&#160;&#160;23</td></tr>
<tr class="memdesc:gab8dd6bd89cdf6b6b7affee5594bda87f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] I2C3 reset  <a href="group__RCC.html#gab8dd6bd89cdf6b6b7affee5594bda87f">More...</a><br /></td></tr>
<tr class="separator:gab8dd6bd89cdf6b6b7affee5594bda87f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274d8cb48f0e89831efabea66d64af2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>&#160;&#160;&#160;28</td></tr>
<tr class="memdesc:ga274d8cb48f0e89831efabea66d64af2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Power interface reset  <a href="group__RCC.html#ga274d8cb48f0e89831efabea66d64af2a">More...</a><br /></td></tr>
<tr class="separator:ga274d8cb48f0e89831efabea66d64af2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">APB2RSTR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>APB2 Peripheral Reset Register </p>
</div></td></tr>
<tr class="memitem:ga5bd060cbefaef05487963bbd6c48d7c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga5bd060cbefaef05487963bbd6c48d7c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timer 1 reset  <a href="group__RCC.html#ga5bd060cbefaef05487963bbd6c48d7c6">More...</a><br /></td></tr>
<tr class="separator:ga5bd060cbefaef05487963bbd6c48d7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ae8e338b3b42ad037e9e5b6eeb2c41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gae7ae8e338b3b42ad037e9e5b6eeb2c41"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] USART1 reset  <a href="group__RCC.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">More...</a><br /></td></tr>
<tr class="separator:gae7ae8e338b3b42ad037e9e5b6eeb2c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada1df682293e15ed44b081d626220178"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gada1df682293e15ed44b081d626220178">RCC_APB2RSTR_USART6RST</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gada1df682293e15ed44b081d626220178"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] USART6 reset  <a href="group__RCC.html#gada1df682293e15ed44b081d626220178">More...</a><br /></td></tr>
<tr class="separator:gada1df682293e15ed44b081d626220178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b818d0d9747621c936ad16c93a4956a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga7b818d0d9747621c936ad16c93a4956a">RCC_APB2RSTR_ADC1RST</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga7b818d0d9747621c936ad16c93a4956a"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] ADC1 reset  <a href="group__RCC.html#ga7b818d0d9747621c936ad16c93a4956a">More...</a><br /></td></tr>
<tr class="separator:ga7b818d0d9747621c936ad16c93a4956a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga754451a96f4c4faf63a29ca1a132c64d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga754451a96f4c4faf63a29ca1a132c64d">RCC_APB2RSTR_SDIORST</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga754451a96f4c4faf63a29ca1a132c64d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SDIO reset  <a href="group__RCC.html#ga754451a96f4c4faf63a29ca1a132c64d">More...</a><br /></td></tr>
<tr class="separator:ga754451a96f4c4faf63a29ca1a132c64d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga345f05d3508a9fd5128208761feb29fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga345f05d3508a9fd5128208761feb29fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SPI1 reset  <a href="group__RCC.html#ga345f05d3508a9fd5128208761feb29fb">More...</a><br /></td></tr>
<tr class="separator:ga345f05d3508a9fd5128208761feb29fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6029eb5c0288f48ef8de5f88ca7c7e08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga6029eb5c0288f48ef8de5f88ca7c7e08">RCC_APB2RSTR_SPI4RST</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:ga6029eb5c0288f48ef8de5f88ca7c7e08"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SPI4 reset  <a href="group__RCC.html#ga6029eb5c0288f48ef8de5f88ca7c7e08">More...</a><br /></td></tr>
<tr class="separator:ga6029eb5c0288f48ef8de5f88ca7c7e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga813d42b8d48ae6379c053a44870af49d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga813d42b8d48ae6379c053a44870af49d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] System configuration controller reset  <a href="group__RCC.html#ga813d42b8d48ae6379c053a44870af49d">More...</a><br /></td></tr>
<tr class="separator:ga813d42b8d48ae6379c053a44870af49d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3aa588d4814a289d939e111492724af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gab3aa588d4814a289d939e111492724af">RCC_APB2RSTR_TIM9RST</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gab3aa588d4814a289d939e111492724af"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timer 9 reset  <a href="group__RCC.html#gab3aa588d4814a289d939e111492724af">More...</a><br /></td></tr>
<tr class="separator:gab3aa588d4814a289d939e111492724af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac76155acdc99c8c6502ba3beba818f42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gac76155acdc99c8c6502ba3beba818f42">RCC_APB2RSTR_TIM10RST</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:gac76155acdc99c8c6502ba3beba818f42"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timer 10 reset  <a href="group__RCC.html#gac76155acdc99c8c6502ba3beba818f42">More...</a><br /></td></tr>
<tr class="separator:gac76155acdc99c8c6502ba3beba818f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9651c8201d42ba03bb1bf89d9d39e60c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga9651c8201d42ba03bb1bf89d9d39e60c">RCC_APB2RSTR_TIM11RST</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:ga9651c8201d42ba03bb1bf89d9d39e60c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timer 11 reset  <a href="group__RCC.html#ga9651c8201d42ba03bb1bf89d9d39e60c">More...</a><br /></td></tr>
<tr class="separator:ga9651c8201d42ba03bb1bf89d9d39e60c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">AHB1ENR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>AHB1 Periheral Clock Enable Register </p>
</div></td></tr>
<tr class="memitem:ga6ff46fb3b30fc6792e4fd18fcb0941b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga6ff46fb3b30fc6792e4fd18fcb0941b5">RCC_AHB1ENR_GPIOAEN</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga6ff46fb3b30fc6792e4fd18fcb0941b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] GPIO port A clock enable  <a href="group__RCC.html#ga6ff46fb3b30fc6792e4fd18fcb0941b5">More...</a><br /></td></tr>
<tr class="separator:ga6ff46fb3b30fc6792e4fd18fcb0941b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7f408f92e7fd49b0957b8cb4ff31ca5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gad7f408f92e7fd49b0957b8cb4ff31ca5">RCC_AHB1ENR_GPIOBEN</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gad7f408f92e7fd49b0957b8cb4ff31ca5"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] GPIO port B clock enable  <a href="group__RCC.html#gad7f408f92e7fd49b0957b8cb4ff31ca5">More...</a><br /></td></tr>
<tr class="separator:gad7f408f92e7fd49b0957b8cb4ff31ca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8a8b42e33aef2a7bc2d41ad9d231733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gae8a8b42e33aef2a7bc2d41ad9d231733">RCC_AHB1ENR_GPIOCEN</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gae8a8b42e33aef2a7bc2d41ad9d231733"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] GPIO port C clock enable  <a href="group__RCC.html#gae8a8b42e33aef2a7bc2d41ad9d231733">More...</a><br /></td></tr>
<tr class="separator:gae8a8b42e33aef2a7bc2d41ad9d231733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebd8146e91c76f14af8dfe78a1c2d916"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gaebd8146e91c76f14af8dfe78a1c2d916">RCC_AHB1ENR_GPIODEN</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gaebd8146e91c76f14af8dfe78a1c2d916"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] GPIO port D clock enable  <a href="group__RCC.html#gaebd8146e91c76f14af8dfe78a1c2d916">More...</a><br /></td></tr>
<tr class="separator:gaebd8146e91c76f14af8dfe78a1c2d916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67a9094e0e464eaa8e25f854f90abfc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga67a9094e0e464eaa8e25f854f90abfc6">RCC_AHB1ENR_GPIOEEN</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga67a9094e0e464eaa8e25f854f90abfc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] GPIO port E clock enable  <a href="group__RCC.html#ga67a9094e0e464eaa8e25f854f90abfc6">More...</a><br /></td></tr>
<tr class="separator:ga67a9094e0e464eaa8e25f854f90abfc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb16afc550121895822ebb22108196b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gadb16afc550121895822ebb22108196b6">RCC_AHB1ENR_GPIOHEN</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gadb16afc550121895822ebb22108196b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] GPIO port H clock enable  <a href="group__RCC.html#gadb16afc550121895822ebb22108196b6">More...</a><br /></td></tr>
<tr class="separator:gadb16afc550121895822ebb22108196b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa3d41f31401e812f839defee241df83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gafa3d41f31401e812f839defee241df83">RCC_AHB1ENR_CRCEN</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gafa3d41f31401e812f839defee241df83"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] CRC clock enable  <a href="group__RCC.html#gafa3d41f31401e812f839defee241df83">More...</a><br /></td></tr>
<tr class="separator:gafa3d41f31401e812f839defee241df83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae07b00778a51a4e52b911aeccb897aba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gae07b00778a51a4e52b911aeccb897aba">RCC_AHB1ENR_DMA1EN</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:gae07b00778a51a4e52b911aeccb897aba"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] DMA1 clock enable  <a href="group__RCC.html#gae07b00778a51a4e52b911aeccb897aba">More...</a><br /></td></tr>
<tr class="separator:gae07b00778a51a4e52b911aeccb897aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga664a5d572a39a0c084e4ee7c1cf7df0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga664a5d572a39a0c084e4ee7c1cf7df0d">RCC_AHB1ENR_DMA2EN</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:ga664a5d572a39a0c084e4ee7c1cf7df0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] DMA2 clock enable  <a href="group__RCC.html#ga664a5d572a39a0c084e4ee7c1cf7df0d">More...</a><br /></td></tr>
<tr class="separator:ga664a5d572a39a0c084e4ee7c1cf7df0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">AHB2ENR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>AHB2 Peripheral Clock Enable Register </p>
</div></td></tr>
<tr class="memitem:ga22576caeba7c7a1e6afdd0b90394c76d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga22576caeba7c7a1e6afdd0b90394c76d">RCC_AHB2ENR_OTGFSEN</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga22576caeba7c7a1e6afdd0b90394c76d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] USB OTG clock enable  <a href="group__RCC.html#ga22576caeba7c7a1e6afdd0b90394c76d">More...</a><br /></td></tr>
<tr class="separator:ga22576caeba7c7a1e6afdd0b90394c76d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">APB1ENR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>APB1 Peripheral Clock Enable Register </p>
</div></td></tr>
<tr class="memitem:gacd3966a4d6ae47f06b3c095eaf26a610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gacd3966a4d6ae47f06b3c095eaf26a610"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timer 2 clock enable  <a href="group__RCC.html#gacd3966a4d6ae47f06b3c095eaf26a610">More...</a><br /></td></tr>
<tr class="separator:gacd3966a4d6ae47f06b3c095eaf26a610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75bfa33eb00ee30c6e22f7ceea464ac7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga75bfa33eb00ee30c6e22f7ceea464ac7"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timer 3 clock enable  <a href="group__RCC.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">More...</a><br /></td></tr>
<tr class="separator:ga75bfa33eb00ee30c6e22f7ceea464ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4fbbf6b1beeec92c7d80e9e05bd1461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gad4fbbf6b1beeec92c7d80e9e05bd1461">RCC_APB1ENR_TIM4EN</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gad4fbbf6b1beeec92c7d80e9e05bd1461"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] TImer 4 clock enable  <a href="group__RCC.html#gad4fbbf6b1beeec92c7d80e9e05bd1461">More...</a><br /></td></tr>
<tr class="separator:gad4fbbf6b1beeec92c7d80e9e05bd1461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49abbbc8fd297c544df2d337b28f80e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga49abbbc8fd297c544df2d337b28f80e4">RCC_APB1ENR_TIM5EN</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga49abbbc8fd297c544df2d337b28f80e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timer 5 clock enable  <a href="group__RCC.html#ga49abbbc8fd297c544df2d337b28f80e4">More...</a><br /></td></tr>
<tr class="separator:ga49abbbc8fd297c544df2d337b28f80e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf712b922ee776a972d2efa3da0ea4733"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:gaf712b922ee776a972d2efa3da0ea4733"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Window watchdog clock enable  <a href="group__RCC.html#gaf712b922ee776a972d2efa3da0ea4733">More...</a><br /></td></tr>
<tr class="separator:gaf712b922ee776a972d2efa3da0ea4733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdce64692c44bf95efbf2fed054e59be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:gafdce64692c44bf95efbf2fed054e59be"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SPI2 clock enable  <a href="group__RCC.html#gafdce64692c44bf95efbf2fed054e59be">More...</a><br /></td></tr>
<tr class="separator:gafdce64692c44bf95efbf2fed054e59be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8757f8d1e1ff1447e08e5abea4615083"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga8757f8d1e1ff1447e08e5abea4615083">RCC_APB1ENR_SPI3EN</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ga8757f8d1e1ff1447e08e5abea4615083"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SPI3 clock enable  <a href="group__RCC.html#ga8757f8d1e1ff1447e08e5abea4615083">More...</a><br /></td></tr>
<tr class="separator:ga8757f8d1e1ff1447e08e5abea4615083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab840af4f735ec36419d61c7db3cfa00d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:gab840af4f735ec36419d61c7db3cfa00d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] USART2 clock enable  <a href="group__RCC.html#gab840af4f735ec36419d61c7db3cfa00d">More...</a><br /></td></tr>
<tr class="separator:gab840af4f735ec36419d61c7db3cfa00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca3afe0c517702b2d1366b692c8db0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:ga5ca3afe0c517702b2d1366b692c8db0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] I2C1 clock enable  <a href="group__RCC.html#ga5ca3afe0c517702b2d1366b692c8db0e">More...</a><br /></td></tr>
<tr class="separator:ga5ca3afe0c517702b2d1366b692c8db0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd7d1c3c7dbe20aea87a694ae15840f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:gafd7d1c3c7dbe20aea87a694ae15840f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] I2C2 clock enable  <a href="group__RCC.html#gafd7d1c3c7dbe20aea87a694ae15840f6">More...</a><br /></td></tr>
<tr class="separator:gafd7d1c3c7dbe20aea87a694ae15840f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96621806b8fb96891efa9364e370f3f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga96621806b8fb96891efa9364e370f3f7">RCC_APB1ENR_I2C3EN</a>&#160;&#160;&#160;23</td></tr>
<tr class="memdesc:ga96621806b8fb96891efa9364e370f3f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] I2C3 clock enable  <a href="group__RCC.html#ga96621806b8fb96891efa9364e370f3f7">More...</a><br /></td></tr>
<tr class="separator:ga96621806b8fb96891efa9364e370f3f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c19997ccd28464b80a7c3325da0ca60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>&#160;&#160;&#160;28</td></tr>
<tr class="memdesc:ga5c19997ccd28464b80a7c3325da0ca60"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Power interface clock enable  <a href="group__RCC.html#ga5c19997ccd28464b80a7c3325da0ca60">More...</a><br /></td></tr>
<tr class="separator:ga5c19997ccd28464b80a7c3325da0ca60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">APB2ENR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>APB2 Peripheral Clock Enable Register </p>
</div></td></tr>
<tr class="memitem:ga25852ad4ebc09edc724814de967816bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga25852ad4ebc09edc724814de967816bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timer 1 clock enable  <a href="group__RCC.html#ga25852ad4ebc09edc724814de967816bc">More...</a><br /></td></tr>
<tr class="separator:ga25852ad4ebc09edc724814de967816bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4666bb90842e8134b32e6a34a0f165f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga4666bb90842e8134b32e6a34a0f165f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] USART1 clock enable  <a href="group__RCC.html#ga4666bb90842e8134b32e6a34a0f165f3">More...</a><br /></td></tr>
<tr class="separator:ga4666bb90842e8134b32e6a34a0f165f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0569d91f3b18ae130b7a09e0100c4459"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga0569d91f3b18ae130b7a09e0100c4459">RCC_APB2ENR_USART6EN</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga0569d91f3b18ae130b7a09e0100c4459"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] USART6 clock enable  <a href="group__RCC.html#ga0569d91f3b18ae130b7a09e0100c4459">More...</a><br /></td></tr>
<tr class="separator:ga0569d91f3b18ae130b7a09e0100c4459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b9f50cb96a2e4ceba37728b4a32a42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga57b9f50cb96a2e4ceba37728b4a32a42"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] ADC1 clock enable  <a href="group__RCC.html#ga57b9f50cb96a2e4ceba37728b4a32a42">More...</a><br /></td></tr>
<tr class="separator:ga57b9f50cb96a2e4ceba37728b4a32a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf714bbe5b378910693dbfe824b70de8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gabf714bbe5b378910693dbfe824b70de8">RCC_APB2ENR_SDIOEN</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:gabf714bbe5b378910693dbfe824b70de8"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SDIO clock enable  <a href="group__RCC.html#gabf714bbe5b378910693dbfe824b70de8">More...</a><br /></td></tr>
<tr class="separator:gabf714bbe5b378910693dbfe824b70de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae08a3510371b9234eb96369c91d3552f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gae08a3510371b9234eb96369c91d3552f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SPI1 clock enable  <a href="group__RCC.html#gae08a3510371b9234eb96369c91d3552f">More...</a><br /></td></tr>
<tr class="separator:gae08a3510371b9234eb96369c91d3552f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9b531ccde79f9f1c5b7b63169016e16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gac9b531ccde79f9f1c5b7b63169016e16">RCC_APB2ENR_SPI4EN</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:gac9b531ccde79f9f1c5b7b63169016e16"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SPI4 clock enable  <a href="group__RCC.html#gac9b531ccde79f9f1c5b7b63169016e16">More...</a><br /></td></tr>
<tr class="separator:gac9b531ccde79f9f1c5b7b63169016e16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] System configuration controller clock enable  <a href="group__RCC.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">More...</a><br /></td></tr>
<tr class="separator:ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga987ebd8255dc8f9c09127e1d608d1065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga987ebd8255dc8f9c09127e1d608d1065">RCC_APB2ENR_TIM9EN</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga987ebd8255dc8f9c09127e1d608d1065"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timer 9 clock enable  <a href="group__RCC.html#ga987ebd8255dc8f9c09127e1d608d1065">More...</a><br /></td></tr>
<tr class="separator:ga987ebd8255dc8f9c09127e1d608d1065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa98e28e157787e24b93af95273ab3055"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gaa98e28e157787e24b93af95273ab3055">RCC_APB2ENR_TIM10EN</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:gaa98e28e157787e24b93af95273ab3055"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timer 10 clock enable  <a href="group__RCC.html#gaa98e28e157787e24b93af95273ab3055">More...</a><br /></td></tr>
<tr class="separator:gaa98e28e157787e24b93af95273ab3055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1d2aeebc8ccf4e2ee18f4d924a35188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gab1d2aeebc8ccf4e2ee18f4d924a35188">RCC_APB2ENR_TIM11EN</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:gab1d2aeebc8ccf4e2ee18f4d924a35188"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timer 11 clock enable  <a href="group__RCC.html#gab1d2aeebc8ccf4e2ee18f4d924a35188">More...</a><br /></td></tr>
<tr class="separator:gab1d2aeebc8ccf4e2ee18f4d924a35188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">AHB1LPENR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>AHB1 Peripheral Clock Enable in Low Power Mode Register </p>
</div></td></tr>
<tr class="memitem:gaf1076b0644c026ab480efdb6aa8c74fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gaf1076b0644c026ab480efdb6aa8c74fb">RCC_AHB1LPENR_GPIOALPEN</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaf1076b0644c026ab480efdb6aa8c74fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] GPIO port A clock enabled during sleep mode  <a href="group__RCC.html#gaf1076b0644c026ab480efdb6aa8c74fb">More...</a><br /></td></tr>
<tr class="separator:gaf1076b0644c026ab480efdb6aa8c74fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55f6ff35a37c4b9106c9e8aa18ab4545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga55f6ff35a37c4b9106c9e8aa18ab4545">RCC_AHB1LPENR_GPIOBLPEN</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga55f6ff35a37c4b9106c9e8aa18ab4545"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] GPIO port B clock enabled during sleep mode  <a href="group__RCC.html#ga55f6ff35a37c4b9106c9e8aa18ab4545">More...</a><br /></td></tr>
<tr class="separator:ga55f6ff35a37c4b9106c9e8aa18ab4545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac86ad592684edae0ba2cafd22a4f04d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gac86ad592684edae0ba2cafd22a4f04d1">RCC_AHB1LPENR_GPIOCLPEN</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gac86ad592684edae0ba2cafd22a4f04d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] GPIO port C clock enabled during sleep mode  <a href="group__RCC.html#gac86ad592684edae0ba2cafd22a4f04d1">More...</a><br /></td></tr>
<tr class="separator:gac86ad592684edae0ba2cafd22a4f04d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89002894839d323b05c4b3f674b54470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga89002894839d323b05c4b3f674b54470">RCC_AHB1LPENR_GPIODLPEN</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga89002894839d323b05c4b3f674b54470"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] GPIO port D clock enabled during sleep mode  <a href="group__RCC.html#ga89002894839d323b05c4b3f674b54470">More...</a><br /></td></tr>
<tr class="separator:ga89002894839d323b05c4b3f674b54470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2980a6e02550369d05e121ff6f16505c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga2980a6e02550369d05e121ff6f16505c">RCC_AHB1LPENR_GPIOELPEN</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga2980a6e02550369d05e121ff6f16505c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] GPIO port E clock enabled during sleep mode  <a href="group__RCC.html#ga2980a6e02550369d05e121ff6f16505c">More...</a><br /></td></tr>
<tr class="separator:ga2980a6e02550369d05e121ff6f16505c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197be77b89e9eae127a536bd2601ded9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga197be77b89e9eae127a536bd2601ded9">RCC_AHB1LPENR_GPIOHLPEN</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga197be77b89e9eae127a536bd2601ded9"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] GPIO port H clock enabled during sleep mode  <a href="group__RCC.html#ga197be77b89e9eae127a536bd2601ded9">More...</a><br /></td></tr>
<tr class="separator:ga197be77b89e9eae127a536bd2601ded9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7333e14b5ccf6d608232ea52a10f7052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga7333e14b5ccf6d608232ea52a10f7052">RCC_AHB1LPENR_CRCLPEN</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga7333e14b5ccf6d608232ea52a10f7052"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] CRC clock enabled during sleep mode  <a href="group__RCC.html#ga7333e14b5ccf6d608232ea52a10f7052">More...</a><br /></td></tr>
<tr class="separator:ga7333e14b5ccf6d608232ea52a10f7052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378f6e2ad9fef59f28db829d2074e796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga378f6e2ad9fef59f28db829d2074e796">RCC_AHB1LPENR_FLITFLPEN</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ga378f6e2ad9fef59f28db829d2074e796"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Flash interface clock enabled during sleep mode  <a href="group__RCC.html#ga378f6e2ad9fef59f28db829d2074e796">More...</a><br /></td></tr>
<tr class="separator:ga378f6e2ad9fef59f28db829d2074e796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cd1fbd9113809a6a3c904617647219c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga4cd1fbd9113809a6a3c904617647219c">RCC_AHB1LPENR_SRAM1LPEN</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga4cd1fbd9113809a6a3c904617647219c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SRAM1 interface clock enabled during sleep mode  <a href="group__RCC.html#ga4cd1fbd9113809a6a3c904617647219c">More...</a><br /></td></tr>
<tr class="separator:ga4cd1fbd9113809a6a3c904617647219c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d6c8ae1441d545d18c54b30c6a0da77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga7d6c8ae1441d545d18c54b30c6a0da77">RCC_AHB1LPENR_DMA1LPEN</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:ga7d6c8ae1441d545d18c54b30c6a0da77"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] DMA1 clock enabled during sleep mode  <a href="group__RCC.html#ga7d6c8ae1441d545d18c54b30c6a0da77">More...</a><br /></td></tr>
<tr class="separator:ga7d6c8ae1441d545d18c54b30c6a0da77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e2d376f6c7db4266a5b039a3aa6c207"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga9e2d376f6c7db4266a5b039a3aa6c207">RCC_AHB1LPENR_DMA2LPEN</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:ga9e2d376f6c7db4266a5b039a3aa6c207"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] DMA2 clock enabled during sleep mode  <a href="group__RCC.html#ga9e2d376f6c7db4266a5b039a3aa6c207">More...</a><br /></td></tr>
<tr class="separator:ga9e2d376f6c7db4266a5b039a3aa6c207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">AHB2LPENR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>AHB2 Peripheral Clock Enable in Low Power Mode Register </p>
</div></td></tr>
<tr class="memitem:gac0fd858d073b14216ae0d716ba4f1dd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gac0fd858d073b14216ae0d716ba4f1dd3">RCC_AHB2LPENR_OTGFSLPEN</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gac0fd858d073b14216ae0d716ba4f1dd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] USB OTG FS clock enabled during sleep mode  <a href="group__RCC.html#gac0fd858d073b14216ae0d716ba4f1dd3">More...</a><br /></td></tr>
<tr class="separator:gac0fd858d073b14216ae0d716ba4f1dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">APB1LPENR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>APB1 Peripheral Clock Enable in Low Power Mode Register </p>
</div></td></tr>
<tr class="memitem:ga1f561f8bfc556b52335ec2a32ba81c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga1f561f8bfc556b52335ec2a32ba81c44">RCC_APB1LPENR_TIM2LPEN</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga1f561f8bfc556b52335ec2a32ba81c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] TIM2 clock enable dutin sleep mode  <a href="group__RCC.html#ga1f561f8bfc556b52335ec2a32ba81c44">More...</a><br /></td></tr>
<tr class="separator:ga1f561f8bfc556b52335ec2a32ba81c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9391d99885a0a6fbaf3447117ac0f7aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga9391d99885a0a6fbaf3447117ac0f7aa">RCC_APB1LPENR_TIM3LPEN</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga9391d99885a0a6fbaf3447117ac0f7aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] TIM3 clock enable dutin sleep mode  <a href="group__RCC.html#ga9391d99885a0a6fbaf3447117ac0f7aa">More...</a><br /></td></tr>
<tr class="separator:ga9391d99885a0a6fbaf3447117ac0f7aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f04aff278b72fbf6acbe0ad947b06ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga6f04aff278b72fbf6acbe0ad947b06ae">RCC_APB1LPENR_TIM4LPEN</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga6f04aff278b72fbf6acbe0ad947b06ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] TIM4 clock enable dutin sleep mode  <a href="group__RCC.html#ga6f04aff278b72fbf6acbe0ad947b06ae">More...</a><br /></td></tr>
<tr class="separator:ga6f04aff278b72fbf6acbe0ad947b06ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5741a6c45b9de1d0c927beb87f399dd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga5741a6c45b9de1d0c927beb87f399dd9">RCC_APB1LPENR_TIM5LPEN</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga5741a6c45b9de1d0c927beb87f399dd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] TIM5 clock enable dutin sleep mode  <a href="group__RCC.html#ga5741a6c45b9de1d0c927beb87f399dd9">More...</a><br /></td></tr>
<tr class="separator:ga5741a6c45b9de1d0c927beb87f399dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13f3db4ac67bf32c994364cc43f4fe8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga13f3db4ac67bf32c994364cc43f4fe8b">RCC_APB1LPENR_WWDGLPEN</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga13f3db4ac67bf32c994364cc43f4fe8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] WWDG clock enable dutin sleep mode  <a href="group__RCC.html#ga13f3db4ac67bf32c994364cc43f4fe8b">More...</a><br /></td></tr>
<tr class="separator:ga13f3db4ac67bf32c994364cc43f4fe8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41dcbf845448cbb1b75c0ad7e83b77cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga41dcbf845448cbb1b75c0ad7e83b77cb">RCC_APB1LPENR_SPI2LPEN</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga41dcbf845448cbb1b75c0ad7e83b77cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SPI2 clock enable dutin sleep mode  <a href="group__RCC.html#ga41dcbf845448cbb1b75c0ad7e83b77cb">More...</a><br /></td></tr>
<tr class="separator:ga41dcbf845448cbb1b75c0ad7e83b77cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8acbff235a15b58d1be0f065cdb5472"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gae8acbff235a15b58d1be0f065cdb5472">RCC_APB1LPENR_SPI3LPEN</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:gae8acbff235a15b58d1be0f065cdb5472"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SPI3 clock enable dutin sleep mode  <a href="group__RCC.html#gae8acbff235a15b58d1be0f065cdb5472">More...</a><br /></td></tr>
<tr class="separator:gae8acbff235a15b58d1be0f065cdb5472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6055c39af369463e14d6ff2017043671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga6055c39af369463e14d6ff2017043671">RCC_APB1LPENR_USART2LPEN</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:ga6055c39af369463e14d6ff2017043671"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] USART2 clock enable dutin sleep mode  <a href="group__RCC.html#ga6055c39af369463e14d6ff2017043671">More...</a><br /></td></tr>
<tr class="separator:ga6055c39af369463e14d6ff2017043671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33286469d0a9b9fedbc2b60aa6cd7da7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga33286469d0a9b9fedbc2b60aa6cd7da7">RCC_APB1LPENR_I2C1LPEN</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:ga33286469d0a9b9fedbc2b60aa6cd7da7"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] I2C1 clock enable dutin sleep mode  <a href="group__RCC.html#ga33286469d0a9b9fedbc2b60aa6cd7da7">More...</a><br /></td></tr>
<tr class="separator:ga33286469d0a9b9fedbc2b60aa6cd7da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6a53d37df11a56412ae06f73626f637"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gaf6a53d37df11a56412ae06f73626f637">RCC_APB1LPENR_I2C2LPEN</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:gaf6a53d37df11a56412ae06f73626f637"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] I2C2 clock enable dutin sleep mode  <a href="group__RCC.html#gaf6a53d37df11a56412ae06f73626f637">More...</a><br /></td></tr>
<tr class="separator:gaf6a53d37df11a56412ae06f73626f637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5abf01e4149d71e8427eefcd2e429fe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga5abf01e4149d71e8427eefcd2e429fe9">RCC_APB1LPENR_I2C3LPEN</a>&#160;&#160;&#160;23</td></tr>
<tr class="memdesc:ga5abf01e4149d71e8427eefcd2e429fe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] I2C3 clock enable dutin sleep mode  <a href="group__RCC.html#ga5abf01e4149d71e8427eefcd2e429fe9">More...</a><br /></td></tr>
<tr class="separator:ga5abf01e4149d71e8427eefcd2e429fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274fa282ad1ff40b747644bf9360feb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga274fa282ad1ff40b747644bf9360feb4">RCC_APB1LPENR_PWRLPEN</a>&#160;&#160;&#160;28</td></tr>
<tr class="memdesc:ga274fa282ad1ff40b747644bf9360feb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] PWR clock enable dutin sleep mode  <a href="group__RCC.html#ga274fa282ad1ff40b747644bf9360feb4">More...</a><br /></td></tr>
<tr class="separator:ga274fa282ad1ff40b747644bf9360feb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">APB2LPENR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>APB2 Peripheral Clock Enable in Low Power Mode Register </p>
</div></td></tr>
<tr class="memitem:ga82580245686c32761e8354fb174ba5dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga82580245686c32761e8354fb174ba5dd">RCC_APB2LPENR_TIM1LPEN</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga82580245686c32761e8354fb174ba5dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timer 1 clock enable dutin sleep mode  <a href="group__RCC.html#ga82580245686c32761e8354fb174ba5dd">More...</a><br /></td></tr>
<tr class="separator:ga82580245686c32761e8354fb174ba5dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8b429bc8d52abd1ba3818a82542bb98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gab8b429bc8d52abd1ba3818a82542bb98"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] USART1 clock enable dutin sleep mode  <a href="group__RCC.html#gab8b429bc8d52abd1ba3818a82542bb98">More...</a><br /></td></tr>
<tr class="separator:gab8b429bc8d52abd1ba3818a82542bb98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b82eb1986da9ed32e6701d01fffe55d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga2b82eb1986da9ed32e6701d01fffe55d">RCC_APB2LPENR_USART6LPEN</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga2b82eb1986da9ed32e6701d01fffe55d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] USART6 clock enable dutin sleep mode  <a href="group__RCC.html#ga2b82eb1986da9ed32e6701d01fffe55d">More...</a><br /></td></tr>
<tr class="separator:ga2b82eb1986da9ed32e6701d01fffe55d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga126a8791f77cecc599e32d2c882a4dab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga126a8791f77cecc599e32d2c882a4dab">RCC_APB2LPENR_ADC1LPEN</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga126a8791f77cecc599e32d2c882a4dab"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] ADC1 clock enable dutin sleep mode  <a href="group__RCC.html#ga126a8791f77cecc599e32d2c882a4dab">More...</a><br /></td></tr>
<tr class="separator:ga126a8791f77cecc599e32d2c882a4dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a740fdf8313fbdd00dd97eb73afc4dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga7a740fdf8313fbdd00dd97eb73afc4dc">RCC_APB2LPENR_SDIOLPEN</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga7a740fdf8313fbdd00dd97eb73afc4dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SDIO clock enable dutin sleep mode  <a href="group__RCC.html#ga7a740fdf8313fbdd00dd97eb73afc4dc">More...</a><br /></td></tr>
<tr class="separator:ga7a740fdf8313fbdd00dd97eb73afc4dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c6729058e54f4b8f8ae01d5b3586aaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga2c6729058e54f4b8f8ae01d5b3586aaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SPI1 clock enable dutin sleep mode  <a href="group__RCC.html#ga2c6729058e54f4b8f8ae01d5b3586aaa">More...</a><br /></td></tr>
<tr class="separator:ga2c6729058e54f4b8f8ae01d5b3586aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3abbbc5e7b28b72c8a9f0a0358d0b13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gac3abbbc5e7b28b72c8a9f0a0358d0b13">RCC_APB2LPENR_SPI4LPEN</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:gac3abbbc5e7b28b72c8a9f0a0358d0b13"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SPI4 clock enable dutin sleep mode  <a href="group__RCC.html#gac3abbbc5e7b28b72c8a9f0a0358d0b13">More...</a><br /></td></tr>
<tr class="separator:gac3abbbc5e7b28b72c8a9f0a0358d0b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa82cfc33f0cf71220398bbe1c4b412e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gaaa82cfc33f0cf71220398bbe1c4b412e">RCC_APB2LPENR_SYSCFGLPEN</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:gaaa82cfc33f0cf71220398bbe1c4b412e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SYSCFG clock enable dutin sleep mode  <a href="group__RCC.html#gaaa82cfc33f0cf71220398bbe1c4b412e">More...</a><br /></td></tr>
<tr class="separator:gaaa82cfc33f0cf71220398bbe1c4b412e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91b882f3dc2b939a53ed3f4caa537de1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga91b882f3dc2b939a53ed3f4caa537de1">RCC_APB2LPENR_TIM9LPEN</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga91b882f3dc2b939a53ed3f4caa537de1"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timer 9 clock enable dutin sleep mode  <a href="group__RCC.html#ga91b882f3dc2b939a53ed3f4caa537de1">More...</a><br /></td></tr>
<tr class="separator:ga91b882f3dc2b939a53ed3f4caa537de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7999e2ebeb1300d0cf6a59ad92c41b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gae7999e2ebeb1300d0cf6a59ad92c41b6">RCC_APB2LPENR_TIM10LPEN</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:gae7999e2ebeb1300d0cf6a59ad92c41b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timer 10 clock enable dutin sleep mode  <a href="group__RCC.html#gae7999e2ebeb1300d0cf6a59ad92c41b6">More...</a><br /></td></tr>
<tr class="separator:gae7999e2ebeb1300d0cf6a59ad92c41b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad43fcaa4f4d6fb2b590a6ffee31f8c94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94">RCC_APB2LPENR_TIM11LPEN</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:gad43fcaa4f4d6fb2b590a6ffee31f8c94"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timer 11 clock enable dutin sleep mode  <a href="group__RCC.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94">More...</a><br /></td></tr>
<tr class="separator:gad43fcaa4f4d6fb2b590a6ffee31f8c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">BDCR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Backup Domain Control Register </p>
</div></td></tr>
<tr class="memitem:ga00145f8814cb9a5b180d76499d97aead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga00145f8814cb9a5b180d76499d97aead">RCC_BDCR_LSEON</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga00145f8814cb9a5b180d76499d97aead"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] External low-speed oscillator enable  <a href="group__RCC.html#ga00145f8814cb9a5b180d76499d97aead">More...</a><br /></td></tr>
<tr class="separator:ga00145f8814cb9a5b180d76499d97aead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafca81172ed857ce6b94582fcaada87c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gaafca81172ed857ce6b94582fcaada87c">RCC_BDCR_LSERDY</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gaafca81172ed857ce6b94582fcaada87c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] External Low-speed oscillator ready  <a href="group__RCC.html#gaafca81172ed857ce6b94582fcaada87c">More...</a><br /></td></tr>
<tr class="separator:gaafca81172ed857ce6b94582fcaada87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga542dffd7f8dc4da5401b54d822a22af0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga542dffd7f8dc4da5401b54d822a22af0">RCC_BDCR_LSEBYP</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga542dffd7f8dc4da5401b54d822a22af0"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] External low-speed oscillator bypass  <a href="group__RCC.html#ga542dffd7f8dc4da5401b54d822a22af0">More...</a><br /></td></tr>
<tr class="separator:ga542dffd7f8dc4da5401b54d822a22af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe30dbd38f6456990ee641648bc05d40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gabe30dbd38f6456990ee641648bc05d40"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] RTC clock source selection  <a href="group__RCC.html#gabe30dbd38f6456990ee641648bc05d40">More...</a><br /></td></tr>
<tr class="separator:gabe30dbd38f6456990ee641648bc05d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79ea6f2df75f09b17df9582037ed6a53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga79ea6f2df75f09b17df9582037ed6a53">RCC_BDCR_RTCEN</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ga79ea6f2df75f09b17df9582037ed6a53"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] RTC clock enable  <a href="group__RCC.html#ga79ea6f2df75f09b17df9582037ed6a53">More...</a><br /></td></tr>
<tr class="separator:ga79ea6f2df75f09b17df9582037ed6a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga2b85b3ab656dfa2809b15e6e530c17a2">RCC_BDCR_BDRST</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Backup domain software reset  <a href="group__RCC.html#ga2b85b3ab656dfa2809b15e6e530c17a2">More...</a><br /></td></tr>
<tr class="separator:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">CSR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Clock Control &amp; Status Register </p>
</div></td></tr>
<tr class="memitem:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">RCC_CSR_LSION</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Internal low-speed oscillator enable  <a href="group__RCC.html#ga803cbf97bda1ebaf9afee2a3c9f0851b">More...</a><br /></td></tr>
<tr class="separator:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab569110e757aee573ebf9ad80812e8bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gab569110e757aee573ebf9ad80812e8bb">RCC_CSR_LSIRDY</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gab569110e757aee573ebf9ad80812e8bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Internal low-speed oscillator ready  <a href="group__RCC.html#gab569110e757aee573ebf9ad80812e8bb">More...</a><br /></td></tr>
<tr class="separator:gab569110e757aee573ebf9ad80812e8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc26c5996b14005a70afbeaa29aae716"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:gafc26c5996b14005a70afbeaa29aae716"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Remove reset flag  <a href="group__RCC.html#gafc26c5996b14005a70afbeaa29aae716">More...</a><br /></td></tr>
<tr class="separator:gafc26c5996b14005a70afbeaa29aae716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6685c7bd94a46c82c7ca69afa1707c39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga6685c7bd94a46c82c7ca69afa1707c39">RCC_CSR_BORRSTF</a>&#160;&#160;&#160;25</td></tr>
<tr class="memdesc:ga6685c7bd94a46c82c7ca69afa1707c39"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] BOR reset flag  <a href="group__RCC.html#ga6685c7bd94a46c82c7ca69afa1707c39">More...</a><br /></td></tr>
<tr class="separator:ga6685c7bd94a46c82c7ca69afa1707c39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga4e26d2902d11e638cd0b702332f53ab1">RCC_CSR_PINRSTF</a>&#160;&#160;&#160;26</td></tr>
<tr class="memdesc:ga4e26d2902d11e638cd0b702332f53ab1"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] PIN reset flag  <a href="group__RCC.html#ga4e26d2902d11e638cd0b702332f53ab1">More...</a><br /></td></tr>
<tr class="separator:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">RCC_CSR_PORRSTF</a>&#160;&#160;&#160;27</td></tr>
<tr class="memdesc:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] POR/PDR reset flag  <a href="group__RCC.html#ga837e2d7e2395ac45ebe2aea95ecde9bf">More...</a><br /></td></tr>
<tr class="separator:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e89534934436ee8958440882b71e6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga16e89534934436ee8958440882b71e6f">RCC_CSR_SFTRSTF</a>&#160;&#160;&#160;28</td></tr>
<tr class="memdesc:ga16e89534934436ee8958440882b71e6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Software reset flag  <a href="group__RCC.html#ga16e89534934436ee8958440882b71e6f">More...</a><br /></td></tr>
<tr class="separator:ga16e89534934436ee8958440882b71e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">RCC_CSR_IWDGRSTF</a>&#160;&#160;&#160;29</td></tr>
<tr class="memdesc:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Independent watchdog reset flag  <a href="group__RCC.html#ga22a7079ba87dd7acd5ed7fe7b704e85f">More...</a><br /></td></tr>
<tr class="separator:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gacabd7bbde7e78c9c8f5fd46e34771826">RCC_CSR_WWDGRSTF</a>&#160;&#160;&#160;30</td></tr>
<tr class="memdesc:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Window watchdog reset flag  <a href="group__RCC.html#gacabd7bbde7e78c9c8f5fd46e34771826">More...</a><br /></td></tr>
<tr class="separator:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga675455250b91f125d52f5d347c2c0fbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga675455250b91f125d52f5d347c2c0fbf">RCC_CSR_LPWRRSTF</a>&#160;&#160;&#160;31</td></tr>
<tr class="memdesc:ga675455250b91f125d52f5d347c2c0fbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Low-power reset flag  <a href="group__RCC.html#ga675455250b91f125d52f5d347c2c0fbf">More...</a><br /></td></tr>
<tr class="separator:ga675455250b91f125d52f5d347c2c0fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SSCGR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Spread Spectrum Clock Generation Register </p>
</div></td></tr>
<tr class="memitem:gaf6fd9fde5cf03700de4c304b9c5dfb7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#gaf6fd9fde5cf03700de4c304b9c5dfb7c">RCC_SSCGR_MODPER</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaf6fd9fde5cf03700de4c304b9c5dfb7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[13-bit] Modulation period  <a href="group__RCC.html#gaf6fd9fde5cf03700de4c304b9c5dfb7c">More...</a><br /></td></tr>
<tr class="separator:gaf6fd9fde5cf03700de4c304b9c5dfb7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f801e25eb841262467f54e7325b7806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga0f801e25eb841262467f54e7325b7806">RCC_SSCGR_INCSTEP</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:ga0f801e25eb841262467f54e7325b7806"><td class="mdescLeft">&#160;</td><td class="mdescRight">[15-bit] Incrementation step  <a href="group__RCC.html#ga0f801e25eb841262467f54e7325b7806">More...</a><br /></td></tr>
<tr class="separator:ga0f801e25eb841262467f54e7325b7806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga392689f6486224a7f19d7ad0cd195687"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga392689f6486224a7f19d7ad0cd195687">RCC_SSCGR_SPREADSEL</a>&#160;&#160;&#160;30</td></tr>
<tr class="memdesc:ga392689f6486224a7f19d7ad0cd195687"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Spread Select  <a href="group__RCC.html#ga392689f6486224a7f19d7ad0cd195687">More...</a><br /></td></tr>
<tr class="separator:ga392689f6486224a7f19d7ad0cd195687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8885c04bcb786b89e26f066f4ccf06e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga8885c04bcb786b89e26f066f4ccf06e0">RCC_SSCGR_SSCGEN</a>&#160;&#160;&#160;31</td></tr>
<tr class="memdesc:ga8885c04bcb786b89e26f066f4ccf06e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Spread Spectrum modulation enable  <a href="group__RCC.html#ga8885c04bcb786b89e26f066f4ccf06e0">More...</a><br /></td></tr>
<tr class="separator:ga8885c04bcb786b89e26f066f4ccf06e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PLLI2SCFG</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PLLI2S Configuration Register </p>
</div></td></tr>
<tr class="memitem:ga68db5b1d90f9b62359888ed1175a0cef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga68db5b1d90f9b62359888ed1175a0cef">RCC_PLLI2SCFGR_PLLI2SN</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga68db5b1d90f9b62359888ed1175a0cef"><td class="mdescLeft">&#160;</td><td class="mdescRight">[9-bit] PLLI2S multiplication factor for VCO  <a href="group__RCC.html#ga68db5b1d90f9b62359888ed1175a0cef">More...</a><br /></td></tr>
<tr class="separator:ga68db5b1d90f9b62359888ed1175a0cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c599fc84dcde859974ed5b334e90f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga0c599fc84dcde859974ed5b334e90f50">RCC_PLLI2SCFGR_PLLI2SR</a>&#160;&#160;&#160;28</td></tr>
<tr class="memdesc:ga0c599fc84dcde859974ed5b334e90f50"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] PLLI2S division factor I2S clocks  <a href="group__RCC.html#ga0c599fc84dcde859974ed5b334e90f50">More...</a><br /></td></tr>
<tr class="separator:ga0c599fc84dcde859974ed5b334e90f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DCKCFGR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Dedicated Clocks Configuration Register </p>
</div></td></tr>
<tr class="memitem:ga78cc4107f023df9a3168daf04ba1c2da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RCC.html#ga78cc4107f023df9a3168daf04ba1c2da">RCC_DCKCFGR_TIMPRE</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga78cc4107f023df9a3168daf04ba1c2da"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timers clocks prescaler selection  <a href="group__RCC.html#ga78cc4107f023df9a3168daf04ba1c2da">More...</a><br /></td></tr>
<tr class="separator:ga78cc4107f023df9a3168daf04ba1c2da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">MEMRMP</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Memory Remap Register </p>
</div></td></tr>
<tr class="memitem:ga3c05039ec67573c00da29f58b914f258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SYSCFG.html#ga3c05039ec67573c00da29f58b914f258">SYSCFG_MEMRMP_MEM_MODE</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga3c05039ec67573c00da29f58b914f258"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Memory mapping selection  <a href="group__SYSCFG.html#ga3c05039ec67573c00da29f58b914f258">More...</a><br /></td></tr>
<tr class="separator:ga3c05039ec67573c00da29f58b914f258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PMC</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Peripheral Mode Configurator Register </p>
</div></td></tr>
<tr class="memitem:gae44bae7ffc1cdebd5efbefbf679881df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SYSCFG.html#gae44bae7ffc1cdebd5efbefbf679881df">SYSCFG_PMC_ADCxDC2</a></td></tr>
<tr class="separator:gae44bae7ffc1cdebd5efbefbf679881df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">EXTICR1</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>External Configuration Register 1 </p>
</div></td></tr>
<tr class="memitem:ga535640ce83d47cd89427b13ffdde2807"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SYSCFG.html#ga535640ce83d47cd89427b13ffdde2807">SYSCFG_EXTICR1_EXTIx</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga535640ce83d47cd89427b13ffdde2807"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] EXTI x configuration  <a href="group__SYSCFG.html#ga535640ce83d47cd89427b13ffdde2807">More...</a><br /></td></tr>
<tr class="separator:ga535640ce83d47cd89427b13ffdde2807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">EXTICR2</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>External Configuration Register 1 </p>
</div></td></tr>
<tr class="memitem:ga055bd45fd0a1577fea545b52d3aa70f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SYSCFG.html#ga055bd45fd0a1577fea545b52d3aa70f0">SYSCFG_EXTICR2_EXTIx</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga055bd45fd0a1577fea545b52d3aa70f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] EXTI x configuration  <a href="group__SYSCFG.html#ga055bd45fd0a1577fea545b52d3aa70f0">More...</a><br /></td></tr>
<tr class="separator:ga055bd45fd0a1577fea545b52d3aa70f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">EXTICR3</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>External Configuration Register 1 </p>
</div></td></tr>
<tr class="memitem:ga5b7cf6d1b6327916ce7b354b60566c94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SYSCFG.html#ga5b7cf6d1b6327916ce7b354b60566c94">SYSCFG_EXTICR3_EXTIx</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga5b7cf6d1b6327916ce7b354b60566c94"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] EXTI x configuration  <a href="group__SYSCFG.html#ga5b7cf6d1b6327916ce7b354b60566c94">More...</a><br /></td></tr>
<tr class="separator:ga5b7cf6d1b6327916ce7b354b60566c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">EXTICR4</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>External Configuration Register 1 </p>
</div></td></tr>
<tr class="memitem:ga956059c0d202ae38ced877699bebaf96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SYSCFG.html#ga956059c0d202ae38ced877699bebaf96">SYSCFG_EXTICR4_EXTIx</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga956059c0d202ae38ced877699bebaf96"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] EXTI x configuration  <a href="group__SYSCFG.html#ga956059c0d202ae38ced877699bebaf96">More...</a><br /></td></tr>
<tr class="separator:ga956059c0d202ae38ced877699bebaf96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">CMPCR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Compensation Cell Control Register </p>
</div></td></tr>
<tr class="memitem:ga261292a3a7ca1f767915b2e2ec3a7806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SYSCFG.html#ga261292a3a7ca1f767915b2e2ec3a7806">SYSCFG_CMPCR_CMP_PD</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga261292a3a7ca1f767915b2e2ec3a7806"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Compensation cell power-down  <a href="group__SYSCFG.html#ga261292a3a7ca1f767915b2e2ec3a7806">More...</a><br /></td></tr>
<tr class="separator:ga261292a3a7ca1f767915b2e2ec3a7806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae16bcca9b727e68f11467b6b3dad6215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SYSCFG.html#gae16bcca9b727e68f11467b6b3dad6215">SYSCFG_CMPCR_READY</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gae16bcca9b727e68f11467b6b3dad6215"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Compensation cell ready flag  <a href="group__SYSCFG.html#gae16bcca9b727e68f11467b6b3dad6215">More...</a><br /></td></tr>
<tr class="separator:gae16bcca9b727e68f11467b6b3dad6215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">LISR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Low Interrupt Status Register </p>
</div></td></tr>
<tr class="memitem:ga79bcc3f8e773206a66aba95c6f889d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga79bcc3f8e773206a66aba95c6f889d6f">DMA_LISR_FEIF0</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga79bcc3f8e773206a66aba95c6f889d6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 0 FIFO error interrupt flag  <a href="group__DMA.html#ga79bcc3f8e773206a66aba95c6f889d6f">More...</a><br /></td></tr>
<tr class="separator:ga79bcc3f8e773206a66aba95c6f889d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbc4fecde60c09e12f10113a156bb922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gafbc4fecde60c09e12f10113a156bb922">DMA_LISR_FEIF1</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gafbc4fecde60c09e12f10113a156bb922"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 1 FIFO error interrupt flag  <a href="group__DMA.html#gafbc4fecde60c09e12f10113a156bb922">More...</a><br /></td></tr>
<tr class="separator:gafbc4fecde60c09e12f10113a156bb922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99c42b194213872753460ef9b7745213"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga99c42b194213872753460ef9b7745213">DMA_LISR_FEIF2</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga99c42b194213872753460ef9b7745213"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 2 FIFO error interrupt flag  <a href="group__DMA.html#ga99c42b194213872753460ef9b7745213">More...</a><br /></td></tr>
<tr class="separator:ga99c42b194213872753460ef9b7745213"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5367443a1378eef82aed62ca22763952"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga5367443a1378eef82aed62ca22763952">DMA_LISR_FEIF3</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:ga5367443a1378eef82aed62ca22763952"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 3 FIFO error interrupt flag  <a href="group__DMA.html#ga5367443a1378eef82aed62ca22763952">More...</a><br /></td></tr>
<tr class="separator:ga5367443a1378eef82aed62ca22763952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72de97ebc9d063dceb38bada91c44878"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga72de97ebc9d063dceb38bada91c44878">DMA_LISR_DMEIF0</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga72de97ebc9d063dceb38bada91c44878"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 0 direct mode error interrupt flag  <a href="group__DMA.html#ga72de97ebc9d063dceb38bada91c44878">More...</a><br /></td></tr>
<tr class="separator:ga72de97ebc9d063dceb38bada91c44878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4903814bfc12dd6193416374fbddf8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaa4903814bfc12dd6193416374fbddf8c">DMA_LISR_DMEIF1</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gaa4903814bfc12dd6193416374fbddf8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 1 direct mode error interrupt flag  <a href="group__DMA.html#gaa4903814bfc12dd6193416374fbddf8c">More...</a><br /></td></tr>
<tr class="separator:gaa4903814bfc12dd6193416374fbddf8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc7edcd7404f0dcf19a724dfad22026a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gabc7edcd7404f0dcf19a724dfad22026a">DMA_LISR_DMEIF2</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:gabc7edcd7404f0dcf19a724dfad22026a"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 2 direct mode error interrupt flag  <a href="group__DMA.html#gabc7edcd7404f0dcf19a724dfad22026a">More...</a><br /></td></tr>
<tr class="separator:gabc7edcd7404f0dcf19a724dfad22026a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01fd1397b41221f5bdf6f107cb92e196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga01fd1397b41221f5bdf6f107cb92e196">DMA_LISR_DMEIF3</a>&#160;&#160;&#160;23</td></tr>
<tr class="memdesc:ga01fd1397b41221f5bdf6f107cb92e196"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 3 direct mode error interrupt flag  <a href="group__DMA.html#ga01fd1397b41221f5bdf6f107cb92e196">More...</a><br /></td></tr>
<tr class="separator:ga01fd1397b41221f5bdf6f107cb92e196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6181727d13abbc46283ff22ce359e3b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga6181727d13abbc46283ff22ce359e3b9">DMA_LISR_HTIF0</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga6181727d13abbc46283ff22ce359e3b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 0 half transfer interrupt flag  <a href="group__DMA.html#ga6181727d13abbc46283ff22ce359e3b9">More...</a><br /></td></tr>
<tr class="separator:ga6181727d13abbc46283ff22ce359e3b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04304a9f8891e325247c0aaa4c9fac72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga04304a9f8891e325247c0aaa4c9fac72">DMA_LISR_HTIF1</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga04304a9f8891e325247c0aaa4c9fac72"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 1 half transfer interrupt flag  <a href="group__DMA.html#ga04304a9f8891e325247c0aaa4c9fac72">More...</a><br /></td></tr>
<tr class="separator:ga04304a9f8891e325247c0aaa4c9fac72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ca25185d14a1f0c208ec8ceadc787a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga6ca25185d14a1f0c208ec8ceadc787a6">DMA_LISR_HTIF2</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:ga6ca25185d14a1f0c208ec8ceadc787a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 2 half transfer interrupt flag  <a href="group__DMA.html#ga6ca25185d14a1f0c208ec8ceadc787a6">More...</a><br /></td></tr>
<tr class="separator:ga6ca25185d14a1f0c208ec8ceadc787a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa10c891ee2ec333b7f87eea5886d574f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaa10c891ee2ec333b7f87eea5886d574f">DMA_LISR_HTIF3</a>&#160;&#160;&#160;26</td></tr>
<tr class="memdesc:gaa10c891ee2ec333b7f87eea5886d574f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 3 half transfer interrupt flag  <a href="group__DMA.html#gaa10c891ee2ec333b7f87eea5886d574f">More...</a><br /></td></tr>
<tr class="separator:gaa10c891ee2ec333b7f87eea5886d574f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc3f7e52c0688bed4b71fa37666901d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gadbc3f7e52c0688bed4b71fa37666901d">DMA_LISR_TCIF0</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gadbc3f7e52c0688bed4b71fa37666901d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 0 transfer complete interrupt flag  <a href="group__DMA.html#gadbc3f7e52c0688bed4b71fa37666901d">More...</a><br /></td></tr>
<tr class="separator:gadbc3f7e52c0688bed4b71fa37666901d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae02aec39ded937b3ce816d3df4520d9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gae02aec39ded937b3ce816d3df4520d9b">DMA_LISR_TCIF1</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:gae02aec39ded937b3ce816d3df4520d9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 1 transfer complete interrupt flag  <a href="group__DMA.html#gae02aec39ded937b3ce816d3df4520d9b">More...</a><br /></td></tr>
<tr class="separator:gae02aec39ded937b3ce816d3df4520d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf21350cce8c4cb5d7c6fcf5edc930cf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaf21350cce8c4cb5d7c6fcf5edc930cf8">DMA_LISR_TCIF2</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:gaf21350cce8c4cb5d7c6fcf5edc930cf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 2 transfer complete interrupt flag  <a href="group__DMA.html#gaf21350cce8c4cb5d7c6fcf5edc930cf8">More...</a><br /></td></tr>
<tr class="separator:gaf21350cce8c4cb5d7c6fcf5edc930cf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44e5bf8adbb2646d325cba8d5dd670d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga44e5bf8adbb2646d325cba8d5dd670d8">DMA_LISR_TCIF3</a>&#160;&#160;&#160;27</td></tr>
<tr class="memdesc:ga44e5bf8adbb2646d325cba8d5dd670d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 3 transfer complete interrupt flag  <a href="group__DMA.html#ga44e5bf8adbb2646d325cba8d5dd670d8">More...</a><br /></td></tr>
<tr class="separator:ga44e5bf8adbb2646d325cba8d5dd670d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HISR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>High Interrupt Status Register </p>
</div></td></tr>
<tr class="memitem:gacab90057201b1da9774308ff3fb6cfa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gacab90057201b1da9774308ff3fb6cfa1">DMA_HISR_FEIF4</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gacab90057201b1da9774308ff3fb6cfa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 4 FIFO error interrupt flag  <a href="group__DMA.html#gacab90057201b1da9774308ff3fb6cfa1">More...</a><br /></td></tr>
<tr class="separator:gacab90057201b1da9774308ff3fb6cfa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d62494b31bb830433ddd683f4872519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga0d62494b31bb830433ddd683f4872519">DMA_HISR_FEIF5</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga0d62494b31bb830433ddd683f4872519"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 5 FIFO error interrupt flag  <a href="group__DMA.html#ga0d62494b31bb830433ddd683f4872519">More...</a><br /></td></tr>
<tr class="separator:ga0d62494b31bb830433ddd683f4872519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb297f94bde8d1aea580683d466ca8ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gafb297f94bde8d1aea580683d466ca8ca">DMA_HISR_FEIF6</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gafb297f94bde8d1aea580683d466ca8ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 6 FIFO error interrupt flag  <a href="group__DMA.html#gafb297f94bde8d1aea580683d466ca8ca">More...</a><br /></td></tr>
<tr class="separator:gafb297f94bde8d1aea580683d466ca8ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadea53385fca360f16c4474db1cf18bc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gadea53385fca360f16c4474db1cf18bc1">DMA_HISR_FEIF7</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:gadea53385fca360f16c4474db1cf18bc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 7 FIFO error interrupt flag  <a href="group__DMA.html#gadea53385fca360f16c4474db1cf18bc1">More...</a><br /></td></tr>
<tr class="separator:gadea53385fca360f16c4474db1cf18bc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf716f1bc12ea70f49802d84fb77646e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaf716f1bc12ea70f49802d84fb77646e8">DMA_HISR_DMEIF4</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gaf716f1bc12ea70f49802d84fb77646e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 4 direct mode error interrupt flag  <a href="group__DMA.html#gaf716f1bc12ea70f49802d84fb77646e8">More...</a><br /></td></tr>
<tr class="separator:gaf716f1bc12ea70f49802d84fb77646e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5ee964eee9c88fa28d32ce3ea6478f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gac5ee964eee9c88fa28d32ce3ea6478f2">DMA_HISR_DMEIF5</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gac5ee964eee9c88fa28d32ce3ea6478f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 5 direct mode error interrupt flag  <a href="group__DMA.html#gac5ee964eee9c88fa28d32ce3ea6478f2">More...</a><br /></td></tr>
<tr class="separator:gac5ee964eee9c88fa28d32ce3ea6478f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7b58e7ba316d3fc296f4433b3e62c38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gab7b58e7ba316d3fc296f4433b3e62c38">DMA_HISR_DMEIF6</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:gab7b58e7ba316d3fc296f4433b3e62c38"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 6 direct mode error interrupt flag  <a href="group__DMA.html#gab7b58e7ba316d3fc296f4433b3e62c38">More...</a><br /></td></tr>
<tr class="separator:gab7b58e7ba316d3fc296f4433b3e62c38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bb23848f8a022a47ab4abd5aa9b7d39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga3bb23848f8a022a47ab4abd5aa9b7d39">DMA_HISR_DMEIF7</a>&#160;&#160;&#160;23</td></tr>
<tr class="memdesc:ga3bb23848f8a022a47ab4abd5aa9b7d39"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 7 direct mode error interrupt flag  <a href="group__DMA.html#ga3bb23848f8a022a47ab4abd5aa9b7d39">More...</a><br /></td></tr>
<tr class="separator:ga3bb23848f8a022a47ab4abd5aa9b7d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadba8d24329c676d70560eda0b8c1e5b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gadba8d24329c676d70560eda0b8c1e5b0">DMA_HISR_HTIF4</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gadba8d24329c676d70560eda0b8c1e5b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 4 half transfer interrupt flag  <a href="group__DMA.html#gadba8d24329c676d70560eda0b8c1e5b0">More...</a><br /></td></tr>
<tr class="separator:gadba8d24329c676d70560eda0b8c1e5b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8617bf8160d1027879ffd354e04908d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga8617bf8160d1027879ffd354e04908d9">DMA_HISR_HTIF5</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga8617bf8160d1027879ffd354e04908d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 5 half transfer interrupt flag  <a href="group__DMA.html#ga8617bf8160d1027879ffd354e04908d9">More...</a><br /></td></tr>
<tr class="separator:ga8617bf8160d1027879ffd354e04908d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d39c14138e9ff216c203b288137144b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga0d39c14138e9ff216c203b288137144b">DMA_HISR_HTIF6</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:ga0d39c14138e9ff216c203b288137144b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 6 half transfer interrupt flag  <a href="group__DMA.html#ga0d39c14138e9ff216c203b288137144b">More...</a><br /></td></tr>
<tr class="separator:ga0d39c14138e9ff216c203b288137144b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf535d1a3209d2e2e0e616e2d7501525d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaf535d1a3209d2e2e0e616e2d7501525d">DMA_HISR_HTIF7</a>&#160;&#160;&#160;26</td></tr>
<tr class="memdesc:gaf535d1a3209d2e2e0e616e2d7501525d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 7 half transfer interrupt flag  <a href="group__DMA.html#gaf535d1a3209d2e2e0e616e2d7501525d">More...</a><br /></td></tr>
<tr class="separator:gaf535d1a3209d2e2e0e616e2d7501525d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcce25c245499f9e62cb757e1871d973"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gafcce25c245499f9e62cb757e1871d973">DMA_HISR_TCIF4</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gafcce25c245499f9e62cb757e1871d973"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 4 transfer complete interrupt flag  <a href="group__DMA.html#gafcce25c245499f9e62cb757e1871d973">More...</a><br /></td></tr>
<tr class="separator:gafcce25c245499f9e62cb757e1871d973"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64f15eaf1dd30450d1d35ee517507321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga64f15eaf1dd30450d1d35ee517507321">DMA_HISR_TCIF5</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga64f15eaf1dd30450d1d35ee517507321"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 5 transfer complete interrupt flag  <a href="group__DMA.html#ga64f15eaf1dd30450d1d35ee517507321">More...</a><br /></td></tr>
<tr class="separator:ga64f15eaf1dd30450d1d35ee517507321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad29468aa609150e241d9ae62c477cf45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gad29468aa609150e241d9ae62c477cf45">DMA_HISR_TCIF6</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:gad29468aa609150e241d9ae62c477cf45"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 6 transfer complete interrupt flag  <a href="group__DMA.html#gad29468aa609150e241d9ae62c477cf45">More...</a><br /></td></tr>
<tr class="separator:gad29468aa609150e241d9ae62c477cf45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad20a0a5e103def436d4e329fc0888482"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gad20a0a5e103def436d4e329fc0888482">DMA_HISR_TCIF7</a>&#160;&#160;&#160;27</td></tr>
<tr class="memdesc:gad20a0a5e103def436d4e329fc0888482"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 7 transfer complete interrupt flag  <a href="group__DMA.html#gad20a0a5e103def436d4e329fc0888482">More...</a><br /></td></tr>
<tr class="separator:gad20a0a5e103def436d4e329fc0888482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">LIFCR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Low Interrupt Flag Register </p>
</div></td></tr>
<tr class="memitem:gab6a8790c511f7ee059430a0db26f58e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gab6a8790c511f7ee059430a0db26f58e5">DMA_LISR_CFEIF0</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gab6a8790c511f7ee059430a0db26f58e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 0 clear FIFO error interrupt flag  <a href="group__DMA.html#gab6a8790c511f7ee059430a0db26f58e5">More...</a><br /></td></tr>
<tr class="separator:gab6a8790c511f7ee059430a0db26f58e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga096ca6f917db2f996b00a0ac0af13129"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga096ca6f917db2f996b00a0ac0af13129">DMA_LISR_CFEIF1</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga096ca6f917db2f996b00a0ac0af13129"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 1 clear FIFO error interrupt flag  <a href="group__DMA.html#ga096ca6f917db2f996b00a0ac0af13129">More...</a><br /></td></tr>
<tr class="separator:ga096ca6f917db2f996b00a0ac0af13129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e10808c905f4bba71e93f879241a360"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga2e10808c905f4bba71e93f879241a360">DMA_LISR_CFEIF2</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga2e10808c905f4bba71e93f879241a360"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 2 clear FIFO error interrupt flag  <a href="group__DMA.html#ga2e10808c905f4bba71e93f879241a360">More...</a><br /></td></tr>
<tr class="separator:ga2e10808c905f4bba71e93f879241a360"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1d53a771f741f898aa19e34c3a8135d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaf1d53a771f741f898aa19e34c3a8135d">DMA_LISR_CFEIF3</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:gaf1d53a771f741f898aa19e34c3a8135d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 3 clear FIFO error interrupt flag  <a href="group__DMA.html#gaf1d53a771f741f898aa19e34c3a8135d">More...</a><br /></td></tr>
<tr class="separator:gaf1d53a771f741f898aa19e34c3a8135d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaede01f11732d3f800088087eaacb52f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaede01f11732d3f800088087eaacb52f4">DMA_LISR_CDMEIF0</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gaede01f11732d3f800088087eaacb52f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 0 clear direct mode error interrupt flag  <a href="group__DMA.html#gaede01f11732d3f800088087eaacb52f4">More...</a><br /></td></tr>
<tr class="separator:gaede01f11732d3f800088087eaacb52f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf35d580599768f7dac85a544ee5144d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaf35d580599768f7dac85a544ee5144d6">DMA_LISR_CDMEIF1</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gaf35d580599768f7dac85a544ee5144d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 1 clear direct mode error interrupt flag  <a href="group__DMA.html#gaf35d580599768f7dac85a544ee5144d6">More...</a><br /></td></tr>
<tr class="separator:gaf35d580599768f7dac85a544ee5144d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca3eda09f02dbd58dd9aad755354069c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaca3eda09f02dbd58dd9aad755354069c">DMA_LISR_CDMEIF2</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:gaca3eda09f02dbd58dd9aad755354069c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 2 clear direct mode error interrupt flag  <a href="group__DMA.html#gaca3eda09f02dbd58dd9aad755354069c">More...</a><br /></td></tr>
<tr class="separator:gaca3eda09f02dbd58dd9aad755354069c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga388abfc126bc25e5892251b7328b6875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga388abfc126bc25e5892251b7328b6875">DMA_LISR_CDMEIF3</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga388abfc126bc25e5892251b7328b6875"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 3 clear direct mode error interrupt flag  <a href="group__DMA.html#ga388abfc126bc25e5892251b7328b6875">More...</a><br /></td></tr>
<tr class="separator:ga388abfc126bc25e5892251b7328b6875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga063290c0c9e72c9d46aaa0f7f6fbb389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga063290c0c9e72c9d46aaa0f7f6fbb389">DMA_LISR_CTEIF0</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga063290c0c9e72c9d46aaa0f7f6fbb389"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 0 clear transfer error interrupt flag  <a href="group__DMA.html#ga063290c0c9e72c9d46aaa0f7f6fbb389">More...</a><br /></td></tr>
<tr class="separator:ga063290c0c9e72c9d46aaa0f7f6fbb389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d3357cca1efc0d28415ce2ee94311e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga3d3357cca1efc0d28415ce2ee94311e7">DMA_LISR_CTEIF1</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga3d3357cca1efc0d28415ce2ee94311e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 1 clear transfer error interrupt flag  <a href="group__DMA.html#ga3d3357cca1efc0d28415ce2ee94311e7">More...</a><br /></td></tr>
<tr class="separator:ga3d3357cca1efc0d28415ce2ee94311e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacafddb0647ccba0d2c377390ddd9ba25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gacafddb0647ccba0d2c377390ddd9ba25">DMA_LISR_CTEIF2</a>&#160;&#160;&#160;19</td></tr>
<tr class="memdesc:gacafddb0647ccba0d2c377390ddd9ba25"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 2 clear transfer error interrupt flag  <a href="group__DMA.html#gacafddb0647ccba0d2c377390ddd9ba25">More...</a><br /></td></tr>
<tr class="separator:gacafddb0647ccba0d2c377390ddd9ba25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade7f1ca04797621f4cac381b88a20587"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gade7f1ca04797621f4cac381b88a20587">DMA_LISR_CTEIF3</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:gade7f1ca04797621f4cac381b88a20587"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 3 clear transfer error interrupt flag  <a href="group__DMA.html#gade7f1ca04797621f4cac381b88a20587">More...</a><br /></td></tr>
<tr class="separator:gade7f1ca04797621f4cac381b88a20587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc8933e2cc594cd727f583955908ec87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gafc8933e2cc594cd727f583955908ec87">DMA_LISR_CHTIF0</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gafc8933e2cc594cd727f583955908ec87"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 0 clear half transfer interrupt flag  <a href="group__DMA.html#gafc8933e2cc594cd727f583955908ec87">More...</a><br /></td></tr>
<tr class="separator:gafc8933e2cc594cd727f583955908ec87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f28f0699ac3288b75d9c7292a198b6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga4f28f0699ac3288b75d9c7292a198b6c">DMA_LISR_CHTIF1</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga4f28f0699ac3288b75d9c7292a198b6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 1 clear half transfer interrupt flag  <a href="group__DMA.html#ga4f28f0699ac3288b75d9c7292a198b6c">More...</a><br /></td></tr>
<tr class="separator:ga4f28f0699ac3288b75d9c7292a198b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a1838dded2f8d5c6ef4c565bf6a7c13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga2a1838dded2f8d5c6ef4c565bf6a7c13">DMA_LISR_CHTIF2</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:ga2a1838dded2f8d5c6ef4c565bf6a7c13"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 2 clear half transfer interrupt flag  <a href="group__DMA.html#ga2a1838dded2f8d5c6ef4c565bf6a7c13">More...</a><br /></td></tr>
<tr class="separator:ga2a1838dded2f8d5c6ef4c565bf6a7c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ebb7145461e8e722e13d8cddfa6b90b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga8ebb7145461e8e722e13d8cddfa6b90b">DMA_LISR_CHTIF3</a>&#160;&#160;&#160;26</td></tr>
<tr class="memdesc:ga8ebb7145461e8e722e13d8cddfa6b90b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 3 clear half transfer interrupt flag  <a href="group__DMA.html#ga8ebb7145461e8e722e13d8cddfa6b90b">More...</a><br /></td></tr>
<tr class="separator:ga8ebb7145461e8e722e13d8cddfa6b90b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d6a03f4b9946f0d1a50c066cdabf0ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga8d6a03f4b9946f0d1a50c066cdabf0ed">DMA_LISR_CTCIF0</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga8d6a03f4b9946f0d1a50c066cdabf0ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 0 clear transfer complete interrupt flag  <a href="group__DMA.html#ga8d6a03f4b9946f0d1a50c066cdabf0ed">More...</a><br /></td></tr>
<tr class="separator:ga8d6a03f4b9946f0d1a50c066cdabf0ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62e8d05ea5be1bb8405fabdf64e940b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga62e8d05ea5be1bb8405fabdf64e940b5">DMA_LISR_CTCIF1</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga62e8d05ea5be1bb8405fabdf64e940b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 1 clear transfer complete interrupt flag  <a href="group__DMA.html#ga62e8d05ea5be1bb8405fabdf64e940b5">More...</a><br /></td></tr>
<tr class="separator:ga62e8d05ea5be1bb8405fabdf64e940b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf265498499f34d319452b9edf160c1f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaf265498499f34d319452b9edf160c1f4">DMA_LISR_CTCIF2</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:gaf265498499f34d319452b9edf160c1f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 2 clear transfer complete interrupt flag  <a href="group__DMA.html#gaf265498499f34d319452b9edf160c1f4">More...</a><br /></td></tr>
<tr class="separator:gaf265498499f34d319452b9edf160c1f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8861c366cc65bff466262b57e8185033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga8861c366cc65bff466262b57e8185033">DMA_LISR_CTCIF3</a>&#160;&#160;&#160;27</td></tr>
<tr class="memdesc:ga8861c366cc65bff466262b57e8185033"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 3 clear transfer complete interrupt flag  <a href="group__DMA.html#ga8861c366cc65bff466262b57e8185033">More...</a><br /></td></tr>
<tr class="separator:ga8861c366cc65bff466262b57e8185033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HIFCR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>High Interrupt Flag Clear Register </p>
</div></td></tr>
<tr class="memitem:ga01c094f4299acf85cda5bf2d5f1dc787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga01c094f4299acf85cda5bf2d5f1dc787">DMA_HISR_CFEIF4</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga01c094f4299acf85cda5bf2d5f1dc787"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 4 clear FIFO error interrupt flag  <a href="group__DMA.html#ga01c094f4299acf85cda5bf2d5f1dc787">More...</a><br /></td></tr>
<tr class="separator:ga01c094f4299acf85cda5bf2d5f1dc787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa60ecd89fc53b647b8417328684a49bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaa60ecd89fc53b647b8417328684a49bf">DMA_HISR_CFEIF5</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gaa60ecd89fc53b647b8417328684a49bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 5 clear FIFO error interrupt flag  <a href="group__DMA.html#gaa60ecd89fc53b647b8417328684a49bf">More...</a><br /></td></tr>
<tr class="separator:gaa60ecd89fc53b647b8417328684a49bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78437cb52e7024ed78a2b8b4161f9a84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga78437cb52e7024ed78a2b8b4161f9a84">DMA_HISR_CFEIF6</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga78437cb52e7024ed78a2b8b4161f9a84"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 6 clear FIFO error interrupt flag  <a href="group__DMA.html#ga78437cb52e7024ed78a2b8b4161f9a84">More...</a><br /></td></tr>
<tr class="separator:ga78437cb52e7024ed78a2b8b4161f9a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad696792307592618ee1096d3ba358226"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gad696792307592618ee1096d3ba358226">DMA_HISR_CFEIF7</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:gad696792307592618ee1096d3ba358226"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 7 clear FIFO error interrupt flag  <a href="group__DMA.html#gad696792307592618ee1096d3ba358226">More...</a><br /></td></tr>
<tr class="separator:gad696792307592618ee1096d3ba358226"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fc7b19e57db55b5a16aaad03411efc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga3fc7b19e57db55b5a16aaad03411efc8">DMA_HISR_CDMEIF4</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga3fc7b19e57db55b5a16aaad03411efc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 4 clear direct mode error interrupt flag  <a href="group__DMA.html#ga3fc7b19e57db55b5a16aaad03411efc8">More...</a><br /></td></tr>
<tr class="separator:ga3fc7b19e57db55b5a16aaad03411efc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01043609ec31251af1b2ff551133a02b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga01043609ec31251af1b2ff551133a02b">DMA_HISR_CDMEIF5</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga01043609ec31251af1b2ff551133a02b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 5 clear direct mode error interrupt flag  <a href="group__DMA.html#ga01043609ec31251af1b2ff551133a02b">More...</a><br /></td></tr>
<tr class="separator:ga01043609ec31251af1b2ff551133a02b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7be4c37e0aa3d871e0d9e98359938a01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga7be4c37e0aa3d871e0d9e98359938a01">DMA_HISR_CDMEIF6</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:ga7be4c37e0aa3d871e0d9e98359938a01"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 6 clear direct mode error interrupt flag  <a href="group__DMA.html#ga7be4c37e0aa3d871e0d9e98359938a01">More...</a><br /></td></tr>
<tr class="separator:ga7be4c37e0aa3d871e0d9e98359938a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d0a7156f28ec797886c8769048d7b0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga4d0a7156f28ec797886c8769048d7b0e">DMA_HISR_CDMEIF7</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga4d0a7156f28ec797886c8769048d7b0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 7 clear direct mode error interrupt flag  <a href="group__DMA.html#ga4d0a7156f28ec797886c8769048d7b0e">More...</a><br /></td></tr>
<tr class="separator:ga4d0a7156f28ec797886c8769048d7b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafccbd73e57879424cb918ac2cb28f99c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gafccbd73e57879424cb918ac2cb28f99c">DMA_HISR_CTEIF4</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gafccbd73e57879424cb918ac2cb28f99c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 4 clear transfer error interrupt flag  <a href="group__DMA.html#gafccbd73e57879424cb918ac2cb28f99c">More...</a><br /></td></tr>
<tr class="separator:gafccbd73e57879424cb918ac2cb28f99c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98eb6b998439cbbf1d1b87a0c7f7da3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga98eb6b998439cbbf1d1b87a0c7f7da3d">DMA_HISR_CTEIF5</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga98eb6b998439cbbf1d1b87a0c7f7da3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 5 clear transfer error interrupt flag  <a href="group__DMA.html#ga98eb6b998439cbbf1d1b87a0c7f7da3d">More...</a><br /></td></tr>
<tr class="separator:ga98eb6b998439cbbf1d1b87a0c7f7da3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ddef3e1f127541b195e44236d9346ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga2ddef3e1f127541b195e44236d9346ac">DMA_HISR_CTEIF6</a>&#160;&#160;&#160;19</td></tr>
<tr class="memdesc:ga2ddef3e1f127541b195e44236d9346ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 6 clear transfer error interrupt flag  <a href="group__DMA.html#ga2ddef3e1f127541b195e44236d9346ac">More...</a><br /></td></tr>
<tr class="separator:ga2ddef3e1f127541b195e44236d9346ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b51aa0423c20c55d5304b979af3aa52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga5b51aa0423c20c55d5304b979af3aa52">DMA_HISR_CTEIF7</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga5b51aa0423c20c55d5304b979af3aa52"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 7 clear transfer error interrupt flag  <a href="group__DMA.html#ga5b51aa0423c20c55d5304b979af3aa52">More...</a><br /></td></tr>
<tr class="separator:ga5b51aa0423c20c55d5304b979af3aa52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga895b9e0d8371e72f15665581b16bd7db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga895b9e0d8371e72f15665581b16bd7db">DMA_HISR_CHTIF4</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga895b9e0d8371e72f15665581b16bd7db"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 4 clear half transfer interrupt flag  <a href="group__DMA.html#ga895b9e0d8371e72f15665581b16bd7db">More...</a><br /></td></tr>
<tr class="separator:ga895b9e0d8371e72f15665581b16bd7db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dfc6f64044fb617215343c06b997e15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga7dfc6f64044fb617215343c06b997e15">DMA_HISR_CHTIF5</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga7dfc6f64044fb617215343c06b997e15"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 5 clear half transfer interrupt flag  <a href="group__DMA.html#ga7dfc6f64044fb617215343c06b997e15">More...</a><br /></td></tr>
<tr class="separator:ga7dfc6f64044fb617215343c06b997e15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeae09ecb390481c7c5c0f4a18637fee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaeae09ecb390481c7c5c0f4a18637fee0">DMA_HISR_CHTIF6</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:gaeae09ecb390481c7c5c0f4a18637fee0"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 6 clear half transfer interrupt flag  <a href="group__DMA.html#gaeae09ecb390481c7c5c0f4a18637fee0">More...</a><br /></td></tr>
<tr class="separator:gaeae09ecb390481c7c5c0f4a18637fee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3536c0c9bba197e33358f818f9b42457"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga3536c0c9bba197e33358f818f9b42457">DMA_HISR_CHTIF7</a>&#160;&#160;&#160;26</td></tr>
<tr class="memdesc:ga3536c0c9bba197e33358f818f9b42457"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 7 clear half transfer interrupt flag  <a href="group__DMA.html#ga3536c0c9bba197e33358f818f9b42457">More...</a><br /></td></tr>
<tr class="separator:ga3536c0c9bba197e33358f818f9b42457"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf117590fd9dda3e5af2cba610ec8d915"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaf117590fd9dda3e5af2cba610ec8d915">DMA_HISR_CTCIF4</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gaf117590fd9dda3e5af2cba610ec8d915"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 4 clear transfer complete interrupt flag  <a href="group__DMA.html#gaf117590fd9dda3e5af2cba610ec8d915">More...</a><br /></td></tr>
<tr class="separator:gaf117590fd9dda3e5af2cba610ec8d915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54e21150ed77d7f94744a7cea8ca5d2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga54e21150ed77d7f94744a7cea8ca5d2c">DMA_HISR_CTCIF5</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga54e21150ed77d7f94744a7cea8ca5d2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 5 clear transfer complete interrupt flag  <a href="group__DMA.html#ga54e21150ed77d7f94744a7cea8ca5d2c">More...</a><br /></td></tr>
<tr class="separator:ga54e21150ed77d7f94744a7cea8ca5d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafea3725faed0299639b541d216038cdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gafea3725faed0299639b541d216038cdf">DMA_HISR_CTCIF6</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:gafea3725faed0299639b541d216038cdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 6 clear transfer complete interrupt flag  <a href="group__DMA.html#gafea3725faed0299639b541d216038cdf">More...</a><br /></td></tr>
<tr class="separator:gafea3725faed0299639b541d216038cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bc743518da6b9f498956f0f7c79d9b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga0bc743518da6b9f498956f0f7c79d9b3">DMA_HISR_CTCIF7</a>&#160;&#160;&#160;27</td></tr>
<tr class="memdesc:ga0bc743518da6b9f498956f0f7c79d9b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream 7 clear transfer complete interrupt flag  <a href="group__DMA.html#ga0bc743518da6b9f498956f0f7c79d9b3">More...</a><br /></td></tr>
<tr class="separator:ga0bc743518da6b9f498956f0f7c79d9b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SXCR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Stream X Configuration Register </p>
</div></td></tr>
<tr class="memitem:gacbab281087de6a144f9e56b5ace36a59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gacbab281087de6a144f9e56b5ace36a59">DMA_SXCR_CHSEL</a>&#160;&#160;&#160;25</td></tr>
<tr class="memdesc:gacbab281087de6a144f9e56b5ace36a59"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel selection  <a href="group__DMA.html#gacbab281087de6a144f9e56b5ace36a59">More...</a><br /></td></tr>
<tr class="separator:gacbab281087de6a144f9e56b5ace36a59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2330271e0db97960a95833efef10314d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga2330271e0db97960a95833efef10314d">DMA_SXCR_MBURST</a>&#160;&#160;&#160;23</td></tr>
<tr class="memdesc:ga2330271e0db97960a95833efef10314d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Memory burst transfer configuration  <a href="group__DMA.html#ga2330271e0db97960a95833efef10314d">More...</a><br /></td></tr>
<tr class="separator:ga2330271e0db97960a95833efef10314d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8faf2eda21fe2d0c98b6c91885e048d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga8faf2eda21fe2d0c98b6c91885e048d4">DMA_SXCR_PBURST</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:ga8faf2eda21fe2d0c98b6c91885e048d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Peripheral burst trasnfer configuration  <a href="group__DMA.html#ga8faf2eda21fe2d0c98b6c91885e048d4">More...</a><br /></td></tr>
<tr class="separator:ga8faf2eda21fe2d0c98b6c91885e048d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25ae6c541b7178269d77d79ecef4751a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga25ae6c541b7178269d77d79ecef4751a">DMA_SXCR_CT</a>&#160;&#160;&#160;19</td></tr>
<tr class="memdesc:ga25ae6c541b7178269d77d79ecef4751a"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Current target  <a href="group__DMA.html#ga25ae6c541b7178269d77d79ecef4751a">More...</a><br /></td></tr>
<tr class="separator:ga25ae6c541b7178269d77d79ecef4751a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga665e0edb6ac5c50ff830f76e9ee04d40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga665e0edb6ac5c50ff830f76e9ee04d40">DMA_SXCR_DBM</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:ga665e0edb6ac5c50ff830f76e9ee04d40"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Double buffer mode  <a href="group__DMA.html#ga665e0edb6ac5c50ff830f76e9ee04d40">More...</a><br /></td></tr>
<tr class="separator:ga665e0edb6ac5c50ff830f76e9ee04d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa00799777a1aabab426c2a362b771807"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaa00799777a1aabab426c2a362b771807">DMA_SXCR_PL</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gaa00799777a1aabab426c2a362b771807"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Priority level  <a href="group__DMA.html#gaa00799777a1aabab426c2a362b771807">More...</a><br /></td></tr>
<tr class="separator:gaa00799777a1aabab426c2a362b771807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aae3d804786726bdeade3f4e21781c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga5aae3d804786726bdeade3f4e21781c0">DMA_SXCR_PINCOS</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ga5aae3d804786726bdeade3f4e21781c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Peripheral increment offset size  <a href="group__DMA.html#ga5aae3d804786726bdeade3f4e21781c0">More...</a><br /></td></tr>
<tr class="separator:ga5aae3d804786726bdeade3f4e21781c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga540ccdabba646daabd8d85ae3a762ac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga540ccdabba646daabd8d85ae3a762ac8">DMA_SXCR_MSIZE</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:ga540ccdabba646daabd8d85ae3a762ac8"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Memory data size  <a href="group__DMA.html#ga540ccdabba646daabd8d85ae3a762ac8">More...</a><br /></td></tr>
<tr class="separator:ga540ccdabba646daabd8d85ae3a762ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f65b364ae53d909ef88c5f40f9d320c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga1f65b364ae53d909ef88c5f40f9d320c">DMA_SXCR_PSIZE</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga1f65b364ae53d909ef88c5f40f9d320c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Peripheral data size  <a href="group__DMA.html#ga1f65b364ae53d909ef88c5f40f9d320c">More...</a><br /></td></tr>
<tr class="separator:ga1f65b364ae53d909ef88c5f40f9d320c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9a7786a2c716c599d6bed1ff2487a03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaa9a7786a2c716c599d6bed1ff2487a03">DMA_SXCR_MINC</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:gaa9a7786a2c716c599d6bed1ff2487a03"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Memory increment mode  <a href="group__DMA.html#gaa9a7786a2c716c599d6bed1ff2487a03">More...</a><br /></td></tr>
<tr class="separator:gaa9a7786a2c716c599d6bed1ff2487a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f638e2bb42208c93e040cd64ee435c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga23f638e2bb42208c93e040cd64ee435c">DMA_SXCR_PINC</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga23f638e2bb42208c93e040cd64ee435c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Perupheral increment mode  <a href="group__DMA.html#ga23f638e2bb42208c93e040cd64ee435c">More...</a><br /></td></tr>
<tr class="separator:ga23f638e2bb42208c93e040cd64ee435c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5db1b9ec442af22fa282b3cb9353eeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gad5db1b9ec442af22fa282b3cb9353eeb">DMA_SXCR_CIRC</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gad5db1b9ec442af22fa282b3cb9353eeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Circular mode  <a href="group__DMA.html#gad5db1b9ec442af22fa282b3cb9353eeb">More...</a><br /></td></tr>
<tr class="separator:gad5db1b9ec442af22fa282b3cb9353eeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff52ac4dbe02252651928c3e3ecfa148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaff52ac4dbe02252651928c3e3ecfa148">DMA_SXCR_DIR</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gaff52ac4dbe02252651928c3e3ecfa148"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Data transfer direction  <a href="group__DMA.html#gaff52ac4dbe02252651928c3e3ecfa148">More...</a><br /></td></tr>
<tr class="separator:gaff52ac4dbe02252651928c3e3ecfa148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga380b9953c8f3071e0542b44cfb4ddb48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga380b9953c8f3071e0542b44cfb4ddb48">DMA_SXCR_PFCTRL</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga380b9953c8f3071e0542b44cfb4ddb48"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Peripheral flow controller  <a href="group__DMA.html#ga380b9953c8f3071e0542b44cfb4ddb48">More...</a><br /></td></tr>
<tr class="separator:ga380b9953c8f3071e0542b44cfb4ddb48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacbc28d58c5c71a7b20dca28e6d91c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaacbc28d58c5c71a7b20dca28e6d91c8d">DMA_SXCR_TCIE</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gaacbc28d58c5c71a7b20dca28e6d91c8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Transfer complete interrupt enable  <a href="group__DMA.html#gaacbc28d58c5c71a7b20dca28e6d91c8d">More...</a><br /></td></tr>
<tr class="separator:gaacbc28d58c5c71a7b20dca28e6d91c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2e51fa6e5f5b9ab059077f3e1e5c027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gaf2e51fa6e5f5b9ab059077f3e1e5c027">DMA_SXCR_HTIE</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gaf2e51fa6e5f5b9ab059077f3e1e5c027"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Half transfer interrupt enable  <a href="group__DMA.html#gaf2e51fa6e5f5b9ab059077f3e1e5c027">More...</a><br /></td></tr>
<tr class="separator:gaf2e51fa6e5f5b9ab059077f3e1e5c027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad230401b491279e515c0a2c1c26fbe51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gad230401b491279e515c0a2c1c26fbe51">DMA_SXCR_TEIE</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gad230401b491279e515c0a2c1c26fbe51"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Transfer error interrupt enable  <a href="group__DMA.html#gad230401b491279e515c0a2c1c26fbe51">More...</a><br /></td></tr>
<tr class="separator:gad230401b491279e515c0a2c1c26fbe51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d942acbb6c0a8f1fb3900b4aeed98ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga0d942acbb6c0a8f1fb3900b4aeed98ec">DMA_SXCR_DMEIE</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga0d942acbb6c0a8f1fb3900b4aeed98ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Direct mode error interrupt enable  <a href="group__DMA.html#ga0d942acbb6c0a8f1fb3900b4aeed98ec">More...</a><br /></td></tr>
<tr class="separator:ga0d942acbb6c0a8f1fb3900b4aeed98ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6566bcd4e5bc3d477b528c909401913e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga6566bcd4e5bc3d477b528c909401913e">DMA_SXCR_EN</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga6566bcd4e5bc3d477b528c909401913e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stream enable  <a href="group__DMA.html#ga6566bcd4e5bc3d477b528c909401913e">More...</a><br /></td></tr>
<tr class="separator:ga6566bcd4e5bc3d477b528c909401913e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SXNDTR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Stream X Number of Data Register </p>
</div></td></tr>
<tr class="memitem:ga052cf753597c90ddc9c7d60e8d98c7ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga052cf753597c90ddc9c7d60e8d98c7ad">DMA_SXDTR_NDT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga052cf753597c90ddc9c7d60e8d98c7ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">[16-bit] Number of data items to transfer  <a href="group__DMA.html#ga052cf753597c90ddc9c7d60e8d98c7ad">More...</a><br /></td></tr>
<tr class="separator:ga052cf753597c90ddc9c7d60e8d98c7ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SXPAR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Stream X Peripheral Address Register </p>
</div></td></tr>
<tr class="memitem:ga1e2df9e6485b345d3d4abe8401419885"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga1e2df9e6485b345d3d4abe8401419885">DMA_SXPAR_PAR</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga1e2df9e6485b345d3d4abe8401419885"><td class="mdescLeft">&#160;</td><td class="mdescRight">[32-bit] Peripheral address  <a href="group__DMA.html#ga1e2df9e6485b345d3d4abe8401419885">More...</a><br /></td></tr>
<tr class="separator:ga1e2df9e6485b345d3d4abe8401419885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SXM0AR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Stream X Memory 0 Address Register </p>
</div></td></tr>
<tr class="memitem:gae0781cf48498f278949e17411dd9dcd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gae0781cf48498f278949e17411dd9dcd1">DMA_SXM0AR_M0A</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gae0781cf48498f278949e17411dd9dcd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">[32-bit] Memory 0 address  <a href="group__DMA.html#gae0781cf48498f278949e17411dd9dcd1">More...</a><br /></td></tr>
<tr class="separator:gae0781cf48498f278949e17411dd9dcd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SXM1AR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Stream X Memory 1 Address Register </p>
</div></td></tr>
<tr class="memitem:ga73ed4ab6b283a581e340ee50bb474b8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga73ed4ab6b283a581e340ee50bb474b8d">DMA_SXM1AR_M1A</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga73ed4ab6b283a581e340ee50bb474b8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[32-bit] Memory 1 address  <a href="group__DMA.html#ga73ed4ab6b283a581e340ee50bb474b8d">More...</a><br /></td></tr>
<tr class="separator:ga73ed4ab6b283a581e340ee50bb474b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SXFCR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Stream X FIFO Control Register </p>
</div></td></tr>
<tr class="memitem:ga801cdcb8db79802df734d6bf114e87c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga801cdcb8db79802df734d6bf114e87c3">DMA_SXFCR_FTH</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga801cdcb8db79802df734d6bf114e87c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] FIFO threshold selection  <a href="group__DMA.html#ga801cdcb8db79802df734d6bf114e87c3">More...</a><br /></td></tr>
<tr class="separator:ga801cdcb8db79802df734d6bf114e87c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8713a1a2be39d923a3f24810340d941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#gab8713a1a2be39d923a3f24810340d941">DMA_SXFCR_DMDIS</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gab8713a1a2be39d923a3f24810340d941"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Direct mode disable  <a href="group__DMA.html#gab8713a1a2be39d923a3f24810340d941">More...</a><br /></td></tr>
<tr class="separator:gab8713a1a2be39d923a3f24810340d941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f12f393dc65aada89cdef80339db261"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga5f12f393dc65aada89cdef80339db261">DMA_SXFCR_DS</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga5f12f393dc65aada89cdef80339db261"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] FIFO status  <a href="group__DMA.html#ga5f12f393dc65aada89cdef80339db261">More...</a><br /></td></tr>
<tr class="separator:ga5f12f393dc65aada89cdef80339db261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga512bc96f0ba76860058faaa283115aaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__DMA.html#ga512bc96f0ba76860058faaa283115aaf">DMA_SXFCR_FEIE</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga512bc96f0ba76860058faaa283115aaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] FIFO error interrupt enable  <a href="group__DMA.html#ga512bc96f0ba76860058faaa283115aaf">More...</a><br /></td></tr>
<tr class="separator:ga512bc96f0ba76860058faaa283115aaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Status Register </p>
</div></td></tr>
<tr class="memitem:ga8b7f27694281e4cad956da567e5583b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga8b7f27694281e4cad956da567e5583b2">ADC_SR_AWD</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga8b7f27694281e4cad956da567e5583b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Analog watchog flag  <a href="group__ADC.html#ga8b7f27694281e4cad956da567e5583b2">More...</a><br /></td></tr>
<tr class="separator:ga8b7f27694281e4cad956da567e5583b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dc295c5253743aeb2cda582953b7b53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga3dc295c5253743aeb2cda582953b7b53">ADC_SR_EOC</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga3dc295c5253743aeb2cda582953b7b53"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Regular channel end of conversion  <a href="group__ADC.html#ga3dc295c5253743aeb2cda582953b7b53">More...</a><br /></td></tr>
<tr class="separator:ga3dc295c5253743aeb2cda582953b7b53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc9f07589bb1a4e398781df372389b56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gabc9f07589bb1a4e398781df372389b56">ADC_SR_JEOC</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gabc9f07589bb1a4e398781df372389b56"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Injected channel end of conversion  <a href="group__ADC.html#gabc9f07589bb1a4e398781df372389b56">More...</a><br /></td></tr>
<tr class="separator:gabc9f07589bb1a4e398781df372389b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7340a01ffec051c06e80a037eee58a14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga7340a01ffec051c06e80a037eee58a14">ADC_SR_JSTRT</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga7340a01ffec051c06e80a037eee58a14"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Injected channel start flag  <a href="group__ADC.html#ga7340a01ffec051c06e80a037eee58a14">More...</a><br /></td></tr>
<tr class="separator:ga7340a01ffec051c06e80a037eee58a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45eb11ad986d8220cde9fa47a91ed222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga45eb11ad986d8220cde9fa47a91ed222">ADC_SR_STRT</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga45eb11ad986d8220cde9fa47a91ed222"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Regular channel start flag  <a href="group__ADC.html#ga45eb11ad986d8220cde9fa47a91ed222">More...</a><br /></td></tr>
<tr class="separator:ga45eb11ad986d8220cde9fa47a91ed222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e5211d5e3e53cdedf4d9d6fe4ce2a45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga1e5211d5e3e53cdedf4d9d6fe4ce2a45">ADC_SR_OVR</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga1e5211d5e3e53cdedf4d9d6fe4ce2a45"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Overrun  <a href="group__ADC.html#ga1e5211d5e3e53cdedf4d9d6fe4ce2a45">More...</a><br /></td></tr>
<tr class="separator:ga1e5211d5e3e53cdedf4d9d6fe4ce2a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga269bd5618ba773d32275b93be004c554"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga269bd5618ba773d32275b93be004c554">IWDG_SR_PVU</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga269bd5618ba773d32275b93be004c554"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Watchdog prescaler value update  <a href="group__ADC.html#ga269bd5618ba773d32275b93be004c554">More...</a><br /></td></tr>
<tr class="separator:ga269bd5618ba773d32275b93be004c554"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadffb8339e556a3b10120b15f0dacc232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gadffb8339e556a3b10120b15f0dacc232">IWDG_SR_RVU</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gadffb8339e556a3b10120b15f0dacc232"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1=bit] Watchdog counter reload update  <a href="group__ADC.html#gadffb8339e556a3b10120b15f0dacc232">More...</a><br /></td></tr>
<tr class="separator:gadffb8339e556a3b10120b15f0dacc232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96cf9ddd91b6079c5aceef6f3e857b69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga96cf9ddd91b6079c5aceef6f3e857b69">WWDG_SR_EWIF</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga96cf9ddd91b6079c5aceef6f3e857b69"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Early wakeup interrupt flag  <a href="group__ADC.html#ga96cf9ddd91b6079c5aceef6f3e857b69">More...</a><br /></td></tr>
<tr class="separator:ga96cf9ddd91b6079c5aceef6f3e857b69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2400856ce2a616d1196f088343b57064"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga2400856ce2a616d1196f088343b57064">SPI_I2S_SR_RXNE</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga2400856ce2a616d1196f088343b57064"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] RX buffer not empty  <a href="group__ADC.html#ga2400856ce2a616d1196f088343b57064">More...</a><br /></td></tr>
<tr class="separator:ga2400856ce2a616d1196f088343b57064"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05f4429e351a5f220be611e8e257e52c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga05f4429e351a5f220be611e8e257e52c">SPI_I2S_SR_TXE</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga05f4429e351a5f220be611e8e257e52c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Tx buffer empty  <a href="group__ADC.html#ga05f4429e351a5f220be611e8e257e52c">More...</a><br /></td></tr>
<tr class="separator:ga05f4429e351a5f220be611e8e257e52c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0dee882ef25b3553614cb4459563a45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaa0dee882ef25b3553614cb4459563a45">SPI_I2S_SR_CHSIDE</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gaa0dee882ef25b3553614cb4459563a45"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Channel Side  <a href="group__ADC.html#gaa0dee882ef25b3553614cb4459563a45">More...</a><br /></td></tr>
<tr class="separator:gaa0dee882ef25b3553614cb4459563a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f25268d326a97269b58c86e8f2b03f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga7f25268d326a97269b58c86e8f2b03f6">SPI_I2S_SR_UDR</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga7f25268d326a97269b58c86e8f2b03f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Underrun flag  <a href="group__ADC.html#ga7f25268d326a97269b58c86e8f2b03f6">More...</a><br /></td></tr>
<tr class="separator:ga7f25268d326a97269b58c86e8f2b03f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c24a2be86f756e480e4c84bfdc618c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga71c24a2be86f756e480e4c84bfdc618c">SPI_I2S_SR_CRCERR</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga71c24a2be86f756e480e4c84bfdc618c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] CRC error flag  <a href="group__ADC.html#ga71c24a2be86f756e480e4c84bfdc618c">More...</a><br /></td></tr>
<tr class="separator:ga71c24a2be86f756e480e4c84bfdc618c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga567d256008c6dea51e9ff29662097c81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga567d256008c6dea51e9ff29662097c81">SPI_I2S_SR_MODF</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga567d256008c6dea51e9ff29662097c81"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Mode fault  <a href="group__ADC.html#ga567d256008c6dea51e9ff29662097c81">More...</a><br /></td></tr>
<tr class="separator:ga567d256008c6dea51e9ff29662097c81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cc9dbb3e754feea3b94feecbe790460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga7cc9dbb3e754feea3b94feecbe790460">SPI_I2S_SR_OVR</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga7cc9dbb3e754feea3b94feecbe790460"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Overrun flag  <a href="group__ADC.html#ga7cc9dbb3e754feea3b94feecbe790460">More...</a><br /></td></tr>
<tr class="separator:ga7cc9dbb3e754feea3b94feecbe790460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaffdef7453d8ddc92d86a759759fb4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gadaffdef7453d8ddc92d86a759759fb4f">SPI_I2S_SR_BSY</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gadaffdef7453d8ddc92d86a759759fb4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Busy flag  <a href="group__ADC.html#gadaffdef7453d8ddc92d86a759759fb4f">More...</a><br /></td></tr>
<tr class="separator:gadaffdef7453d8ddc92d86a759759fb4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3363bdabdda6e9f218b569868c2d6891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga3363bdabdda6e9f218b569868c2d6891">SPI_I2S_SR_FRE</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga3363bdabdda6e9f218b569868c2d6891"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Frame format error  <a href="group__ADC.html#ga3363bdabdda6e9f218b569868c2d6891">More...</a><br /></td></tr>
<tr class="separator:ga3363bdabdda6e9f218b569868c2d6891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac88be3484245af8c1b271ae5c1b97a14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gac88be3484245af8c1b271ae5c1b97a14">USART_SR_PE</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gac88be3484245af8c1b271ae5c1b97a14"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Parity error  <a href="group__ADC.html#gac88be3484245af8c1b271ae5c1b97a14">More...</a><br /></td></tr>
<tr class="separator:gac88be3484245af8c1b271ae5c1b97a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eb6fd3f820bd12e0b5a981de1894804"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga9eb6fd3f820bd12e0b5a981de1894804">USART_SR_FE</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga9eb6fd3f820bd12e0b5a981de1894804"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Framing error  <a href="group__ADC.html#ga9eb6fd3f820bd12e0b5a981de1894804">More...</a><br /></td></tr>
<tr class="separator:ga9eb6fd3f820bd12e0b5a981de1894804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08f38c950c43a4b7342473714886a2aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga08f38c950c43a4b7342473714886a2aa">USART_SR_NF</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga08f38c950c43a4b7342473714886a2aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Noise detected flag  <a href="group__ADC.html#ga08f38c950c43a4b7342473714886a2aa">More...</a><br /></td></tr>
<tr class="separator:ga08f38c950c43a4b7342473714886a2aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4560fc7a60df4bdf402fc7219ae7b558"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga4560fc7a60df4bdf402fc7219ae7b558">USART_SR_ORE</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga4560fc7a60df4bdf402fc7219ae7b558"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Overrun error  <a href="group__ADC.html#ga4560fc7a60df4bdf402fc7219ae7b558">More...</a><br /></td></tr>
<tr class="separator:ga4560fc7a60df4bdf402fc7219ae7b558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga336fa8c9965ce18c10972ac80ded611f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga336fa8c9965ce18c10972ac80ded611f">USART_SR_IDLE</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga336fa8c9965ce18c10972ac80ded611f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] IDLE line detected  <a href="group__ADC.html#ga336fa8c9965ce18c10972ac80ded611f">More...</a><br /></td></tr>
<tr class="separator:ga336fa8c9965ce18c10972ac80ded611f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0c99e2bb265b3d58a91aca7a93f7836"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaa0c99e2bb265b3d58a91aca7a93f7836">USART_SR_RXNE</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gaa0c99e2bb265b3d58a91aca7a93f7836"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Read data register not empty  <a href="group__ADC.html#gaa0c99e2bb265b3d58a91aca7a93f7836">More...</a><br /></td></tr>
<tr class="separator:gaa0c99e2bb265b3d58a91aca7a93f7836"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76229b05ac37a5a688e6ba45851a29f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga76229b05ac37a5a688e6ba45851a29f1">USART_SR_TC</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga76229b05ac37a5a688e6ba45851a29f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Transmission complete  <a href="group__ADC.html#ga76229b05ac37a5a688e6ba45851a29f1">More...</a><br /></td></tr>
<tr class="separator:ga76229b05ac37a5a688e6ba45851a29f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65e9cddf0890113d405342f1d8b5b980"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga65e9cddf0890113d405342f1d8b5b980">USART_SR_TXE</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga65e9cddf0890113d405342f1d8b5b980"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Transmit data register empty  <a href="group__ADC.html#ga65e9cddf0890113d405342f1d8b5b980">More...</a><br /></td></tr>
<tr class="separator:ga65e9cddf0890113d405342f1d8b5b980"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b868b59576f42421226d35628c6b628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga5b868b59576f42421226d35628c6b628">USART_SR_LBD</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga5b868b59576f42421226d35628c6b628"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] LIN break detection flag  <a href="group__ADC.html#ga5b868b59576f42421226d35628c6b628">More...</a><br /></td></tr>
<tr class="separator:ga5b868b59576f42421226d35628c6b628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9250ae2793db0541e6c4bb8837424541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga9250ae2793db0541e6c4bb8837424541">USART_SR_CTS</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga9250ae2793db0541e6c4bb8837424541"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] CTS flag  <a href="group__ADC.html#ga9250ae2793db0541e6c4bb8837424541">More...</a><br /></td></tr>
<tr class="separator:ga9250ae2793db0541e6c4bb8837424541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">CR1</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Control Register 1 </p>
</div></td></tr>
<tr class="memitem:gad8bb755c7059bb2d4f5e2e999d2a2677"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gad8bb755c7059bb2d4f5e2e999d2a2677">ADC_CR1_AWDCH</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gad8bb755c7059bb2d4f5e2e999d2a2677"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] Analog watchdog channel select bits  <a href="group__ADC.html#gad8bb755c7059bb2d4f5e2e999d2a2677">More...</a><br /></td></tr>
<tr class="separator:gad8bb755c7059bb2d4f5e2e999d2a2677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa39fee2e812a7ca45998cccf32e90aea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaa39fee2e812a7ca45998cccf32e90aea">ADC_CR1_EOCIE</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gaa39fee2e812a7ca45998cccf32e90aea"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Interrupt enable for EOC  <a href="group__ADC.html#gaa39fee2e812a7ca45998cccf32e90aea">More...</a><br /></td></tr>
<tr class="separator:gaa39fee2e812a7ca45998cccf32e90aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd44f86b189696d5a3780342516de722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gacd44f86b189696d5a3780342516de722">ADC_CR1_AWDIE</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gacd44f86b189696d5a3780342516de722"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Analog watchdog interrupt enable  <a href="group__ADC.html#gacd44f86b189696d5a3780342516de722">More...</a><br /></td></tr>
<tr class="separator:gacd44f86b189696d5a3780342516de722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c46fc1dc6c63acf88821f46a8f6d5e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga5c46fc1dc6c63acf88821f46a8f6d5e7">ADC_CR1_JEOCIE</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga5c46fc1dc6c63acf88821f46a8f6d5e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Interrupt enable for injected channels  <a href="group__ADC.html#ga5c46fc1dc6c63acf88821f46a8f6d5e7">More...</a><br /></td></tr>
<tr class="separator:ga5c46fc1dc6c63acf88821f46a8f6d5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaeab75ece0c73dd97e8f21911ed22d06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaaeab75ece0c73dd97e8f21911ed22d06">ADC_CR1_SCAN</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gaaeab75ece0c73dd97e8f21911ed22d06"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Scan mode  <a href="group__ADC.html#gaaeab75ece0c73dd97e8f21911ed22d06">More...</a><br /></td></tr>
<tr class="separator:gaaeab75ece0c73dd97e8f21911ed22d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c9fc31f19c04033dfa98e982519c451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga5c9fc31f19c04033dfa98e982519c451">ADC_CR1_AWDSGL</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga5c9fc31f19c04033dfa98e982519c451"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Enable the watchdog on a single channel in scan mode  <a href="group__ADC.html#ga5c9fc31f19c04033dfa98e982519c451">More...</a><br /></td></tr>
<tr class="separator:ga5c9fc31f19c04033dfa98e982519c451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6353cb0d564410358b3a086dd0241f8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga6353cb0d564410358b3a086dd0241f8c">ADC_CR1_JAUTO</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga6353cb0d564410358b3a086dd0241f8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Automatic injected group conversion  <a href="group__ADC.html#ga6353cb0d564410358b3a086dd0241f8c">More...</a><br /></td></tr>
<tr class="separator:ga6353cb0d564410358b3a086dd0241f8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd690297fc73fca40d797f4c90800b9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gabd690297fc73fca40d797f4c90800b9a">ADC_CR1_DISCEN</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:gabd690297fc73fca40d797f4c90800b9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Discontinous mode on regular channels  <a href="group__ADC.html#gabd690297fc73fca40d797f4c90800b9a">More...</a><br /></td></tr>
<tr class="separator:gabd690297fc73fca40d797f4c90800b9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd06a2840346bf45ff335707db0b6e30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gacd06a2840346bf45ff335707db0b6e30">ADC_CR1_JDISCEN</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gacd06a2840346bf45ff335707db0b6e30"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Discontinous mode on injected channels  <a href="group__ADC.html#gacd06a2840346bf45ff335707db0b6e30">More...</a><br /></td></tr>
<tr class="separator:gacd06a2840346bf45ff335707db0b6e30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeaa416a291023449ae82e7ef39844075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaeaa416a291023449ae82e7ef39844075">ADC_CR1_DISCNUM</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:gaeaa416a291023449ae82e7ef39844075"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Doscontinous mode channel count  <a href="group__ADC.html#gaeaa416a291023449ae82e7ef39844075">More...</a><br /></td></tr>
<tr class="separator:gaeaa416a291023449ae82e7ef39844075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4886de74bcd3a1e545094089f76fd0b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga4886de74bcd3a1e545094089f76fd0b3">ADC_CR1_JAWDEN</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:ga4886de74bcd3a1e545094089f76fd0b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Analog watchdog enable on injected channels  <a href="group__ADC.html#ga4886de74bcd3a1e545094089f76fd0b3">More...</a><br /></td></tr>
<tr class="separator:ga4886de74bcd3a1e545094089f76fd0b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e006d43fcb9fe1306745c95a1bdd651"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga6e006d43fcb9fe1306745c95a1bdd651">ADC_CR1_AWDEN</a>&#160;&#160;&#160;23</td></tr>
<tr class="memdesc:ga6e006d43fcb9fe1306745c95a1bdd651"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Analog watchdog enable on regular channels  <a href="group__ADC.html#ga6e006d43fcb9fe1306745c95a1bdd651">More...</a><br /></td></tr>
<tr class="separator:ga6e006d43fcb9fe1306745c95a1bdd651"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71e4a4c233895a2e7b6dd3ca6ca849e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga71e4a4c233895a2e7b6dd3ca6ca849e5">ADC_CR1_RES</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga71e4a4c233895a2e7b6dd3ca6ca849e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Resolution  <a href="group__ADC.html#ga71e4a4c233895a2e7b6dd3ca6ca849e5">More...</a><br /></td></tr>
<tr class="separator:ga71e4a4c233895a2e7b6dd3ca6ca849e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa892fda7c204bf18a33a059f28be0fba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaa892fda7c204bf18a33a059f28be0fba">ADC_CR1_OVRIE</a>&#160;&#160;&#160;26</td></tr>
<tr class="memdesc:gaa892fda7c204bf18a33a059f28be0fba"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Overrun interrupt enable  <a href="group__ADC.html#gaa892fda7c204bf18a33a059f28be0fba">More...</a><br /></td></tr>
<tr class="separator:gaa892fda7c204bf18a33a059f28be0fba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67d9355b161d76a88889b948885ede35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga67d9355b161d76a88889b948885ede35">TIMx_CR1_CEN</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga67d9355b161d76a88889b948885ede35"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Counter enable  <a href="group__ADC.html#ga67d9355b161d76a88889b948885ede35">More...</a><br /></td></tr>
<tr class="separator:ga67d9355b161d76a88889b948885ede35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59b01e6e6c86df4e3ad4c9e82569ee07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga59b01e6e6c86df4e3ad4c9e82569ee07">TIMx_CR1_UDIS</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga59b01e6e6c86df4e3ad4c9e82569ee07"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Update disable  <a href="group__ADC.html#ga59b01e6e6c86df4e3ad4c9e82569ee07">More...</a><br /></td></tr>
<tr class="separator:ga59b01e6e6c86df4e3ad4c9e82569ee07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccb1ee06cbb36b216e58f886d9b110b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaccb1ee06cbb36b216e58f886d9b110b8">TIMx_CR1_URS</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gaccb1ee06cbb36b216e58f886d9b110b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Update request source  <a href="group__ADC.html#gaccb1ee06cbb36b216e58f886d9b110b8">More...</a><br /></td></tr>
<tr class="separator:gaccb1ee06cbb36b216e58f886d9b110b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab836b4bb2a4c13f295f4217ba5a57e02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gab836b4bb2a4c13f295f4217ba5a57e02">TIMx_CR1_OPM</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gab836b4bb2a4c13f295f4217ba5a57e02"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] One pulse mode  <a href="group__ADC.html#gab836b4bb2a4c13f295f4217ba5a57e02">More...</a><br /></td></tr>
<tr class="separator:gab836b4bb2a4c13f295f4217ba5a57e02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4695079f22950051d50a457486091b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gae4695079f22950051d50a457486091b3">TIMx_CR1_DIR</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gae4695079f22950051d50a457486091b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [Not in TIM9-10-11] Direction  <a href="group__ADC.html#gae4695079f22950051d50a457486091b3">More...</a><br /></td></tr>
<tr class="separator:gae4695079f22950051d50a457486091b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3deedb0ed220f08ca4b137326220db49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga3deedb0ed220f08ca4b137326220db49">TIMx_CR1_CMS</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga3deedb0ed220f08ca4b137326220db49"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] [Not in TIM9-10-11] Center-aligned mode selection  <a href="group__ADC.html#ga3deedb0ed220f08ca4b137326220db49">More...</a><br /></td></tr>
<tr class="separator:ga3deedb0ed220f08ca4b137326220db49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b8a49895a1fd42bbe29bb63533db0b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga4b8a49895a1fd42bbe29bb63533db0b2">TIMx_CR1_ARPE</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga4b8a49895a1fd42bbe29bb63533db0b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Auto-reload preload enable  <a href="group__ADC.html#ga4b8a49895a1fd42bbe29bb63533db0b2">More...</a><br /></td></tr>
<tr class="separator:ga4b8a49895a1fd42bbe29bb63533db0b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cda2c8c948dac46c82bc7e59ff858c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga9cda2c8c948dac46c82bc7e59ff858c8">TIMx_CR1_CKD</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga9cda2c8c948dac46c82bc7e59ff858c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Clock division  <a href="group__ADC.html#ga9cda2c8c948dac46c82bc7e59ff858c8">More...</a><br /></td></tr>
<tr class="separator:ga9cda2c8c948dac46c82bc7e59ff858c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97602d8ded14bbd2c1deadaf308755a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga97602d8ded14bbd2c1deadaf308755a3">SPI_CR1_CPHA</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga97602d8ded14bbd2c1deadaf308755a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Clock Phase  <a href="group__ADC.html#ga97602d8ded14bbd2c1deadaf308755a3">More...</a><br /></td></tr>
<tr class="separator:ga97602d8ded14bbd2c1deadaf308755a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2616a10f5118cdc68fbdf0582481e124"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga2616a10f5118cdc68fbdf0582481e124">SPI_CR1_CPOL</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga2616a10f5118cdc68fbdf0582481e124"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Clock polarity  <a href="group__ADC.html#ga2616a10f5118cdc68fbdf0582481e124">More...</a><br /></td></tr>
<tr class="separator:ga2616a10f5118cdc68fbdf0582481e124"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b3b6ae107fc37bf18e14506298d7a55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga5b3b6ae107fc37bf18e14506298d7a55">SPI_CR1_MSTR</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga5b3b6ae107fc37bf18e14506298d7a55"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Master selection  <a href="group__ADC.html#ga5b3b6ae107fc37bf18e14506298d7a55">More...</a><br /></td></tr>
<tr class="separator:ga5b3b6ae107fc37bf18e14506298d7a55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261af22667719a32b3ce566c1e261936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga261af22667719a32b3ce566c1e261936">SPI_CR1_BR</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga261af22667719a32b3ce566c1e261936"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Baud rate control  <a href="group__ADC.html#ga261af22667719a32b3ce566c1e261936">More...</a><br /></td></tr>
<tr class="separator:ga261af22667719a32b3ce566c1e261936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5a646d978d3b98eb7c6a5d95d75c3f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">SPI_CR1_SPE</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gac5a646d978d3b98eb7c6a5d95d75c3f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SPI Enable  <a href="group__ADC.html#gac5a646d978d3b98eb7c6a5d95d75c3f9">More...</a><br /></td></tr>
<tr class="separator:gac5a646d978d3b98eb7c6a5d95d75c3f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab929e9d5ddbb66f229c501ab18d0e6e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gab929e9d5ddbb66f229c501ab18d0e6e8">SPI_CR1_LSBFIRST</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gab929e9d5ddbb66f229c501ab18d0e6e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Frame format  <a href="group__ADC.html#gab929e9d5ddbb66f229c501ab18d0e6e8">More...</a><br /></td></tr>
<tr class="separator:gab929e9d5ddbb66f229c501ab18d0e6e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f154374b58c0234f82ea326cb303a1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga5f154374b58c0234f82ea326cb303a1e">SPI_CR1_SSI</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga5f154374b58c0234f82ea326cb303a1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Internal Slave Select  <a href="group__ADC.html#ga5f154374b58c0234f82ea326cb303a1e">More...</a><br /></td></tr>
<tr class="separator:ga5f154374b58c0234f82ea326cb303a1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e236047e05106cf1ba7929766311382"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga0e236047e05106cf1ba7929766311382">SPI_CR1_SSM</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga0e236047e05106cf1ba7929766311382"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Software Slave Management  <a href="group__ADC.html#ga0e236047e05106cf1ba7929766311382">More...</a><br /></td></tr>
<tr class="separator:ga0e236047e05106cf1ba7929766311382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ffecf774b84a8cdc11ab1f931791883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga9ffecf774b84a8cdc11ab1f931791883">SPI_CR1_RXONLY</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga9ffecf774b84a8cdc11ab1f931791883"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Receive Only  <a href="group__ADC.html#ga9ffecf774b84a8cdc11ab1f931791883">More...</a><br /></td></tr>
<tr class="separator:ga9ffecf774b84a8cdc11ab1f931791883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ffabea0de695a19198d906bf6a1d9fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga3ffabea0de695a19198d906bf6a1d9fd">SPI_CR1_DFF</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga3ffabea0de695a19198d906bf6a1d9fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Data frame format  <a href="group__ADC.html#ga3ffabea0de695a19198d906bf6a1d9fd">More...</a><br /></td></tr>
<tr class="separator:ga3ffabea0de695a19198d906bf6a1d9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57072f13c2e54c12186ae8c5fdecb250"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga57072f13c2e54c12186ae8c5fdecb250">SPI_CR1_CRCNEXT</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga57072f13c2e54c12186ae8c5fdecb250"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] CRC transfer next  <a href="group__ADC.html#ga57072f13c2e54c12186ae8c5fdecb250">More...</a><br /></td></tr>
<tr class="separator:ga57072f13c2e54c12186ae8c5fdecb250"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9339b7c6466f09ad26c26b3bb81c51b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gac9339b7c6466f09ad26c26b3bb81c51b">SPI_CR1_CRCEN</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:gac9339b7c6466f09ad26c26b3bb81c51b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Hardware CRC calculation enable  <a href="group__ADC.html#gac9339b7c6466f09ad26c26b3bb81c51b">More...</a><br /></td></tr>
<tr class="separator:gac9339b7c6466f09ad26c26b3bb81c51b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378953916b7701bd49f063c0366b703f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga378953916b7701bd49f063c0366b703f">SPI_CR1_BIDIOE</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga378953916b7701bd49f063c0366b703f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Output enable in bidirectional mode  <a href="group__ADC.html#ga378953916b7701bd49f063c0366b703f">More...</a><br /></td></tr>
<tr class="separator:ga378953916b7701bd49f063c0366b703f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43608d3c2959fc9ca64398d61cbf484e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga43608d3c2959fc9ca64398d61cbf484e">SPI_CR1_BIDIMODE</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ga43608d3c2959fc9ca64398d61cbf484e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Bidirectional data mode enable  <a href="group__ADC.html#ga43608d3c2959fc9ca64398d61cbf484e">More...</a><br /></td></tr>
<tr class="separator:ga43608d3c2959fc9ca64398d61cbf484e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga953b0d38414808db79da116842ed3262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga953b0d38414808db79da116842ed3262">I2C_CR1_PE</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga953b0d38414808db79da116842ed3262"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Peripheral enable  <a href="group__ADC.html#ga953b0d38414808db79da116842ed3262">More...</a><br /></td></tr>
<tr class="separator:ga953b0d38414808db79da116842ed3262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cfee7b020a49bd037fa7cf27c796abc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga4cfee7b020a49bd037fa7cf27c796abc">I2C_CR1_SMBUS</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga4cfee7b020a49bd037fa7cf27c796abc"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SMBus mode  <a href="group__ADC.html#ga4cfee7b020a49bd037fa7cf27c796abc">More...</a><br /></td></tr>
<tr class="separator:ga4cfee7b020a49bd037fa7cf27c796abc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga001198ff898802888edf58f56d5371c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga001198ff898802888edf58f56d5371c9">I2C_CR1_SMBTYPE</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga001198ff898802888edf58f56d5371c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SMBus type  <a href="group__ADC.html#ga001198ff898802888edf58f56d5371c9">More...</a><br /></td></tr>
<tr class="separator:ga001198ff898802888edf58f56d5371c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4598185d9092edfbf943464bcbb342ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga4598185d9092edfbf943464bcbb342ac">I2C_CR1_ENARP</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga4598185d9092edfbf943464bcbb342ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] APR enable  <a href="group__ADC.html#ga4598185d9092edfbf943464bcbb342ac">More...</a><br /></td></tr>
<tr class="separator:ga4598185d9092edfbf943464bcbb342ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40d2eb849f9d55e6298035b61e84ca42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga40d2eb849f9d55e6298035b61e84ca42">I2C_CR1_ENPEC</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga40d2eb849f9d55e6298035b61e84ca42"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] PEC enable  <a href="group__ADC.html#ga40d2eb849f9d55e6298035b61e84ca42">More...</a><br /></td></tr>
<tr class="separator:ga40d2eb849f9d55e6298035b61e84ca42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d8c219193b11f8507d7b85831d14912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga1d8c219193b11f8507d7b85831d14912">I2C_CR1_ENGC</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga1d8c219193b11f8507d7b85831d14912"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] General call enable  <a href="group__ADC.html#ga1d8c219193b11f8507d7b85831d14912">More...</a><br /></td></tr>
<tr class="separator:ga1d8c219193b11f8507d7b85831d14912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga197aaca79f64e832af3a0a0864c2a08c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga197aaca79f64e832af3a0a0864c2a08c">I2C_CR1_NOSTRETCH</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga197aaca79f64e832af3a0a0864c2a08c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Clock stretching disable  <a href="group__ADC.html#ga197aaca79f64e832af3a0a0864c2a08c">More...</a><br /></td></tr>
<tr class="separator:ga197aaca79f64e832af3a0a0864c2a08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ca7f18dd5bc1130dbefae4ff8736143"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga2ca7f18dd5bc1130dbefae4ff8736143">I2C_CR1_START</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga2ca7f18dd5bc1130dbefae4ff8736143"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Start generation  <a href="group__ADC.html#ga2ca7f18dd5bc1130dbefae4ff8736143">More...</a><br /></td></tr>
<tr class="separator:ga2ca7f18dd5bc1130dbefae4ff8736143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace70293f3dfa24d448b600fc58e45223"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gace70293f3dfa24d448b600fc58e45223">I2C_CR1_STOP</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:gace70293f3dfa24d448b600fc58e45223"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stop generation  <a href="group__ADC.html#gace70293f3dfa24d448b600fc58e45223">More...</a><br /></td></tr>
<tr class="separator:gace70293f3dfa24d448b600fc58e45223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf933b105259a4bc46a957576adb8d96d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaf933b105259a4bc46a957576adb8d96d">I2C_CR1_ACK</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:gaf933b105259a4bc46a957576adb8d96d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Acknowledge enable  <a href="group__ADC.html#gaf933b105259a4bc46a957576adb8d96d">More...</a><br /></td></tr>
<tr class="separator:gaf933b105259a4bc46a957576adb8d96d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34721958229a5983f2e95dfeaa8e55c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga34721958229a5983f2e95dfeaa8e55c3">I2C_CR1_POS</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga34721958229a5983f2e95dfeaa8e55c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Acknowledge/PEC position  <a href="group__ADC.html#ga34721958229a5983f2e95dfeaa8e55c3">More...</a><br /></td></tr>
<tr class="separator:ga34721958229a5983f2e95dfeaa8e55c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4d0119253d93a106b5ca704e5020c12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gab4d0119253d93a106b5ca704e5020c12">I2C_CR1_PEC</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gab4d0119253d93a106b5ca704e5020c12"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Packet error checking  <a href="group__ADC.html#gab4d0119253d93a106b5ca704e5020c12">More...</a><br /></td></tr>
<tr class="separator:gab4d0119253d93a106b5ca704e5020c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56729ccf93c5d9f5b5b05002e3a2323c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga56729ccf93c5d9f5b5b05002e3a2323c">I2C_CR1_ALERT</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:ga56729ccf93c5d9f5b5b05002e3a2323c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SMBus alert  <a href="group__ADC.html#ga56729ccf93c5d9f5b5b05002e3a2323c">More...</a><br /></td></tr>
<tr class="separator:ga56729ccf93c5d9f5b5b05002e3a2323c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc661ef13da02e5bcb943f2003d576d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga8dc661ef13da02e5bcb943f2003d576d">I2C_CR1_SWRST</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ga8dc661ef13da02e5bcb943f2003d576d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Software reset  <a href="group__ADC.html#ga8dc661ef13da02e5bcb943f2003d576d">More...</a><br /></td></tr>
<tr class="separator:ga8dc661ef13da02e5bcb943f2003d576d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac457c519baa28359ab7959fbe0c5cda1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gac457c519baa28359ab7959fbe0c5cda1">USART_CR1_SBK</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gac457c519baa28359ab7959fbe0c5cda1"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Send break  <a href="group__ADC.html#gac457c519baa28359ab7959fbe0c5cda1">More...</a><br /></td></tr>
<tr class="separator:gac457c519baa28359ab7959fbe0c5cda1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d61ab5a4e2beaa3f591c56bd15a27b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaa7d61ab5a4e2beaa3f591c56bd15a27b">USART_CR1_RWU</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gaa7d61ab5a4e2beaa3f591c56bd15a27b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Receiver wakeup  <a href="group__ADC.html#gaa7d61ab5a4e2beaa3f591c56bd15a27b">More...</a><br /></td></tr>
<tr class="separator:gaa7d61ab5a4e2beaa3f591c56bd15a27b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada0d5d407a22264de847bc1b40a17aeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gada0d5d407a22264de847bc1b40a17aeb">USART_CR1_RE</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gada0d5d407a22264de847bc1b40a17aeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Receiver enable  <a href="group__ADC.html#gada0d5d407a22264de847bc1b40a17aeb">More...</a><br /></td></tr>
<tr class="separator:gada0d5d407a22264de847bc1b40a17aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade7f090b04fd78b755b43357ecaa9622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gade7f090b04fd78b755b43357ecaa9622">USART_CR1_TE</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gade7f090b04fd78b755b43357ecaa9622"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Transmitter enable  <a href="group__ADC.html#gade7f090b04fd78b755b43357ecaa9622">More...</a><br /></td></tr>
<tr class="separator:gade7f090b04fd78b755b43357ecaa9622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5221d09eebd12445a20f221bf98066f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga5221d09eebd12445a20f221bf98066f8">USART_CR1_IDLEIE</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga5221d09eebd12445a20f221bf98066f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] IDLE interrupt enable  <a href="group__ADC.html#ga5221d09eebd12445a20f221bf98066f8">More...</a><br /></td></tr>
<tr class="separator:ga5221d09eebd12445a20f221bf98066f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91118f867adfdb2e805beea86666de04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga91118f867adfdb2e805beea86666de04">USART_CR1_RXNEIE</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga91118f867adfdb2e805beea86666de04"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] RXNE interrupt enable  <a href="group__ADC.html#ga91118f867adfdb2e805beea86666de04">More...</a><br /></td></tr>
<tr class="separator:ga91118f867adfdb2e805beea86666de04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17130690a1ca95b972429eb64d4254e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaa17130690a1ca95b972429eb64d4254e">USART_CR1_TCIE</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gaa17130690a1ca95b972429eb64d4254e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Transmission complete interrupt enable  <a href="group__ADC.html#gaa17130690a1ca95b972429eb64d4254e">More...</a><br /></td></tr>
<tr class="separator:gaa17130690a1ca95b972429eb64d4254e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70422871d15f974b464365e7fe1877e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga70422871d15f974b464365e7fe1877e9">USART_CR1_TXEIE</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga70422871d15f974b464365e7fe1877e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] TXE interrupt enable  <a href="group__ADC.html#ga70422871d15f974b464365e7fe1877e9">More...</a><br /></td></tr>
<tr class="separator:ga70422871d15f974b464365e7fe1877e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27405d413b6d355ccdb076d52fef6875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga27405d413b6d355ccdb076d52fef6875">USART_CR1_PEIE</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga27405d413b6d355ccdb076d52fef6875"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] PE interrupt enable  <a href="group__ADC.html#ga27405d413b6d355ccdb076d52fef6875">More...</a><br /></td></tr>
<tr class="separator:ga27405d413b6d355ccdb076d52fef6875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e159d36ab2c93a2c1942df60e9eebbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga2e159d36ab2c93a2c1942df60e9eebbe">USART_CR1_PS</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga2e159d36ab2c93a2c1942df60e9eebbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Parity selection  <a href="group__ADC.html#ga2e159d36ab2c93a2c1942df60e9eebbe">More...</a><br /></td></tr>
<tr class="separator:ga2e159d36ab2c93a2c1942df60e9eebbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60f8fcf084f9a8514efafb617c70b074"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga60f8fcf084f9a8514efafb617c70b074">USART_CR1_PCE</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga60f8fcf084f9a8514efafb617c70b074"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Parity control enable  <a href="group__ADC.html#ga60f8fcf084f9a8514efafb617c70b074">More...</a><br /></td></tr>
<tr class="separator:ga60f8fcf084f9a8514efafb617c70b074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad831dfc169fcf14b7284984dbecf322d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gad831dfc169fcf14b7284984dbecf322d">USART_CR1_WAKE</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:gad831dfc169fcf14b7284984dbecf322d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Wakeup method  <a href="group__ADC.html#gad831dfc169fcf14b7284984dbecf322d">More...</a><br /></td></tr>
<tr class="separator:gad831dfc169fcf14b7284984dbecf322d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95f0288b9c6aaeca7cb6550a2e6833e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">USART_CR1_M</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga95f0288b9c6aaeca7cb6550a2e6833e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Word length  <a href="group__ADC.html#ga95f0288b9c6aaeca7cb6550a2e6833e2">More...</a><br /></td></tr>
<tr class="separator:ga95f0288b9c6aaeca7cb6550a2e6833e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bb650676aaae4a5203f372d497d5947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga2bb650676aaae4a5203f372d497d5947">USART_CR1_UE</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:ga2bb650676aaae4a5203f372d497d5947"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] USART enable  <a href="group__ADC.html#ga2bb650676aaae4a5203f372d497d5947">More...</a><br /></td></tr>
<tr class="separator:ga2bb650676aaae4a5203f372d497d5947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed6caeb0cb48f1a7b34090f31a92a8e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaed6caeb0cb48f1a7b34090f31a92a8e2">USART_CR1_OVER8</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:gaed6caeb0cb48f1a7b34090f31a92a8e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Oversampling mode  <a href="group__ADC.html#gaed6caeb0cb48f1a7b34090f31a92a8e2">More...</a><br /></td></tr>
<tr class="separator:gaed6caeb0cb48f1a7b34090f31a92a8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">CR2</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Control Register 2 </p>
</div></td></tr>
<tr class="memitem:ga89b646f092b052d8488d2016f6290f0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga89b646f092b052d8488d2016f6290f0e">ADC_CR2_ADON</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga89b646f092b052d8488d2016f6290f0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] A/D converter On/Off  <a href="group__ADC.html#ga89b646f092b052d8488d2016f6290f0e">More...</a><br /></td></tr>
<tr class="separator:ga89b646f092b052d8488d2016f6290f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49bb71a868c9d88a0f7bbe48918b2140"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga49bb71a868c9d88a0f7bbe48918b2140">ADC_CR2_CONT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga49bb71a868c9d88a0f7bbe48918b2140"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Continous conversion  <a href="group__ADC.html#ga49bb71a868c9d88a0f7bbe48918b2140">More...</a><br /></td></tr>
<tr class="separator:ga49bb71a868c9d88a0f7bbe48918b2140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga017309ac4b532bc8c607388f4e2cbbec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga017309ac4b532bc8c607388f4e2cbbec">ADC_CR2_DMA</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga017309ac4b532bc8c607388f4e2cbbec"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] DMA mode  <a href="group__ADC.html#ga017309ac4b532bc8c607388f4e2cbbec">More...</a><br /></td></tr>
<tr class="separator:ga017309ac4b532bc8c607388f4e2cbbec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8">ADC_CR2_DDS</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] DMA disable selection  <a href="group__ADC.html#ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8">More...</a><br /></td></tr>
<tr class="separator:ga0d7d75f0c4c8fa190fbf9f86fbe6dfc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9dac2004ab20295e04012060ab24aeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaf9dac2004ab20295e04012060ab24aeb">ADC_CR2_EOCS</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:gaf9dac2004ab20295e04012060ab24aeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] End of conversion selection  <a href="group__ADC.html#gaf9dac2004ab20295e04012060ab24aeb">More...</a><br /></td></tr>
<tr class="separator:gaf9dac2004ab20295e04012060ab24aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5950b5a7438a447584f6dd86c343362"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaf5950b5a7438a447584f6dd86c343362">ADC_CR2_ALIGN</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:gaf5950b5a7438a447584f6dd86c343362"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Data alignment  <a href="group__ADC.html#gaf5950b5a7438a447584f6dd86c343362">More...</a><br /></td></tr>
<tr class="separator:gaf5950b5a7438a447584f6dd86c343362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3aa5d0e2a4b77960ec8f3b425a3eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac">ADC_CR2_JEXTSEL</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gaab3aa5d0e2a4b77960ec8f3b425a3eac"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] External event select for injected group  <a href="group__ADC.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac">More...</a><br /></td></tr>
<tr class="separator:gaab3aa5d0e2a4b77960ec8f3b425a3eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07330f702208792faca3a563dc4fd9c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga07330f702208792faca3a563dc4fd9c6">ADC_CR2_JEXTEN</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:ga07330f702208792faca3a563dc4fd9c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] External trigger enable for injected channels  <a href="group__ADC.html#ga07330f702208792faca3a563dc4fd9c6">More...</a><br /></td></tr>
<tr class="separator:ga07330f702208792faca3a563dc4fd9c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac12fe8a6cc24eef2ed2e1f1525855678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gac12fe8a6cc24eef2ed2e1f1525855678">ADC_CR2_JSWSTART</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:gac12fe8a6cc24eef2ed2e1f1525855678"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Start conversion of injected channels  <a href="group__ADC.html#gac12fe8a6cc24eef2ed2e1f1525855678">More...</a><br /></td></tr>
<tr class="separator:gac12fe8a6cc24eef2ed2e1f1525855678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d1054d6cd017e305cf6e8a864ce96c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga6d1054d6cd017e305cf6e8a864ce96c8">ADC_CR2_EXTSEL</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga6d1054d6cd017e305cf6e8a864ce96c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] External event select for regular group  <a href="group__ADC.html#ga6d1054d6cd017e305cf6e8a864ce96c8">More...</a><br /></td></tr>
<tr class="separator:ga6d1054d6cd017e305cf6e8a864ce96c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga574b4d8e90655d0432882d620e629234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga574b4d8e90655d0432882d620e629234">ADC_CR2_EXTEN</a>&#160;&#160;&#160;28</td></tr>
<tr class="memdesc:ga574b4d8e90655d0432882d620e629234"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] External trugger enable for regualr channels  <a href="group__ADC.html#ga574b4d8e90655d0432882d620e629234">More...</a><br /></td></tr>
<tr class="separator:ga574b4d8e90655d0432882d620e629234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5eae65bad1a6c975e1911eb5ba117468"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga5eae65bad1a6c975e1911eb5ba117468">ADC_CR2_SWSTART</a>&#160;&#160;&#160;30</td></tr>
<tr class="memdesc:ga5eae65bad1a6c975e1911eb5ba117468"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Star conversion of regular channels  <a href="group__ADC.html#ga5eae65bad1a6c975e1911eb5ba117468">More...</a><br /></td></tr>
<tr class="separator:ga5eae65bad1a6c975e1911eb5ba117468"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae46a7794674bd280957f3da940fdf625"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gae46a7794674bd280957f3da940fdf625">TIMx_CR2_CCPC</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gae46a7794674bd280957f3da940fdf625"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [TIM1 Only] Capture/compare preloaded control  <a href="group__ADC.html#gae46a7794674bd280957f3da940fdf625">More...</a><br /></td></tr>
<tr class="separator:gae46a7794674bd280957f3da940fdf625"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56679666772f0811f9f7b09bcc5ac0e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga56679666772f0811f9f7b09bcc5ac0e9">TIMx_CR2_CCUS</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga56679666772f0811f9f7b09bcc5ac0e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [TIM1 Only] Capture/compare control updae selection  <a href="group__ADC.html#ga56679666772f0811f9f7b09bcc5ac0e9">More...</a><br /></td></tr>
<tr class="separator:ga56679666772f0811f9f7b09bcc5ac0e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc8148aec90fcb8b7b8ccbe0ec1e54b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gafc8148aec90fcb8b7b8ccbe0ec1e54b0">TIMx_CR2_CCDS</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gafc8148aec90fcb8b7b8ccbe0ec1e54b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Capture/compare DMA selection  <a href="group__ADC.html#gafc8148aec90fcb8b7b8ccbe0ec1e54b0">More...</a><br /></td></tr>
<tr class="separator:gafc8148aec90fcb8b7b8ccbe0ec1e54b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62b75101cf12634ab38cfdd17fa0fd01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga62b75101cf12634ab38cfdd17fa0fd01">TIMx_CR2_MMS</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga62b75101cf12634ab38cfdd17fa0fd01"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Master mode selection  <a href="group__ADC.html#ga62b75101cf12634ab38cfdd17fa0fd01">More...</a><br /></td></tr>
<tr class="separator:ga62b75101cf12634ab38cfdd17fa0fd01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c7e194e5a6a79b84440729618405f13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga3c7e194e5a6a79b84440729618405f13">TIMx_CR2_TI1S</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga3c7e194e5a6a79b84440729618405f13"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] TI1 selection  <a href="group__ADC.html#ga3c7e194e5a6a79b84440729618405f13">More...</a><br /></td></tr>
<tr class="separator:ga3c7e194e5a6a79b84440729618405f13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1755471d0dec6e40d33c8e608d4bd553"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga1755471d0dec6e40d33c8e608d4bd553">TIMx_CR2_OIS1</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga1755471d0dec6e40d33c8e608d4bd553"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [TIM1 Only] Output idle state 1  <a href="group__ADC.html#ga1755471d0dec6e40d33c8e608d4bd553">More...</a><br /></td></tr>
<tr class="separator:ga1755471d0dec6e40d33c8e608d4bd553"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f99c11e3142f2fbf8c42b79104fd6f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga2f99c11e3142f2fbf8c42b79104fd6f7">TIMx_CR2_OIS1N</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga2f99c11e3142f2fbf8c42b79104fd6f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [TIM1 Only] Output idle state 1  <a href="group__ADC.html#ga2f99c11e3142f2fbf8c42b79104fd6f7">More...</a><br /></td></tr>
<tr class="separator:ga2f99c11e3142f2fbf8c42b79104fd6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga604a736dd326cf51cdecf30619f617b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga604a736dd326cf51cdecf30619f617b4">TIMx_CR2_OIS2</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga604a736dd326cf51cdecf30619f617b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [TIM1 Only] Output Idle state 2  <a href="group__ADC.html#ga604a736dd326cf51cdecf30619f617b4">More...</a><br /></td></tr>
<tr class="separator:ga604a736dd326cf51cdecf30619f617b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae8a4a0c5f366b66e375c183628668e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaae8a4a0c5f366b66e375c183628668e4">TIMx_CR2_OIS2N</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:gaae8a4a0c5f366b66e375c183628668e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [TIM1 Only] Output idle state 2  <a href="group__ADC.html#gaae8a4a0c5f366b66e375c183628668e4">More...</a><br /></td></tr>
<tr class="separator:gaae8a4a0c5f366b66e375c183628668e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0821b7c129fb67561e9065cb14840510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga0821b7c129fb67561e9065cb14840510">TIMx_CR2_OIS3</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga0821b7c129fb67561e9065cb14840510"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [TIM1 Only] Output idle state 3  <a href="group__ADC.html#ga0821b7c129fb67561e9065cb14840510">More...</a><br /></td></tr>
<tr class="separator:ga0821b7c129fb67561e9065cb14840510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaac0fcc83e64ae22b3fe510a0d281b3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaaac0fcc83e64ae22b3fe510a0d281b3e">TIMx_CR2_OIS3N</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:gaaac0fcc83e64ae22b3fe510a0d281b3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [TIM1 Only] Output idle state 3  <a href="group__ADC.html#gaaac0fcc83e64ae22b3fe510a0d281b3e">More...</a><br /></td></tr>
<tr class="separator:gaaac0fcc83e64ae22b3fe510a0d281b3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf809c5df12552e007d5fe4fe6dada006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaf809c5df12552e007d5fe4fe6dada006">TIMx_CR2_OIS4</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:gaf809c5df12552e007d5fe4fe6dada006"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [TIM1 Only] Output idle state 4  <a href="group__ADC.html#gaf809c5df12552e007d5fe4fe6dada006">More...</a><br /></td></tr>
<tr class="separator:gaf809c5df12552e007d5fe4fe6dada006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb18030b7909108d4d5d4e9c0633ee30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gacb18030b7909108d4d5d4e9c0633ee30">SPI_I2S_I2S_CR2_RXDMAEN</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gacb18030b7909108d4d5d4e9c0633ee30"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] RX buffer DMA enable  <a href="group__ADC.html#gacb18030b7909108d4d5d4e9c0633ee30">More...</a><br /></td></tr>
<tr class="separator:gacb18030b7909108d4d5d4e9c0633ee30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc076b1d18d869e1fb21c9740e6cf1e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gabc076b1d18d869e1fb21c9740e6cf1e7">SPI_I2S_CR2_TXDMAEN</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gabc076b1d18d869e1fb21c9740e6cf1e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] TX buffer DMA enable  <a href="group__ADC.html#gabc076b1d18d869e1fb21c9740e6cf1e7">More...</a><br /></td></tr>
<tr class="separator:gabc076b1d18d869e1fb21c9740e6cf1e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga101cb85351830aba6e95747d3fe62af4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga101cb85351830aba6e95747d3fe62af4">SPI_I2S_CR2_SSOE</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga101cb85351830aba6e95747d3fe62af4"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SS output enable  <a href="group__ADC.html#ga101cb85351830aba6e95747d3fe62af4">More...</a><br /></td></tr>
<tr class="separator:ga101cb85351830aba6e95747d3fe62af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cfcc6dd1bb399a14fed4d42277daf68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga4cfcc6dd1bb399a14fed4d42277daf68">SPI_I2S_CR2_FRF</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga4cfcc6dd1bb399a14fed4d42277daf68"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Frame Format  <a href="group__ADC.html#ga4cfcc6dd1bb399a14fed4d42277daf68">More...</a><br /></td></tr>
<tr class="separator:ga4cfcc6dd1bb399a14fed4d42277daf68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9355f4aeb8d917eb0c680755957cf43c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga9355f4aeb8d917eb0c680755957cf43c">SPI_I2S_CR2_ERRIE</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga9355f4aeb8d917eb0c680755957cf43c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Error interrupt enable  <a href="group__ADC.html#ga9355f4aeb8d917eb0c680755957cf43c">More...</a><br /></td></tr>
<tr class="separator:ga9355f4aeb8d917eb0c680755957cf43c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga284af0224d21c4870f740adad6596c75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga284af0224d21c4870f740adad6596c75">SPI_I2S_CR2_RXNEIE</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga284af0224d21c4870f740adad6596c75"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] RX buffer not empty interrupt enable  <a href="group__ADC.html#ga284af0224d21c4870f740adad6596c75">More...</a><br /></td></tr>
<tr class="separator:ga284af0224d21c4870f740adad6596c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e2fbc54eb43c6284effae663c3a3c2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga3e2fbc54eb43c6284effae663c3a3c2b">SPI_I2S_CR2_TXEIE</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga3e2fbc54eb43c6284effae663c3a3c2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] TX buffer empty interrupt enable  <a href="group__ADC.html#ga3e2fbc54eb43c6284effae663c3a3c2b">More...</a><br /></td></tr>
<tr class="separator:ga3e2fbc54eb43c6284effae663c3a3c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga293fbe15ed5fd1fc95915bd6437859e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga293fbe15ed5fd1fc95915bd6437859e7">I2C_CR2_FREQ</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga293fbe15ed5fd1fc95915bd6437859e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">[6-bit] Peripheral clock frequency  <a href="group__ADC.html#ga293fbe15ed5fd1fc95915bd6437859e7">More...</a><br /></td></tr>
<tr class="separator:ga293fbe15ed5fd1fc95915bd6437859e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f14ae48e4609c2b3645211234cba974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga6f14ae48e4609c2b3645211234cba974">I2C_CR2_ITERREN</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga6f14ae48e4609c2b3645211234cba974"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Error interrupt enable  <a href="group__ADC.html#ga6f14ae48e4609c2b3645211234cba974">More...</a><br /></td></tr>
<tr class="separator:ga6f14ae48e4609c2b3645211234cba974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b1ebaf8173090ec469b055b98e585d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga3b1ebaf8173090ec469b055b98e585d2">I2C_CR2_ITEVTEN</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga3b1ebaf8173090ec469b055b98e585d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Event interrupt enable  <a href="group__ADC.html#ga3b1ebaf8173090ec469b055b98e585d2">More...</a><br /></td></tr>
<tr class="separator:ga3b1ebaf8173090ec469b055b98e585d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2efbe5d96ed0ce447a45a62e8317a68a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga2efbe5d96ed0ce447a45a62e8317a68a">I2C_CR2_ITBUFEN</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga2efbe5d96ed0ce447a45a62e8317a68a"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Buffer interrupt enable  <a href="group__ADC.html#ga2efbe5d96ed0ce447a45a62e8317a68a">More...</a><br /></td></tr>
<tr class="separator:ga2efbe5d96ed0ce447a45a62e8317a68a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb81d5c91486b873bd0bf279a4ffcf69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gadb81d5c91486b873bd0bf279a4ffcf69">I2C_CR2_DMAEN</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:gadb81d5c91486b873bd0bf279a4ffcf69"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] DMA request enable  <a href="group__ADC.html#gadb81d5c91486b873bd0bf279a4ffcf69">More...</a><br /></td></tr>
<tr class="separator:gadb81d5c91486b873bd0bf279a4ffcf69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0955008cbabbb6b726ba0b4f8da609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga6a0955008cbabbb6b726ba0b4f8da609">I2C_CR2_LAST</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga6a0955008cbabbb6b726ba0b4f8da609"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] DMA last transfer  <a href="group__ADC.html#ga6a0955008cbabbb6b726ba0b4f8da609">More...</a><br /></td></tr>
<tr class="separator:ga6a0955008cbabbb6b726ba0b4f8da609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ee77fac25142271ad56d49685e518b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga3ee77fac25142271ad56d49685e518b3">USART_CR2_ADD</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga3ee77fac25142271ad56d49685e518b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] LIN break detection length  <a href="group__ADC.html#ga3ee77fac25142271ad56d49685e518b3">More...</a><br /></td></tr>
<tr class="separator:ga3ee77fac25142271ad56d49685e518b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f9bc41700717fd93548e0e95b6072ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga7f9bc41700717fd93548e0e95b6072ed">USART_CR2_LBDL</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga7f9bc41700717fd93548e0e95b6072ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] LIN break detection interrupt enable  <a href="group__ADC.html#ga7f9bc41700717fd93548e0e95b6072ed">More...</a><br /></td></tr>
<tr class="separator:ga7f9bc41700717fd93548e0e95b6072ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa02ef5d22553f028ea48e5d9f08192b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaa02ef5d22553f028ea48e5d9f08192b4">USART_CR2_LBDIE</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gaa02ef5d22553f028ea48e5d9f08192b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Last bit clock pulse  <a href="group__ADC.html#gaa02ef5d22553f028ea48e5d9f08192b4">More...</a><br /></td></tr>
<tr class="separator:gaa02ef5d22553f028ea48e5d9f08192b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a62e93ae7864e89622bdd92508b615e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga4a62e93ae7864e89622bdd92508b615e">USART_CR2_LBCL</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga4a62e93ae7864e89622bdd92508b615e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Last bit clock pulse  <a href="group__ADC.html#ga4a62e93ae7864e89622bdd92508b615e">More...</a><br /></td></tr>
<tr class="separator:ga4a62e93ae7864e89622bdd92508b615e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga362976ce813e58310399d113d2cf09cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga362976ce813e58310399d113d2cf09cb">USART_CR2_CPHA</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga362976ce813e58310399d113d2cf09cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Clock phase  <a href="group__ADC.html#ga362976ce813e58310399d113d2cf09cb">More...</a><br /></td></tr>
<tr class="separator:ga362976ce813e58310399d113d2cf09cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbb4336ac93d94d4e78f9fb7b3a0dc68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">USART_CR2_CPOL</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:gafbb4336ac93d94d4e78f9fb7b3a0dc68"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Clock polarity  <a href="group__ADC.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68">More...</a><br /></td></tr>
<tr class="separator:gafbb4336ac93d94d4e78f9fb7b3a0dc68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42a396cde02ffa0c4d3fd9817b6af853"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga42a396cde02ffa0c4d3fd9817b6af853">USART_CR2_CLKEN</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga42a396cde02ffa0c4d3fd9817b6af853"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Clock enable  <a href="group__ADC.html#ga42a396cde02ffa0c4d3fd9817b6af853">More...</a><br /></td></tr>
<tr class="separator:ga42a396cde02ffa0c4d3fd9817b6af853"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf993e483318ebcecffd18649de766dc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaf993e483318ebcecffd18649de766dc6">USART_CR2_STOP</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gaf993e483318ebcecffd18649de766dc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] STOP bits  <a href="group__ADC.html#gaf993e483318ebcecffd18649de766dc6">More...</a><br /></td></tr>
<tr class="separator:gaf993e483318ebcecffd18649de766dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8931efa62c29d92f5c0ec5a05f907ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gac8931efa62c29d92f5c0ec5a05f907ef">USART_CR2_LINEN</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:gac8931efa62c29d92f5c0ec5a05f907ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] LIN mode enable  <a href="group__ADC.html#gac8931efa62c29d92f5c0ec5a05f907ef">More...</a><br /></td></tr>
<tr class="separator:gac8931efa62c29d92f5c0ec5a05f907ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SMPR1</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Sample Time Register 1 </p>
</div></td></tr>
<tr class="memitem:ga32242a2c2156a012a7343bcb43d490d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga32242a2c2156a012a7343bcb43d490d0">ADC_SMPR1_SMP10</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga32242a2c2156a012a7343bcb43d490d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel 10 sampling time value  <a href="group__ADC.html#ga32242a2c2156a012a7343bcb43d490d0">More...</a><br /></td></tr>
<tr class="separator:ga32242a2c2156a012a7343bcb43d490d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c74d559f2a70a2e8c807b7bcaccd800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga4c74d559f2a70a2e8c807b7bcaccd800">ADC_SMPR1_SMP11</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga4c74d559f2a70a2e8c807b7bcaccd800"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel 11 sampling time value  <a href="group__ADC.html#ga4c74d559f2a70a2e8c807b7bcaccd800">More...</a><br /></td></tr>
<tr class="separator:ga4c74d559f2a70a2e8c807b7bcaccd800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga433b5a7d944666fb7abed3b107c352fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga433b5a7d944666fb7abed3b107c352fc">ADC_SMPR1_SMP12</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga433b5a7d944666fb7abed3b107c352fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel 12 sampling time value  <a href="group__ADC.html#ga433b5a7d944666fb7abed3b107c352fc">More...</a><br /></td></tr>
<tr class="separator:ga433b5a7d944666fb7abed3b107c352fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2df120cd93a177ea17946a656259129e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga2df120cd93a177ea17946a656259129e">ADC_SMPR1_SMP13</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga2df120cd93a177ea17946a656259129e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel 13 sampling time value  <a href="group__ADC.html#ga2df120cd93a177ea17946a656259129e">More...</a><br /></td></tr>
<tr class="separator:ga2df120cd93a177ea17946a656259129e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1574fc02a40f22fc751073e02ebb781"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gab1574fc02a40f22fc751073e02ebb781">ADC_SMPR1_SMP14</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gab1574fc02a40f22fc751073e02ebb781"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel 14 sampling time value  <a href="group__ADC.html#gab1574fc02a40f22fc751073e02ebb781">More...</a><br /></td></tr>
<tr class="separator:gab1574fc02a40f22fc751073e02ebb781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ae0043ad863f7710834217bc82c8ecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga5ae0043ad863f7710834217bc82c8ecf">ADC_SMPR1_SMP15</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ga5ae0043ad863f7710834217bc82c8ecf"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel 15 sampling time value  <a href="group__ADC.html#ga5ae0043ad863f7710834217bc82c8ecf">More...</a><br /></td></tr>
<tr class="separator:ga5ae0043ad863f7710834217bc82c8ecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2925d05347e46e9c6a970214fa76bbec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga2925d05347e46e9c6a970214fa76bbec">ADC_SMPR1_SMP16</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:ga2925d05347e46e9c6a970214fa76bbec"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel 16 sampling time value  <a href="group__ADC.html#ga2925d05347e46e9c6a970214fa76bbec">More...</a><br /></td></tr>
<tr class="separator:ga2925d05347e46e9c6a970214fa76bbec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9867370ecef7b99c32b8ecb44ad9e581"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga9867370ecef7b99c32b8ecb44ad9e581">ADC_SMPR1_SMP17</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:ga9867370ecef7b99c32b8ecb44ad9e581"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel 17 sampling time value  <a href="group__ADC.html#ga9867370ecef7b99c32b8ecb44ad9e581">More...</a><br /></td></tr>
<tr class="separator:ga9867370ecef7b99c32b8ecb44ad9e581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3c7d84a92899d950de236fe9d14df2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gac3c7d84a92899d950de236fe9d14df2c">ADC_SMPR1_SMP18</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:gac3c7d84a92899d950de236fe9d14df2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel 18 sampling time value  <a href="group__ADC.html#gac3c7d84a92899d950de236fe9d14df2c">More...</a><br /></td></tr>
<tr class="separator:gac3c7d84a92899d950de236fe9d14df2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SMPR2</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Sample Time Register 2 </p>
</div></td></tr>
<tr class="memitem:ga5a13b3c652e5759e2d8bc7e38889bc5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga5a13b3c652e5759e2d8bc7e38889bc5e">ADC_SMPR2_SMP0</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga5a13b3c652e5759e2d8bc7e38889bc5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel 0 sampling time value  <a href="group__ADC.html#ga5a13b3c652e5759e2d8bc7e38889bc5e">More...</a><br /></td></tr>
<tr class="separator:ga5a13b3c652e5759e2d8bc7e38889bc5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b85dd0b1708cdf1bf403b07ad51da36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga5b85dd0b1708cdf1bf403b07ad51da36">ADC_SMPR2_SMP1</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga5b85dd0b1708cdf1bf403b07ad51da36"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel 1 sampling time value  <a href="group__ADC.html#ga5b85dd0b1708cdf1bf403b07ad51da36">More...</a><br /></td></tr>
<tr class="separator:ga5b85dd0b1708cdf1bf403b07ad51da36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea6e1e298372596bcdcdf93e763b3683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaea6e1e298372596bcdcdf93e763b3683">ADC_SMPR2_SMP2</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gaea6e1e298372596bcdcdf93e763b3683"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel 2 sampling time value  <a href="group__ADC.html#gaea6e1e298372596bcdcdf93e763b3683">More...</a><br /></td></tr>
<tr class="separator:gaea6e1e298372596bcdcdf93e763b3683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga081c3d61e5311a11cb046d56630e1fd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga081c3d61e5311a11cb046d56630e1fd0">ADC_SMPR2_SMP3</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga081c3d61e5311a11cb046d56630e1fd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel 3 sampling time value  <a href="group__ADC.html#ga081c3d61e5311a11cb046d56630e1fd0">More...</a><br /></td></tr>
<tr class="separator:ga081c3d61e5311a11cb046d56630e1fd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeab838fcf0aace87b2163b96d208bb64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaeab838fcf0aace87b2163b96d208bb64">ADC_SMPR2_SMP4</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gaeab838fcf0aace87b2163b96d208bb64"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel 4 sampling time value  <a href="group__ADC.html#gaeab838fcf0aace87b2163b96d208bb64">More...</a><br /></td></tr>
<tr class="separator:gaeab838fcf0aace87b2163b96d208bb64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9500281fa740994b9cfa6a7df8227849"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga9500281fa740994b9cfa6a7df8227849">ADC_SMPR2_SMP5</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ga9500281fa740994b9cfa6a7df8227849"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel 5 sampling time value  <a href="group__ADC.html#ga9500281fa740994b9cfa6a7df8227849">More...</a><br /></td></tr>
<tr class="separator:ga9500281fa740994b9cfa6a7df8227849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64cd99c27d07298913541dbdc31aa8ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga64cd99c27d07298913541dbdc31aa8ae">ADC_SMPR2_SMP6</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:ga64cd99c27d07298913541dbdc31aa8ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel 6 sampling time value  <a href="group__ADC.html#ga64cd99c27d07298913541dbdc31aa8ae">More...</a><br /></td></tr>
<tr class="separator:ga64cd99c27d07298913541dbdc31aa8ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ec6ee971fc8b2d1890858df94a5c500"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga6ec6ee971fc8b2d1890858df94a5c500">ADC_SMPR2_SMP7</a>&#160;&#160;&#160;21</td></tr>
<tr class="memdesc:ga6ec6ee971fc8b2d1890858df94a5c500"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel 7 sampling time value  <a href="group__ADC.html#ga6ec6ee971fc8b2d1890858df94a5c500">More...</a><br /></td></tr>
<tr class="separator:ga6ec6ee971fc8b2d1890858df94a5c500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0695c289e658b772070a7f29797e9cc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga0695c289e658b772070a7f29797e9cc3">ADC_SMPR2_SMP8</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga0695c289e658b772070a7f29797e9cc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel 8 sampling time value  <a href="group__ADC.html#ga0695c289e658b772070a7f29797e9cc3">More...</a><br /></td></tr>
<tr class="separator:ga0695c289e658b772070a7f29797e9cc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5348f83daaa38060702d7b9cfe2e4005"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga5348f83daaa38060702d7b9cfe2e4005">ADC_SMPR2_SMP9</a>&#160;&#160;&#160;27</td></tr>
<tr class="memdesc:ga5348f83daaa38060702d7b9cfe2e4005"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Channel 9 sampling time value  <a href="group__ADC.html#ga5348f83daaa38060702d7b9cfe2e4005">More...</a><br /></td></tr>
<tr class="separator:ga5348f83daaa38060702d7b9cfe2e4005"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HTR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Watchdog Higher Threshold Register </p>
</div></td></tr>
<tr class="memitem:gad685f031174465e636ef75a5bd7b637d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gad685f031174465e636ef75a5bd7b637d">ADC_HTR_HT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gad685f031174465e636ef75a5bd7b637d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[12-bit] Analog watchdog higher threshold  <a href="group__ADC.html#gad685f031174465e636ef75a5bd7b637d">More...</a><br /></td></tr>
<tr class="separator:gad685f031174465e636ef75a5bd7b637d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">LTR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Watchod Lower Threshold Register </p>
</div></td></tr>
<tr class="memitem:gac7ac18b970378acf726f04ae68232c24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gac7ac18b970378acf726f04ae68232c24">ADC_LTR_LT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gac7ac18b970378acf726f04ae68232c24"><td class="mdescLeft">&#160;</td><td class="mdescRight">[12-bit] Analog watchdog lower threshold  <a href="group__ADC.html#gac7ac18b970378acf726f04ae68232c24">More...</a><br /></td></tr>
<tr class="separator:gac7ac18b970378acf726f04ae68232c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SQR1</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Regular Sequence Register 1 </p>
</div></td></tr>
<tr class="memitem:ga1ae1998c0dd11275958e7347a92852fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga1ae1998c0dd11275958e7347a92852fc">ADC_SQR1_SQ13</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga1ae1998c0dd11275958e7347a92852fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 13th conversion in regular sequence  <a href="group__ADC.html#ga1ae1998c0dd11275958e7347a92852fc">More...</a><br /></td></tr>
<tr class="separator:ga1ae1998c0dd11275958e7347a92852fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0251199146cb3d0d2c1c0608fbca585"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gab0251199146cb3d0d2c1c0608fbca585">ADC_SQR1_SQ14</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gab0251199146cb3d0d2c1c0608fbca585"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 14th conversion in regular sequence  <a href="group__ADC.html#gab0251199146cb3d0d2c1c0608fbca585">More...</a><br /></td></tr>
<tr class="separator:gab0251199146cb3d0d2c1c0608fbca585"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23222c591c6d926f7a741bc9346f1d8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga23222c591c6d926f7a741bc9346f1d8f">ADC_SQR1_SQ15</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga23222c591c6d926f7a741bc9346f1d8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 15th conversion in regular sequence  <a href="group__ADC.html#ga23222c591c6d926f7a741bc9346f1d8f">More...</a><br /></td></tr>
<tr class="separator:ga23222c591c6d926f7a741bc9346f1d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafecb33099669a080cede6ce0236389e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gafecb33099669a080cede6ce0236389e7">ADC_SQR1_SQ16</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:gafecb33099669a080cede6ce0236389e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 16th conversion in regular sequence  <a href="group__ADC.html#gafecb33099669a080cede6ce0236389e7">More...</a><br /></td></tr>
<tr class="separator:gafecb33099669a080cede6ce0236389e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae68a19a18d72f6d87c6f2b8cc8bfc6dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">ADC_SQR1_L</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:gae68a19a18d72f6d87c6f2b8cc8bfc6dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] Regular channel sequence length  <a href="group__ADC.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc">More...</a><br /></td></tr>
<tr class="separator:gae68a19a18d72f6d87c6f2b8cc8bfc6dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SQR2</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Regular Sequence Register 2 </p>
</div></td></tr>
<tr class="memitem:gaa9f66f702fc124040956117f20ef8df4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaa9f66f702fc124040956117f20ef8df4">ADC_SQR2_SQ7</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaa9f66f702fc124040956117f20ef8df4"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 7th conversion in regular sequence  <a href="group__ADC.html#gaa9f66f702fc124040956117f20ef8df4">More...</a><br /></td></tr>
<tr class="separator:gaa9f66f702fc124040956117f20ef8df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga308ec58a8d20dcb3a348c30c332a0a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga308ec58a8d20dcb3a348c30c332a0a8e">ADC_SQR2_SQ8</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga308ec58a8d20dcb3a348c30c332a0a8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 8th conversion in regular sequence  <a href="group__ADC.html#ga308ec58a8d20dcb3a348c30c332a0a8e">More...</a><br /></td></tr>
<tr class="separator:ga308ec58a8d20dcb3a348c30c332a0a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5d91ecfc3d40cc6b1960544e526eb91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaf5d91ecfc3d40cc6b1960544e526eb91">ADC_SQR2_SQ9</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:gaf5d91ecfc3d40cc6b1960544e526eb91"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 9th conversion in regular sequence  <a href="group__ADC.html#gaf5d91ecfc3d40cc6b1960544e526eb91">More...</a><br /></td></tr>
<tr class="separator:gaf5d91ecfc3d40cc6b1960544e526eb91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22e474b65f217ac21137b1d3f3cbb6bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga22e474b65f217ac21137b1d3f3cbb6bb">ADC_SQR2_SQ10</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ga22e474b65f217ac21137b1d3f3cbb6bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 10th conversion in regular sequence  <a href="group__ADC.html#ga22e474b65f217ac21137b1d3f3cbb6bb">More...</a><br /></td></tr>
<tr class="separator:ga22e474b65f217ac21137b1d3f3cbb6bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bf491b9c1542fb0d0b83fc96166362e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga7bf491b9c1542fb0d0b83fc96166362e">ADC_SQR2_SQ11</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:ga7bf491b9c1542fb0d0b83fc96166362e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 11th conversion in regular sequence  <a href="group__ADC.html#ga7bf491b9c1542fb0d0b83fc96166362e">More...</a><br /></td></tr>
<tr class="separator:ga7bf491b9c1542fb0d0b83fc96166362e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8731660b1710e63d5423cd31c11be184"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga8731660b1710e63d5423cd31c11be184">ADC_SQR2_SQ12</a>&#160;&#160;&#160;25</td></tr>
<tr class="memdesc:ga8731660b1710e63d5423cd31c11be184"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 12th conversion in regular sequence  <a href="group__ADC.html#ga8731660b1710e63d5423cd31c11be184">More...</a><br /></td></tr>
<tr class="separator:ga8731660b1710e63d5423cd31c11be184"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SQR3</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Regular Sequence Register 3 </p>
</div></td></tr>
<tr class="memitem:ga52491114e8394648559004f3bae718d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga52491114e8394648559004f3bae718d9">ADC_SQR3_SQ1</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga52491114e8394648559004f3bae718d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 1th conversion in regular sequence  <a href="group__ADC.html#ga52491114e8394648559004f3bae718d9">More...</a><br /></td></tr>
<tr class="separator:ga52491114e8394648559004f3bae718d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60637fb25c099f8da72a8a36211f7a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga60637fb25c099f8da72a8a36211f7a8c">ADC_SQR3_SQ2</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga60637fb25c099f8da72a8a36211f7a8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 2th conversion in regular sequence  <a href="group__ADC.html#ga60637fb25c099f8da72a8a36211f7a8c">More...</a><br /></td></tr>
<tr class="separator:ga60637fb25c099f8da72a8a36211f7a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga601f21b7c1e571fb8c5ff310aca021e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga601f21b7c1e571fb8c5ff310aca021e1">ADC_SQR3_SQ3</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga601f21b7c1e571fb8c5ff310aca021e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 3th conversion in regular sequence  <a href="group__ADC.html#ga601f21b7c1e571fb8c5ff310aca021e1">More...</a><br /></td></tr>
<tr class="separator:ga601f21b7c1e571fb8c5ff310aca021e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fc43f70bb3c67c639678b91d852390b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga3fc43f70bb3c67c639678b91d852390b">ADC_SQR3_SQ4</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ga3fc43f70bb3c67c639678b91d852390b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 4th conversion in regular sequence  <a href="group__ADC.html#ga3fc43f70bb3c67c639678b91d852390b">More...</a><br /></td></tr>
<tr class="separator:ga3fc43f70bb3c67c639678b91d852390b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae841d68049442e4568b86322ed4be6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaae841d68049442e4568b86322ed4be6f">ADC_SQR3_SQ5</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:gaae841d68049442e4568b86322ed4be6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 5th conversion in regular sequence  <a href="group__ADC.html#gaae841d68049442e4568b86322ed4be6f">More...</a><br /></td></tr>
<tr class="separator:gaae841d68049442e4568b86322ed4be6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga723792274b16b342d16d6a02fce74ba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga723792274b16b342d16d6a02fce74ba6">ADC_SQR3_SQ6</a>&#160;&#160;&#160;25</td></tr>
<tr class="memdesc:ga723792274b16b342d16d6a02fce74ba6"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 6th conversion in regular sequence  <a href="group__ADC.html#ga723792274b16b342d16d6a02fce74ba6">More...</a><br /></td></tr>
<tr class="separator:ga723792274b16b342d16d6a02fce74ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">JSQR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Injected Sequence Register </p>
</div></td></tr>
<tr class="memitem:gad7fa15dfe51b084b36cb5df2fbf44bb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gad7fa15dfe51b084b36cb5df2fbf44bb2">ADC_JSQR_JSQ1</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gad7fa15dfe51b084b36cb5df2fbf44bb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 1st conversion in injected sequence  <a href="group__ADC.html#gad7fa15dfe51b084b36cb5df2fbf44bb2">More...</a><br /></td></tr>
<tr class="separator:gad7fa15dfe51b084b36cb5df2fbf44bb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e8446a5857e5379cff8cadf822e15d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga3e8446a5857e5379cff8cadf822e15d4">ADC_JSQR_JSQ2</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga3e8446a5857e5379cff8cadf822e15d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 2nd conversion in injected sequence  <a href="group__ADC.html#ga3e8446a5857e5379cff8cadf822e15d4">More...</a><br /></td></tr>
<tr class="separator:ga3e8446a5857e5379cff8cadf822e15d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2fbdc1b854a54c4288402c2d3a7fca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gae2fbdc1b854a54c4288402c2d3a7fca9">ADC_JSQR_JSQ3</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:gae2fbdc1b854a54c4288402c2d3a7fca9"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 3rd conversion in injected sequence  <a href="group__ADC.html#gae2fbdc1b854a54c4288402c2d3a7fca9">More...</a><br /></td></tr>
<tr class="separator:gae2fbdc1b854a54c4288402c2d3a7fca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a279051ef198ee34cad73743b996f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga39a279051ef198ee34cad73743b996f4">ADC_JSQR_JSQ4</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ga39a279051ef198ee34cad73743b996f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] 4th conversion in injected sequence  <a href="group__ADC.html#ga39a279051ef198ee34cad73743b996f4">More...</a><br /></td></tr>
<tr class="separator:ga39a279051ef198ee34cad73743b996f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa624d1fe34014b88873e2dfa91f79232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaa624d1fe34014b88873e2dfa91f79232">ADC_JSQR_JL</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:gaa624d1fe34014b88873e2dfa91f79232"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Injected sequence length  <a href="group__ADC.html#gaa624d1fe34014b88873e2dfa91f79232">More...</a><br /></td></tr>
<tr class="separator:gaa624d1fe34014b88873e2dfa91f79232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">JDRX</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Injected Data Register </p>
</div></td></tr>
<tr class="memitem:ga9ca6d0e8309bc68887f3d9ff510eb4f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga9ca6d0e8309bc68887f3d9ff510eb4f0">ADC_JDRX_JDATA</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga9ca6d0e8309bc68887f3d9ff510eb4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">CCR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Clock Control Register </p>
</div></td></tr>
<tr class="memitem:ga27a1fd062a3ddcd751e233dd825b410e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga27a1fd062a3ddcd751e233dd825b410e">ARC_CCR_ADCPRE</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga27a1fd062a3ddcd751e233dd825b410e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] ADC prescaler  <a href="group__ADC.html#ga27a1fd062a3ddcd751e233dd825b410e">More...</a><br /></td></tr>
<tr class="separator:ga27a1fd062a3ddcd751e233dd825b410e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaded22e80f7681e42b3cb318ccdb6ed47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaded22e80f7681e42b3cb318ccdb6ed47">ARC_CCR_VBATE</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:gaded22e80f7681e42b3cb318ccdb6ed47"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] \(V_{bat}\) enable  <a href="group__ADC.html#gaded22e80f7681e42b3cb318ccdb6ed47">More...</a><br /></td></tr>
<tr class="separator:gaded22e80f7681e42b3cb318ccdb6ed47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5006783427486e5426df6648e8891946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga5006783427486e5426df6648e8891946">ARC_CCR_TSVREFE</a>&#160;&#160;&#160;23</td></tr>
<tr class="memdesc:ga5006783427486e5426df6648e8891946"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Temperature sensor \(V_{REFINT}\) enable  <a href="group__ADC.html#ga5006783427486e5426df6648e8891946">More...</a><br /></td></tr>
<tr class="separator:ga5006783427486e5426df6648e8891946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de">I2C_CCR_CCR</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"><td class="mdescLeft">&#160;</td><td class="mdescRight">[12-bit] Clock conrol register in Fm/Sm mode  <a href="group__ADC.html#ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de">More...</a><br /></td></tr>
<tr class="separator:ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga851c8a6b598d54c1a805b1632a4078e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#ga851c8a6b598d54c1a805b1632a4078e5">I2C_CCR_DUTY</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga851c8a6b598d54c1a805b1632a4078e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Fm mode duty cycle  <a href="group__ADC.html#ga851c8a6b598d54c1a805b1632a4078e5">More...</a><br /></td></tr>
<tr class="separator:ga851c8a6b598d54c1a805b1632a4078e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea64e5d7eba609ac9a84964bc0bc2def"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ADC.html#gaea64e5d7eba609ac9a84964bc0bc2def">I2C_CCR_FS</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:gaea64e5d7eba609ac9a84964bc0bc2def"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] I2C master mode selection  <a href="group__ADC.html#gaea64e5d7eba609ac9a84964bc0bc2def">More...</a><br /></td></tr>
<tr class="separator:gaea64e5d7eba609ac9a84964bc0bc2def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SMCR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Slave Mode Control Register</p>
<dl class="section note"><dt>Note</dt><dd>Not available for TIM10 and TIM11 </dd></dl>
</div></td></tr>
<tr class="memitem:ga391967bc788dffdbecaff97351439aa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga391967bc788dffdbecaff97351439aa0">TIMx_SMCR_SMS</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga391967bc788dffdbecaff97351439aa0"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Slave mode selection  <a href="group__TIMX.html#ga391967bc788dffdbecaff97351439aa0">More...</a><br /></td></tr>
<tr class="separator:ga391967bc788dffdbecaff97351439aa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad84a2c9687d570dd6eeecf56507e267c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#gad84a2c9687d570dd6eeecf56507e267c">TIMx_SMCR_TS</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gad84a2c9687d570dd6eeecf56507e267c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Trigger selection  <a href="group__TIMX.html#gad84a2c9687d570dd6eeecf56507e267c">More...</a><br /></td></tr>
<tr class="separator:gad84a2c9687d570dd6eeecf56507e267c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa56913d0d5c18dab192ec0fc19b09c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#gaa56913d0d5c18dab192ec0fc19b09c4f">TIMx_SMCR_MSM</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gaa56913d0d5c18dab192ec0fc19b09c4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Master/slave mode  <a href="group__TIMX.html#gaa56913d0d5c18dab192ec0fc19b09c4f">More...</a><br /></td></tr>
<tr class="separator:gaa56913d0d5c18dab192ec0fc19b09c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac75e51e740a618d79b328ef333b70d50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#gac75e51e740a618d79b328ef333b70d50">TIMx_SMCR_EFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gac75e51e740a618d79b328ef333b70d50"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] [Not in TIM9] External trigger filter  <a href="group__TIMX.html#gac75e51e740a618d79b328ef333b70d50">More...</a><br /></td></tr>
<tr class="separator:gac75e51e740a618d79b328ef333b70d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbc6cb76400dfd393b2677bea741279d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#gadbc6cb76400dfd393b2677bea741279d">TIMx_SMCR_ETPS</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gadbc6cb76400dfd393b2677bea741279d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] [Not in TIM9] External trigger prescaler  <a href="group__TIMX.html#gadbc6cb76400dfd393b2677bea741279d">More...</a><br /></td></tr>
<tr class="separator:gadbc6cb76400dfd393b2677bea741279d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50a755c60fb5c6e6ae92b27d093af17b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga50a755c60fb5c6e6ae92b27d093af17b">TIMx_SMCR_ECE</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga50a755c60fb5c6e6ae92b27d093af17b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [Not in TIM9] External clock enable  <a href="group__TIMX.html#ga50a755c60fb5c6e6ae92b27d093af17b">More...</a><br /></td></tr>
<tr class="separator:ga50a755c60fb5c6e6ae92b27d093af17b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd76dd277b18cb0ab4ff041e39931bb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#gacd76dd277b18cb0ab4ff041e39931bb4">TIMx_SMCR_ETP</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:gacd76dd277b18cb0ab4ff041e39931bb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [Not in TIM9] External trigger polarity  <a href="group__TIMX.html#gacd76dd277b18cb0ab4ff041e39931bb4">More...</a><br /></td></tr>
<tr class="separator:gacd76dd277b18cb0ab4ff041e39931bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DIER</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>DMA/Interrupt Enable Register </p>
</div></td></tr>
<tr class="memitem:ga214137f0ad8a5241853e8d2a667829b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga214137f0ad8a5241853e8d2a667829b4">TIMx_DIER_UIE</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga214137f0ad8a5241853e8d2a667829b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Update Interrupt enable  <a href="group__TIMX.html#ga214137f0ad8a5241853e8d2a667829b4">More...</a><br /></td></tr>
<tr class="separator:ga214137f0ad8a5241853e8d2a667829b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c32063be2c6612a9ae9bfccda6a8e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#gab3c32063be2c6612a9ae9bfccda6a8e6">TIMx_DIER_CC1IE</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gab3c32063be2c6612a9ae9bfccda6a8e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Capture/compare 1 interrupt enable  <a href="group__TIMX.html#gab3c32063be2c6612a9ae9bfccda6a8e6">More...</a><br /></td></tr>
<tr class="separator:gab3c32063be2c6612a9ae9bfccda6a8e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf318ecf45157acfa89f1cbe42b34e1ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#gaf318ecf45157acfa89f1cbe42b34e1ad">TIMx_DIER_CC2IE</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gaf318ecf45157acfa89f1cbe42b34e1ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [Not in TIM10-11] Capture/compare 2 interrupt enable  <a href="group__TIMX.html#gaf318ecf45157acfa89f1cbe42b34e1ad">More...</a><br /></td></tr>
<tr class="separator:gaf318ecf45157acfa89f1cbe42b34e1ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d599326ad13f59f6d6d2b65926d3930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga6d599326ad13f59f6d6d2b65926d3930">TIMx_DIER_CC3IE</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga6d599326ad13f59f6d6d2b65926d3930"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [Not in TIM10-11] Capture/compare 3 interrupt enable  <a href="group__TIMX.html#ga6d599326ad13f59f6d6d2b65926d3930">More...</a><br /></td></tr>
<tr class="separator:ga6d599326ad13f59f6d6d2b65926d3930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed68939cd4393e77fb474388b24c10be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#gaed68939cd4393e77fb474388b24c10be">TIMx_DIER_CC4IE</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gaed68939cd4393e77fb474388b24c10be"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [TIM1 Only] Capture/compare 4 interrupt enable  <a href="group__TIMX.html#gaed68939cd4393e77fb474388b24c10be">More...</a><br /></td></tr>
<tr class="separator:gaed68939cd4393e77fb474388b24c10be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga762f1ad75705741b3c4b3595dc696a6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga762f1ad75705741b3c4b3595dc696a6d">TIMx_DIER_COMIE</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga762f1ad75705741b3c4b3595dc696a6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [Not in TIM9-10-11] COM interrupt enable  <a href="group__TIMX.html#ga762f1ad75705741b3c4b3595dc696a6d">More...</a><br /></td></tr>
<tr class="separator:ga762f1ad75705741b3c4b3595dc696a6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d1b0c5929f360605b2c3ac879c12b86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga9d1b0c5929f360605b2c3ac879c12b86">TIMx_DIER_TIE</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga9d1b0c5929f360605b2c3ac879c12b86"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [Not in TIM9-10-11] Trigger interrupt enable  <a href="group__TIMX.html#ga9d1b0c5929f360605b2c3ac879c12b86">More...</a><br /></td></tr>
<tr class="separator:ga9d1b0c5929f360605b2c3ac879c12b86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33ff022ce2f9dde447f25c394e77f181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga33ff022ce2f9dde447f25c394e77f181">TIMx_DIER_BIE</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga33ff022ce2f9dde447f25c394e77f181"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [TIM1 Only] Break interrupt enable  <a href="group__TIMX.html#ga33ff022ce2f9dde447f25c394e77f181">More...</a><br /></td></tr>
<tr class="separator:ga33ff022ce2f9dde447f25c394e77f181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1e322b2594f56926c28057b5e09514b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#gad1e322b2594f56926c28057b5e09514b">TIMx_DIER_UDE</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gad1e322b2594f56926c28057b5e09514b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [Not in TIM9-10-11] Update DMA request enable  <a href="group__TIMX.html#gad1e322b2594f56926c28057b5e09514b">More...</a><br /></td></tr>
<tr class="separator:gad1e322b2594f56926c28057b5e09514b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c22f9ff85417cea7276dac932749a87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga1c22f9ff85417cea7276dac932749a87">TIMx_DIER_CC1DE</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga1c22f9ff85417cea7276dac932749a87"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [Not in TIM9-10-11] Capture/compare 1 DMA request enable  <a href="group__TIMX.html#ga1c22f9ff85417cea7276dac932749a87">More...</a><br /></td></tr>
<tr class="separator:ga1c22f9ff85417cea7276dac932749a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga314c86991b8f4e3562c3853eb21c0724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga314c86991b8f4e3562c3853eb21c0724">TIMx_DIER_CC2DE</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga314c86991b8f4e3562c3853eb21c0724"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [Not in TIM9-10-11] Capture/compare 2 DMA request enable  <a href="group__TIMX.html#ga314c86991b8f4e3562c3853eb21c0724">More...</a><br /></td></tr>
<tr class="separator:ga314c86991b8f4e3562c3853eb21c0724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga505dc5886e5930644bdc1526d4a12b8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga505dc5886e5930644bdc1526d4a12b8a">TIMx_DIER_CC3DE</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga505dc5886e5930644bdc1526d4a12b8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [Not in TIM9-10-11] Capture/compare 3 DMA request enable  <a href="group__TIMX.html#ga505dc5886e5930644bdc1526d4a12b8a">More...</a><br /></td></tr>
<tr class="separator:ga505dc5886e5930644bdc1526d4a12b8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga432869e6270341f374463b8268c35bb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga432869e6270341f374463b8268c35bb8">TIMx_DIER_CC4DE</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga432869e6270341f374463b8268c35bb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [Not in TIM9-10-11] Capture/compare 4 DMA request enable  <a href="group__TIMX.html#ga432869e6270341f374463b8268c35bb8">More...</a><br /></td></tr>
<tr class="separator:ga432869e6270341f374463b8268c35bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c925aa07e8e1024d1b923b720d995da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga1c925aa07e8e1024d1b923b720d995da">TIMx_DIER_COMDE</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:ga1c925aa07e8e1024d1b923b720d995da"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [Not in TIM9-10-11] [TIM1 Only] COM DMA request enable  <a href="group__TIMX.html#ga1c925aa07e8e1024d1b923b720d995da">More...</a><br /></td></tr>
<tr class="separator:ga1c925aa07e8e1024d1b923b720d995da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02d2c2c4da685c4ca90ad0fbad84ff50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga02d2c2c4da685c4ca90ad0fbad84ff50">TIMx_DIER_TDE</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga02d2c2c4da685c4ca90ad0fbad84ff50"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [Not in TIM9-10-11] Trigger DMA request enable  <a href="group__TIMX.html#ga02d2c2c4da685c4ca90ad0fbad84ff50">More...</a><br /></td></tr>
<tr class="separator:ga02d2c2c4da685c4ca90ad0fbad84ff50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">ST</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Status Register </p>
</div></td></tr>
<tr class="memitem:ga16ca93d100f94d586bfbd008c2413ef2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga16ca93d100f94d586bfbd008c2413ef2">TIMx_SR_UIF</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga16ca93d100f94d586bfbd008c2413ef2"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Update interrupt flag  <a href="group__TIMX.html#ga16ca93d100f94d586bfbd008c2413ef2">More...</a><br /></td></tr>
<tr class="separator:ga16ca93d100f94d586bfbd008c2413ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74c8741cce4f3e3bbcaf0cf57ef1a881"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga74c8741cce4f3e3bbcaf0cf57ef1a881">TIMx_SR_CC1IF</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga74c8741cce4f3e3bbcaf0cf57ef1a881"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Capture/compare 1 interrupt flag  <a href="group__TIMX.html#ga74c8741cce4f3e3bbcaf0cf57ef1a881">More...</a><br /></td></tr>
<tr class="separator:ga74c8741cce4f3e3bbcaf0cf57ef1a881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982b497960db66b9bc35b47e57aba5f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga982b497960db66b9bc35b47e57aba5f0">TIMx_SR_CC2IF</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga982b497960db66b9bc35b47e57aba5f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [Not in TIM10-11] Capture/compare 2 interrupt flag  <a href="group__TIMX.html#ga982b497960db66b9bc35b47e57aba5f0">More...</a><br /></td></tr>
<tr class="separator:ga982b497960db66b9bc35b47e57aba5f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga701b4ff49f860e4516b36b9c5012fd3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga701b4ff49f860e4516b36b9c5012fd3f">TIMx_SR_CC3IF</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga701b4ff49f860e4516b36b9c5012fd3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [Not in TIM10-11] Capture/compare 3 interrupt flag  <a href="group__TIMX.html#ga701b4ff49f860e4516b36b9c5012fd3f">More...</a><br /></td></tr>
<tr class="separator:ga701b4ff49f860e4516b36b9c5012fd3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae44050ebfff848141e368b9f29e685ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#gae44050ebfff848141e368b9f29e685ef">TIMx_SR_CC4IF</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gae44050ebfff848141e368b9f29e685ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [Not in TIM10-11] Capture/compare 4 interrupt flag  <a href="group__TIMX.html#gae44050ebfff848141e368b9f29e685ef">More...</a><br /></td></tr>
<tr class="separator:gae44050ebfff848141e368b9f29e685ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d28abc65d3cdda1f35be4a882a9878b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga1d28abc65d3cdda1f35be4a882a9878b">TIMx_SR_COMIF</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga1d28abc65d3cdda1f35be4a882a9878b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [TIM1 Only] COM interrupt flag  <a href="group__TIMX.html#ga1d28abc65d3cdda1f35be4a882a9878b">More...</a><br /></td></tr>
<tr class="separator:ga1d28abc65d3cdda1f35be4a882a9878b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga693e99d7621c4fb740a0ae2363773a6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga693e99d7621c4fb740a0ae2363773a6b">TIMx_SR_TIF</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga693e99d7621c4fb740a0ae2363773a6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [Not in TIM10-11] Trigger interrupt flag  <a href="group__TIMX.html#ga693e99d7621c4fb740a0ae2363773a6b">More...</a><br /></td></tr>
<tr class="separator:ga693e99d7621c4fb740a0ae2363773a6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ecbeb03af1964c1fd1959d41a36fb75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga4ecbeb03af1964c1fd1959d41a36fb75">TIMx_SR_BIF</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga4ecbeb03af1964c1fd1959d41a36fb75"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [TIM1 Only] break interrupt flag  <a href="group__TIMX.html#ga4ecbeb03af1964c1fd1959d41a36fb75">More...</a><br /></td></tr>
<tr class="separator:ga4ecbeb03af1964c1fd1959d41a36fb75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e1c6e84f66c6a28dadcaf2f7fd92a54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga2e1c6e84f66c6a28dadcaf2f7fd92a54">TIMx_SR_CC1OF</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga2e1c6e84f66c6a28dadcaf2f7fd92a54"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Capture/compare 1 overcapture flag  <a href="group__TIMX.html#ga2e1c6e84f66c6a28dadcaf2f7fd92a54">More...</a><br /></td></tr>
<tr class="separator:ga2e1c6e84f66c6a28dadcaf2f7fd92a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabed1847a103ae70007cadbd9e94592ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#gabed1847a103ae70007cadbd9e94592ae">TIMx_SR_CC2OF</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:gabed1847a103ae70007cadbd9e94592ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [Not in TIM10-11] Capture/compare 2 overcapture flag  <a href="group__TIMX.html#gabed1847a103ae70007cadbd9e94592ae">More...</a><br /></td></tr>
<tr class="separator:gabed1847a103ae70007cadbd9e94592ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cc42f130e9e66e2061c3ee816aac6d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga6cc42f130e9e66e2061c3ee816aac6d1">TIMx_SR_CC3OF</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga6cc42f130e9e66e2061c3ee816aac6d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [Not in TIM9-10-11] Capture/compare 3 overcapture flag  <a href="group__TIMX.html#ga6cc42f130e9e66e2061c3ee816aac6d1">More...</a><br /></td></tr>
<tr class="separator:ga6cc42f130e9e66e2061c3ee816aac6d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11342fe939dcd0e8592d9c6a5ad87776"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga11342fe939dcd0e8592d9c6a5ad87776">TIMx_SR_CC4OF</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga11342fe939dcd0e8592d9c6a5ad87776"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [Not in TIM9-10-11] Capture/compare 4 overcapture flag  <a href="group__TIMX.html#ga11342fe939dcd0e8592d9c6a5ad87776">More...</a><br /></td></tr>
<tr class="separator:ga11342fe939dcd0e8592d9c6a5ad87776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">EGR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Event Generation Register </p>
</div></td></tr>
<tr class="memitem:ga4b48e640cd08015fa7424c7495d050d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga4b48e640cd08015fa7424c7495d050d6">TIMx_EGR_UG</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga4b48e640cd08015fa7424c7495d050d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Update generation  <a href="group__TIMX.html#ga4b48e640cd08015fa7424c7495d050d6">More...</a><br /></td></tr>
<tr class="separator:ga4b48e640cd08015fa7424c7495d050d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8283a134879d26898bc260d094dfff8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#gac8283a134879d26898bc260d094dfff8">TIMx_EGR_CC1G</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gac8283a134879d26898bc260d094dfff8"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Capture/compare 1 generation  <a href="group__TIMX.html#gac8283a134879d26898bc260d094dfff8">More...</a><br /></td></tr>
<tr class="separator:gac8283a134879d26898bc260d094dfff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dda38cb698b5b5fdb0e065ada66d068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga2dda38cb698b5b5fdb0e065ada66d068">TIMx_EGR_CC2G</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga2dda38cb698b5b5fdb0e065ada66d068"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [Not in TIM10-11] Capture/compare 2 gereration  <a href="group__TIMX.html#ga2dda38cb698b5b5fdb0e065ada66d068">More...</a><br /></td></tr>
<tr class="separator:ga2dda38cb698b5b5fdb0e065ada66d068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab85084e6a3c1d93c666fc3c8a417fb64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#gab85084e6a3c1d93c666fc3c8a417fb64">TIMx_EGR_CC3G</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gab85084e6a3c1d93c666fc3c8a417fb64"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [Not in TIM9-10-11] Capture/compare 3 generation  <a href="group__TIMX.html#gab85084e6a3c1d93c666fc3c8a417fb64">More...</a><br /></td></tr>
<tr class="separator:gab85084e6a3c1d93c666fc3c8a417fb64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49b3d742a98a10aa66361ea1afa36e59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga49b3d742a98a10aa66361ea1afa36e59">TIMx_EGR_CC4G</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga49b3d742a98a10aa66361ea1afa36e59"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [Not in TIM9-10-11] Capture/compare 4 generation  <a href="group__TIMX.html#ga49b3d742a98a10aa66361ea1afa36e59">More...</a><br /></td></tr>
<tr class="separator:ga49b3d742a98a10aa66361ea1afa36e59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cabc5f8c11b0dff4f8bae5f57e0b828"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga9cabc5f8c11b0dff4f8bae5f57e0b828">TIMx_EGR_COMG</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga9cabc5f8c11b0dff4f8bae5f57e0b828"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [TIM1 Only] Capture/compare control update generation  <a href="group__TIMX.html#ga9cabc5f8c11b0dff4f8bae5f57e0b828">More...</a><br /></td></tr>
<tr class="separator:ga9cabc5f8c11b0dff4f8bae5f57e0b828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3686b80a1e27a43521db4100996c1683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga3686b80a1e27a43521db4100996c1683">TIMx_EGR_TG</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga3686b80a1e27a43521db4100996c1683"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [Not in TIM10-11] Trigger generation  <a href="group__TIMX.html#ga3686b80a1e27a43521db4100996c1683">More...</a><br /></td></tr>
<tr class="separator:ga3686b80a1e27a43521db4100996c1683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8822c44cea934783bf342fcfe5f9161"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#gaa8822c44cea934783bf342fcfe5f9161">TIMx_EGR_BG</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gaa8822c44cea934783bf342fcfe5f9161"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [TIM1 Only] Break generation  <a href="group__TIMX.html#gaa8822c44cea934783bf342fcfe5f9161">More...</a><br /></td></tr>
<tr class="separator:gaa8822c44cea934783bf342fcfe5f9161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">OCM</div></td></tr>
<tr class="memitem:ga96d77f05d88968de62bc35d8c6201eb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga96d77f05d88968de62bc35d8c6201eb2">TIMx_CCMR1_OCM_CC1S</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga96d77f05d88968de62bc35d8c6201eb2"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Capture/compare 1 selection  <a href="group__TIMX.html#ga96d77f05d88968de62bc35d8c6201eb2">More...</a><br /></td></tr>
<tr class="separator:ga96d77f05d88968de62bc35d8c6201eb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c87608e45380733a0a28111b73ddf0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga9c87608e45380733a0a28111b73ddf0c">TIMx_CCMR1_OCM_OC1FE</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga9c87608e45380733a0a28111b73ddf0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Output compare 1 fast enable  <a href="group__TIMX.html#ga9c87608e45380733a0a28111b73ddf0c">More...</a><br /></td></tr>
<tr class="separator:ga9c87608e45380733a0a28111b73ddf0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5f674522a53ca7d43a6c08e52b58abe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#gaa5f674522a53ca7d43a6c08e52b58abe">TIMx_CCMR1_OCM_OC1PE</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gaa5f674522a53ca7d43a6c08e52b58abe"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Output Compare 1 preload enable  <a href="group__TIMX.html#gaa5f674522a53ca7d43a6c08e52b58abe">More...</a><br /></td></tr>
<tr class="separator:gaa5f674522a53ca7d43a6c08e52b58abe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90e768a86c4821c8122d619947f33e27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga90e768a86c4821c8122d619947f33e27">TIMx_CCMR1_OCM_OC1M</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga90e768a86c4821c8122d619947f33e27"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Ouput compare 1 mode  <a href="group__TIMX.html#ga90e768a86c4821c8122d619947f33e27">More...</a><br /></td></tr>
<tr class="separator:ga90e768a86c4821c8122d619947f33e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga477e90a8624856e06446d7681f0649b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga477e90a8624856e06446d7681f0649b1">TIMx_CCMR1_OCM_OC1CE</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga477e90a8624856e06446d7681f0649b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [Not in TIM10-11] Output compare 1 clear enable  <a href="group__TIMX.html#ga477e90a8624856e06446d7681f0649b1">More...</a><br /></td></tr>
<tr class="separator:ga477e90a8624856e06446d7681f0649b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3db7834ee449c7dbc56c8867c14a510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#gaf3db7834ee449c7dbc56c8867c14a510">TIMx_CCMR1_OCM_CC2S</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gaf3db7834ee449c7dbc56c8867c14a510"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] [Not in TIM10-11] Capture/compare 2 selection  <a href="group__TIMX.html#gaf3db7834ee449c7dbc56c8867c14a510">More...</a><br /></td></tr>
<tr class="separator:gaf3db7834ee449c7dbc56c8867c14a510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e7fb40072ff3bdb17799b81d06be5de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga3e7fb40072ff3bdb17799b81d06be5de">TIMx_CCMR1_OCM_OC2FE</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga3e7fb40072ff3bdb17799b81d06be5de"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [Not in TIM10-11] Output compare 2 fast enable  <a href="group__TIMX.html#ga3e7fb40072ff3bdb17799b81d06be5de">More...</a><br /></td></tr>
<tr class="separator:ga3e7fb40072ff3bdb17799b81d06be5de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga546c4e263011aeeefa9d88d07f1210c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga546c4e263011aeeefa9d88d07f1210c9">TIMx_CCMR1_OCM_OC2PE</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga546c4e263011aeeefa9d88d07f1210c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [Not in TIM10-11] Output compare 2 preload enable  <a href="group__TIMX.html#ga546c4e263011aeeefa9d88d07f1210c9">More...</a><br /></td></tr>
<tr class="separator:ga546c4e263011aeeefa9d88d07f1210c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92adf4fb3f56272b79a8a2ccad578884"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga92adf4fb3f56272b79a8a2ccad578884">TIMx_CCMR1_OCM_OC2M</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga92adf4fb3f56272b79a8a2ccad578884"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] [Not in TIM10-11] Output compare 2 mode  <a href="group__TIMX.html#ga92adf4fb3f56272b79a8a2ccad578884">More...</a><br /></td></tr>
<tr class="separator:ga92adf4fb3f56272b79a8a2ccad578884"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaf3f702aa5f4963821ec7800d410caf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#gabaf3f702aa5f4963821ec7800d410caf">TIMx_CCMR1_OCM_OC2CE</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:gabaf3f702aa5f4963821ec7800d410caf"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [Not in TIM10-11] Output compare 2 clear enable  <a href="group__TIMX.html#gabaf3f702aa5f4963821ec7800d410caf">More...</a><br /></td></tr>
<tr class="separator:gabaf3f702aa5f4963821ec7800d410caf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e8ecf4ceee68f529f57dae9a6bce931"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga1e8ecf4ceee68f529f57dae9a6bce931">TIMx_CCMR2_OCM_CC3S</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga1e8ecf4ceee68f529f57dae9a6bce931"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Capture/compare 3 selection  <a href="group__TIMX.html#ga1e8ecf4ceee68f529f57dae9a6bce931">More...</a><br /></td></tr>
<tr class="separator:ga1e8ecf4ceee68f529f57dae9a6bce931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga230c4c21c688a13d439f6c5e2ba8c778"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga230c4c21c688a13d439f6c5e2ba8c778">TIMx_CCMR2_OCM_OC3FE</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga230c4c21c688a13d439f6c5e2ba8c778"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Output compare 3 fast enable  <a href="group__TIMX.html#ga230c4c21c688a13d439f6c5e2ba8c778">More...</a><br /></td></tr>
<tr class="separator:ga230c4c21c688a13d439f6c5e2ba8c778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ecb7006b54e33f5455db631ef826f52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga6ecb7006b54e33f5455db631ef826f52">TIMx_CCMR2_OCM_OC3PE</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga6ecb7006b54e33f5455db631ef826f52"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Output compare 3 preload enable  <a href="group__TIMX.html#ga6ecb7006b54e33f5455db631ef826f52">More...</a><br /></td></tr>
<tr class="separator:ga6ecb7006b54e33f5455db631ef826f52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98ee73882da3835be5d154dda6a8c4b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga98ee73882da3835be5d154dda6a8c4b0">TIMx_CCMR2_OCM_OC3M</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga98ee73882da3835be5d154dda6a8c4b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Output compare 3 mode  <a href="group__TIMX.html#ga98ee73882da3835be5d154dda6a8c4b0">More...</a><br /></td></tr>
<tr class="separator:ga98ee73882da3835be5d154dda6a8c4b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf5c73c9f1d7cf114f81ae6205e6ca7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#gacf5c73c9f1d7cf114f81ae6205e6ca7a">TIMx_CCMR2_OCM_OC3CE</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gacf5c73c9f1d7cf114f81ae6205e6ca7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Output compare 3 clear enable  <a href="group__TIMX.html#gacf5c73c9f1d7cf114f81ae6205e6ca7a">More...</a><br /></td></tr>
<tr class="separator:gacf5c73c9f1d7cf114f81ae6205e6ca7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8593d3b6d8b103f5b9fac685009fb420"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga8593d3b6d8b103f5b9fac685009fb420">TIMx_CCMR2_OCM_CC4S</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga8593d3b6d8b103f5b9fac685009fb420"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Capture/compare 4 selection  <a href="group__TIMX.html#ga8593d3b6d8b103f5b9fac685009fb420">More...</a><br /></td></tr>
<tr class="separator:ga8593d3b6d8b103f5b9fac685009fb420"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3603ae613fb4e7e08e1e5d78cdccaa89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga3603ae613fb4e7e08e1e5d78cdccaa89">TIMx_CCMR2_OCM_OC4FE</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga3603ae613fb4e7e08e1e5d78cdccaa89"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Output compare fast enable  <a href="group__TIMX.html#ga3603ae613fb4e7e08e1e5d78cdccaa89">More...</a><br /></td></tr>
<tr class="separator:ga3603ae613fb4e7e08e1e5d78cdccaa89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51b7eef7e13ec8260e8a27470190fb39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga51b7eef7e13ec8260e8a27470190fb39">TIMx_CCMR2_OCM_OC4PE</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga51b7eef7e13ec8260e8a27470190fb39"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Output compare Preload enable  <a href="group__TIMX.html#ga51b7eef7e13ec8260e8a27470190fb39">More...</a><br /></td></tr>
<tr class="separator:ga51b7eef7e13ec8260e8a27470190fb39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94b9ca6ebd454efa86d8fecc3646d7ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga94b9ca6ebd454efa86d8fecc3646d7ee">TIMx_CCMR2_OCM_OC4M</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga94b9ca6ebd454efa86d8fecc3646d7ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Output compare 4 mode  <a href="group__TIMX.html#ga94b9ca6ebd454efa86d8fecc3646d7ee">More...</a><br /></td></tr>
<tr class="separator:ga94b9ca6ebd454efa86d8fecc3646d7ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcb32afe3ce931cf4b716d606653cb61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#gadcb32afe3ce931cf4b716d606653cb61">TIMx_CCMR2_OCM_OC4CE</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:gadcb32afe3ce931cf4b716d606653cb61"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Output compare clear enable  <a href="group__TIMX.html#gadcb32afe3ce931cf4b716d606653cb61">More...</a><br /></td></tr>
<tr class="separator:gadcb32afe3ce931cf4b716d606653cb61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">ICM</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Input Capture Mode </p>
</div></td></tr>
<tr class="memitem:ga8400dd8dcdb38c9c168d8e71efa62c44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga8400dd8dcdb38c9c168d8e71efa62c44">TIMx_CCMR1_ICM_CC1S</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga8400dd8dcdb38c9c168d8e71efa62c44"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Capture/compare 1 selection  <a href="group__TIMX.html#ga8400dd8dcdb38c9c168d8e71efa62c44">More...</a><br /></td></tr>
<tr class="separator:ga8400dd8dcdb38c9c168d8e71efa62c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga861cd3289324ebc2ca12daa805feb0a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga861cd3289324ebc2ca12daa805feb0a5">TIMx_CCMR1_ICM_IC1PSC</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga861cd3289324ebc2ca12daa805feb0a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Input compare 1 prescaler  <a href="group__TIMX.html#ga861cd3289324ebc2ca12daa805feb0a5">More...</a><br /></td></tr>
<tr class="separator:ga861cd3289324ebc2ca12daa805feb0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga325e702d267faa12b259113aa7637cea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga325e702d267faa12b259113aa7637cea">TIMx_CCMR1_ICM_IC1F</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga325e702d267faa12b259113aa7637cea"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] Input Compare 1 filter  <a href="group__TIMX.html#ga325e702d267faa12b259113aa7637cea">More...</a><br /></td></tr>
<tr class="separator:ga325e702d267faa12b259113aa7637cea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3b5abc10530324296e86618bc7f6f00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#gae3b5abc10530324296e86618bc7f6f00">TIMx_CCMR1_ICM_CC2S</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gae3b5abc10530324296e86618bc7f6f00"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] [Not in TIM10-11] Capture/compare 2 selection  <a href="group__TIMX.html#gae3b5abc10530324296e86618bc7f6f00">More...</a><br /></td></tr>
<tr class="separator:gae3b5abc10530324296e86618bc7f6f00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceddf39037ec7f1d06413fef8c33e79e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#gaceddf39037ec7f1d06413fef8c33e79e">TIMx_CCMR1_ICM_IC2PSC</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:gaceddf39037ec7f1d06413fef8c33e79e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] [Not in TIM10-11] Input compare 2 prescaler  <a href="group__TIMX.html#gaceddf39037ec7f1d06413fef8c33e79e">More...</a><br /></td></tr>
<tr class="separator:gaceddf39037ec7f1d06413fef8c33e79e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab03517d41a3530b37fb44094df48aa7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#gab03517d41a3530b37fb44094df48aa7e">TIMx_CCMR1_ICM_IC2F</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gab03517d41a3530b37fb44094df48aa7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] [Not in TIM10-11] Input compare 2 filter  <a href="group__TIMX.html#gab03517d41a3530b37fb44094df48aa7e">More...</a><br /></td></tr>
<tr class="separator:gab03517d41a3530b37fb44094df48aa7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacff9d3b9fd94aafe911b98f0cac09667"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#gacff9d3b9fd94aafe911b98f0cac09667">TIMx_CCMR2_ICM_CC3S</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gacff9d3b9fd94aafe911b98f0cac09667"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Capture/compare 3 selection  <a href="group__TIMX.html#gacff9d3b9fd94aafe911b98f0cac09667">More...</a><br /></td></tr>
<tr class="separator:gacff9d3b9fd94aafe911b98f0cac09667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cacf8c5efb88b3b79756ad88e4b5969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga6cacf8c5efb88b3b79756ad88e4b5969">TIMx_CCMR2_ICM_IC3PSC</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga6cacf8c5efb88b3b79756ad88e4b5969"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Input capture prescaler  <a href="group__TIMX.html#ga6cacf8c5efb88b3b79756ad88e4b5969">More...</a><br /></td></tr>
<tr class="separator:ga6cacf8c5efb88b3b79756ad88e4b5969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3a96fff97e9a115436ae0bbd164d9e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#gad3a96fff97e9a115436ae0bbd164d9e3">TIMx_CCMR2_ICM_IC3F</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gad3a96fff97e9a115436ae0bbd164d9e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Input capture 3 filter  <a href="group__TIMX.html#gad3a96fff97e9a115436ae0bbd164d9e3">More...</a><br /></td></tr>
<tr class="separator:gad3a96fff97e9a115436ae0bbd164d9e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b7cd4d04da67d8951c0bc7bde5a3b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga4b7cd4d04da67d8951c0bc7bde5a3b14">TIMx_CCMR2_ICM_CC4S</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga4b7cd4d04da67d8951c0bc7bde5a3b14"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Capture/compare 4 selection  <a href="group__TIMX.html#ga4b7cd4d04da67d8951c0bc7bde5a3b14">More...</a><br /></td></tr>
<tr class="separator:ga4b7cd4d04da67d8951c0bc7bde5a3b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6040ed05f4d27e9d72125d6ff024d86b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga6040ed05f4d27e9d72125d6ff024d86b">TIMx_CCMR2_ICM_IC4PSC</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga6040ed05f4d27e9d72125d6ff024d86b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Input capture 4 prescaler  <a href="group__TIMX.html#ga6040ed05f4d27e9d72125d6ff024d86b">More...</a><br /></td></tr>
<tr class="separator:ga6040ed05f4d27e9d72125d6ff024d86b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b0b9a476672b568d9120f7ee2986933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__TIMX.html#ga9b0b9a476672b568d9120f7ee2986933">TIMx_CCMR2_ICM_IC4F</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga9b0b9a476672b568d9120f7ee2986933"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Input capture 4 filter  <a href="group__TIMX.html#ga9b0b9a476672b568d9120f7ee2986933">More...</a><br /></td></tr>
<tr class="separator:ga9b0b9a476672b568d9120f7ee2986933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">CCER</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Capture/Compare Enable Register </p>
</div></td></tr>
<tr class="memitem:a1ff4ab95320d1b29e5682bf032cbf9b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F401RE__REGISTER__BITS_8h.html#a1ff4ab95320d1b29e5682bf032cbf9b0">TIMx_CCER_CC1E</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a1ff4ab95320d1b29e5682bf032cbf9b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Capture/compare 1 output enable  <a href="STM32F401RE__REGISTER__BITS_8h.html#a1ff4ab95320d1b29e5682bf032cbf9b0">More...</a><br /></td></tr>
<tr class="separator:a1ff4ab95320d1b29e5682bf032cbf9b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa561400e3609d78545f8470461ff5916"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F401RE__REGISTER__BITS_8h.html#aa561400e3609d78545f8470461ff5916">TIMx_CCER_CC1P</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:aa561400e3609d78545f8470461ff5916"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Capture/compare 1 output polarity  <a href="STM32F401RE__REGISTER__BITS_8h.html#aa561400e3609d78545f8470461ff5916">More...</a><br /></td></tr>
<tr class="separator:aa561400e3609d78545f8470461ff5916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c114377da9b0cbca65e8efd543aabf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F401RE__REGISTER__BITS_8h.html#a2c114377da9b0cbca65e8efd543aabf2">TIMx_CCER_CC1NE</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:a2c114377da9b0cbca65e8efd543aabf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [TIM1 Only] Capture/compare 1 complementary output enable  <a href="STM32F401RE__REGISTER__BITS_8h.html#a2c114377da9b0cbca65e8efd543aabf2">More...</a><br /></td></tr>
<tr class="separator:a2c114377da9b0cbca65e8efd543aabf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a435940d3dd9396fdab984ce4a1141264"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F401RE__REGISTER__BITS_8h.html#a435940d3dd9396fdab984ce4a1141264">TIMx_CCER_CC1NP</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:a435940d3dd9396fdab984ce4a1141264"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Capture/compare 1 complementary output polarity  <a href="STM32F401RE__REGISTER__BITS_8h.html#a435940d3dd9396fdab984ce4a1141264">More...</a><br /></td></tr>
<tr class="separator:a435940d3dd9396fdab984ce4a1141264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2be68d96452512227940fdd1c7225d9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F401RE__REGISTER__BITS_8h.html#a2be68d96452512227940fdd1c7225d9c">TIMx_CCER_CC2E</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:a2be68d96452512227940fdd1c7225d9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [Not in TIM10-11] Capture/compare 2 output enable  <a href="STM32F401RE__REGISTER__BITS_8h.html#a2be68d96452512227940fdd1c7225d9c">More...</a><br /></td></tr>
<tr class="separator:a2be68d96452512227940fdd1c7225d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6de4541daff1b3263e31e19c7f011629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F401RE__REGISTER__BITS_8h.html#a6de4541daff1b3263e31e19c7f011629">TIMx_CCER_CC2P</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:a6de4541daff1b3263e31e19c7f011629"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [Not in TIM10-11] Capture/compare 2 output polarity  <a href="STM32F401RE__REGISTER__BITS_8h.html#a6de4541daff1b3263e31e19c7f011629">More...</a><br /></td></tr>
<tr class="separator:a6de4541daff1b3263e31e19c7f011629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5600345722809718611c931096edb557"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F401RE__REGISTER__BITS_8h.html#a5600345722809718611c931096edb557">TIMx_CCER_CC2NE</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:a5600345722809718611c931096edb557"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [TIM1 Only] Capture/compare 2 complementary output enable  <a href="STM32F401RE__REGISTER__BITS_8h.html#a5600345722809718611c931096edb557">More...</a><br /></td></tr>
<tr class="separator:a5600345722809718611c931096edb557"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7683d24a25e9cd54d31ef1481e3e052f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F401RE__REGISTER__BITS_8h.html#a7683d24a25e9cd54d31ef1481e3e052f">TIMx_CCER_CC2NP</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:a7683d24a25e9cd54d31ef1481e3e052f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [Not in TIM10-11] Capture/compare 2 complementary output polarity  <a href="STM32F401RE__REGISTER__BITS_8h.html#a7683d24a25e9cd54d31ef1481e3e052f">More...</a><br /></td></tr>
<tr class="separator:a7683d24a25e9cd54d31ef1481e3e052f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4772efb794214000c5a0e81c60c95938"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F401RE__REGISTER__BITS_8h.html#a4772efb794214000c5a0e81c60c95938">TIMx_CCER_CC3E</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:a4772efb794214000c5a0e81c60c95938"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [Not in TIM9-10-11] Capture/compare 3 output enable  <a href="STM32F401RE__REGISTER__BITS_8h.html#a4772efb794214000c5a0e81c60c95938">More...</a><br /></td></tr>
<tr class="separator:a4772efb794214000c5a0e81c60c95938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4efc0e593895f5b642c745982e5ae46f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F401RE__REGISTER__BITS_8h.html#a4efc0e593895f5b642c745982e5ae46f">TIMx_CCER_CC3P</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:a4efc0e593895f5b642c745982e5ae46f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [Not in TIM9-10-11] Capture/compare 3 output polarity  <a href="STM32F401RE__REGISTER__BITS_8h.html#a4efc0e593895f5b642c745982e5ae46f">More...</a><br /></td></tr>
<tr class="separator:a4efc0e593895f5b642c745982e5ae46f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add075daff4cba1b29e7d7bf00c82f7df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F401RE__REGISTER__BITS_8h.html#add075daff4cba1b29e7d7bf00c82f7df">TIMx_CCER_CC3NE</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:add075daff4cba1b29e7d7bf00c82f7df"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [TIM1 Only] Capture/compare 3 complementary output enable  <a href="STM32F401RE__REGISTER__BITS_8h.html#add075daff4cba1b29e7d7bf00c82f7df">More...</a><br /></td></tr>
<tr class="separator:add075daff4cba1b29e7d7bf00c82f7df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a752a5d5e2697e0d4623afe0a9dfe554f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F401RE__REGISTER__BITS_8h.html#a752a5d5e2697e0d4623afe0a9dfe554f">TIMx_CCER_CC3NP</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:a752a5d5e2697e0d4623afe0a9dfe554f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [Not in TIM9-10-11] Capture/compare 3 complementary output polarity  <a href="STM32F401RE__REGISTER__BITS_8h.html#a752a5d5e2697e0d4623afe0a9dfe554f">More...</a><br /></td></tr>
<tr class="separator:a752a5d5e2697e0d4623afe0a9dfe554f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89225f75720fb4d9e1e3962a3b6d392d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F401RE__REGISTER__BITS_8h.html#a89225f75720fb4d9e1e3962a3b6d392d">TIMx_CCER_CC4E</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:a89225f75720fb4d9e1e3962a3b6d392d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [Not in TIM9-10-11] Capture/compare 4 output enable  <a href="STM32F401RE__REGISTER__BITS_8h.html#a89225f75720fb4d9e1e3962a3b6d392d">More...</a><br /></td></tr>
<tr class="separator:a89225f75720fb4d9e1e3962a3b6d392d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a592f6693b19d9b1891f7c06af4a8abd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F401RE__REGISTER__BITS_8h.html#a592f6693b19d9b1891f7c06af4a8abd7">TIMx_CCER_CC4P</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:a592f6693b19d9b1891f7c06af4a8abd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [Not in TIM9-10-11] Capture/compare 4 output polarity  <a href="STM32F401RE__REGISTER__BITS_8h.html#a592f6693b19d9b1891f7c06af4a8abd7">More...</a><br /></td></tr>
<tr class="separator:a592f6693b19d9b1891f7c06af4a8abd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade7eb85932d709284420f7cc5ac7f8c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F401RE__REGISTER__BITS_8h.html#ade7eb85932d709284420f7cc5ac7f8c3">TIMx_CCER_CC4NP</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ade7eb85932d709284420f7cc5ac7f8c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] [TIM2-5 Only] Capture/compare 4 complementary output polarity  <a href="STM32F401RE__REGISTER__BITS_8h.html#ade7eb85932d709284420f7cc5ac7f8c3">More...</a><br /></td></tr>
<tr class="separator:ade7eb85932d709284420f7cc5ac7f8c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">BDTR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Break and Dead-Time Register</p>
<dl class="section note"><dt>Note</dt><dd>Avaiable for TIM1 only </dd></dl>
</div></td></tr>
<tr class="memitem:a15a4e5718f06c52d8f29a8ce33ce19fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F401RE__REGISTER__BITS_8h.html#a15a4e5718f06c52d8f29a8ce33ce19fd">TIMx_BDTR_MOE</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:a15a4e5718f06c52d8f29a8ce33ce19fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Main output enable  <a href="STM32F401RE__REGISTER__BITS_8h.html#a15a4e5718f06c52d8f29a8ce33ce19fd">More...</a><br /></td></tr>
<tr class="separator:a15a4e5718f06c52d8f29a8ce33ce19fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40f3d579936f3e3f0a5b2adcad29170f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F401RE__REGISTER__BITS_8h.html#a40f3d579936f3e3f0a5b2adcad29170f">TIMx_BDTR_AOE</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:a40f3d579936f3e3f0a5b2adcad29170f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Automatic output enable  <a href="STM32F401RE__REGISTER__BITS_8h.html#a40f3d579936f3e3f0a5b2adcad29170f">More...</a><br /></td></tr>
<tr class="separator:a40f3d579936f3e3f0a5b2adcad29170f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfc2483763bffb2c85711e8698eb494b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F401RE__REGISTER__BITS_8h.html#acfc2483763bffb2c85711e8698eb494b">TIMx_BDTR_BKP</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:acfc2483763bffb2c85711e8698eb494b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Break polarity  <a href="STM32F401RE__REGISTER__BITS_8h.html#acfc2483763bffb2c85711e8698eb494b">More...</a><br /></td></tr>
<tr class="separator:acfc2483763bffb2c85711e8698eb494b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6512b02435824e193be748b643624d9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F401RE__REGISTER__BITS_8h.html#a6512b02435824e193be748b643624d9d">TIMx_BDTR_BKE</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:a6512b02435824e193be748b643624d9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Break enable  <a href="STM32F401RE__REGISTER__BITS_8h.html#a6512b02435824e193be748b643624d9d">More...</a><br /></td></tr>
<tr class="separator:a6512b02435824e193be748b643624d9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4fd7c56778a888b764efd368c2e35d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F401RE__REGISTER__BITS_8h.html#aa4fd7c56778a888b764efd368c2e35d1">TIMx_BDTR_OSSR</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:aa4fd7c56778a888b764efd368c2e35d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Off-state selection for run ode  <a href="STM32F401RE__REGISTER__BITS_8h.html#aa4fd7c56778a888b764efd368c2e35d1">More...</a><br /></td></tr>
<tr class="separator:aa4fd7c56778a888b764efd368c2e35d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb6790b2900de62c00be796f6df52435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F401RE__REGISTER__BITS_8h.html#adb6790b2900de62c00be796f6df52435">TIMx_BDTR_OSSI</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:adb6790b2900de62c00be796f6df52435"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Off-state selection for idle mode  <a href="STM32F401RE__REGISTER__BITS_8h.html#adb6790b2900de62c00be796f6df52435">More...</a><br /></td></tr>
<tr class="separator:adb6790b2900de62c00be796f6df52435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5b29df6146fbda3d36119950af74377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F401RE__REGISTER__BITS_8h.html#ae5b29df6146fbda3d36119950af74377">TIMx_BDTR_LOCK</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ae5b29df6146fbda3d36119950af74377"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Lock configuration  <a href="STM32F401RE__REGISTER__BITS_8h.html#ae5b29df6146fbda3d36119950af74377">More...</a><br /></td></tr>
<tr class="separator:ae5b29df6146fbda3d36119950af74377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1511f6347400ab8a94124bc0f2f578e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F401RE__REGISTER__BITS_8h.html#a1511f6347400ab8a94124bc0f2f578e8">TIMx_BDTR_DTG</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a1511f6347400ab8a94124bc0f2f578e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">[8-bit] Dead-time generator setup  <a href="STM32F401RE__REGISTER__BITS_8h.html#a1511f6347400ab8a94124bc0f2f578e8">More...</a><br /></td></tr>
<tr class="separator:a1511f6347400ab8a94124bc0f2f578e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DCR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>DMA Control Register </p>
</div></td></tr>
<tr class="memitem:a7a13753d90ef127ebf09fc32212741f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F401RE__REGISTER__BITS_8h.html#a7a13753d90ef127ebf09fc32212741f0">TIMx_DCR_DBA</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a7a13753d90ef127ebf09fc32212741f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] DMA base address  <a href="STM32F401RE__REGISTER__BITS_8h.html#a7a13753d90ef127ebf09fc32212741f0">More...</a><br /></td></tr>
<tr class="separator:a7a13753d90ef127ebf09fc32212741f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bc6ae96cb6f5f51ea13215610246d0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F401RE__REGISTER__BITS_8h.html#a8bc6ae96cb6f5f51ea13215610246d0b">TIMx_DCR_DBL</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:a8bc6ae96cb6f5f51ea13215610246d0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] DMA burst length  <a href="STM32F401RE__REGISTER__BITS_8h.html#a8bc6ae96cb6f5f51ea13215610246d0b">More...</a><br /></td></tr>
<tr class="separator:a8bc6ae96cb6f5f51ea13215610246d0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">OR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Option Register</p>
<dl class="section note"><dt>Note</dt><dd>Only available for TIM2, TIM5 and TIM11 </dd></dl>
</div></td></tr>
<tr class="memitem:ae83eea0c3d312f288d22b4348c31a58f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F401RE__REGISTER__BITS_8h.html#ae83eea0c3d312f288d22b4348c31a58f">TIMx_OR_TI1_RMP</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ae83eea0c3d312f288d22b4348c31a58f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] [TIM11 Only] TIM11 input remapping capability  <a href="STM32F401RE__REGISTER__BITS_8h.html#ae83eea0c3d312f288d22b4348c31a58f">More...</a><br /></td></tr>
<tr class="separator:ae83eea0c3d312f288d22b4348c31a58f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae85b0dc0ff691d9feda683de1ef3f17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F401RE__REGISTER__BITS_8h.html#aae85b0dc0ff691d9feda683de1ef3f17">TIMx_OR_ITR1_RMP</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:aae85b0dc0ff691d9feda683de1ef3f17"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] [TIM5 Only] Timer input 4 remap  <a href="STM32F401RE__REGISTER__BITS_8h.html#aae85b0dc0ff691d9feda683de1ef3f17">More...</a><br /></td></tr>
<tr class="separator:aae85b0dc0ff691d9feda683de1ef3f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6ae85405ff45f18df2b7b99eeda036d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="STM32F401RE__REGISTER__BITS_8h.html#aa6ae85405ff45f18df2b7b99eeda036d">TIMx_OR_TI4_RMP</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:aa6ae85405ff45f18df2b7b99eeda036d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] [TIM2 Only] Internal trigger 1 remap  <a href="STM32F401RE__REGISTER__BITS_8h.html#aa6ae85405ff45f18df2b7b99eeda036d">More...</a><br /></td></tr>
<tr class="separator:aa6ae85405ff45f18df2b7b99eeda036d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">CFG</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Configuration Register </p>
</div></td></tr>
<tr class="memitem:gabfbb9991bd6a3699399ca569c71fe8c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__WWDG.html#gabfbb9991bd6a3699399ca569c71fe8c9">WWDG_CFR_W</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gabfbb9991bd6a3699399ca569c71fe8c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">[7-bit] 7-bit window value  <a href="group__WWDG.html#gabfbb9991bd6a3699399ca569c71fe8c9">More...</a><br /></td></tr>
<tr class="separator:gabfbb9991bd6a3699399ca569c71fe8c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga067b1d8238f1d5613481aba71a946638"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__WWDG.html#ga067b1d8238f1d5613481aba71a946638">WWDG_CFR_WDGTB</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga067b1d8238f1d5613481aba71a946638"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Timer base  <a href="group__WWDG.html#ga067b1d8238f1d5613481aba71a946638">More...</a><br /></td></tr>
<tr class="separator:ga067b1d8238f1d5613481aba71a946638"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga931941dc5d795502371ac5dd8fbac1e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__WWDG.html#ga931941dc5d795502371ac5dd8fbac1e9">WWDG_CFR_EWI</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga931941dc5d795502371ac5dd8fbac1e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Early wakeup interrupt  <a href="group__WWDG.html#ga931941dc5d795502371ac5dd8fbac1e9">More...</a><br /></td></tr>
<tr class="separator:ga931941dc5d795502371ac5dd8fbac1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Time Register </p>
</div></td></tr>
<tr class="memitem:ga747711823db36121b78c0eebb6140ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga747711823db36121b78c0eebb6140ca1">RTC_TR_SU</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga747711823db36121b78c0eebb6140ca1"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] Seconds unit in BCD format  <a href="group__RTC.html#ga747711823db36121b78c0eebb6140ca1">More...</a><br /></td></tr>
<tr class="separator:ga747711823db36121b78c0eebb6140ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae39b22025a36d1e4e185e4be2bf326f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#gaae39b22025a36d1e4e185e4be2bf326f">RTC_TR_ST</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gaae39b22025a36d1e4e185e4be2bf326f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Seconds tens in BCD format  <a href="group__RTC.html#gaae39b22025a36d1e4e185e4be2bf326f">More...</a><br /></td></tr>
<tr class="separator:gaae39b22025a36d1e4e185e4be2bf326f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84e86f4fc04232fd0294966434708e06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga84e86f4fc04232fd0294966434708e06">RTC_TR_MNU</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga84e86f4fc04232fd0294966434708e06"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] Minute units in BCD format  <a href="group__RTC.html#ga84e86f4fc04232fd0294966434708e06">More...</a><br /></td></tr>
<tr class="separator:ga84e86f4fc04232fd0294966434708e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64cf91576871a8108d6ee2f48970bb4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga64cf91576871a8108d6ee2f48970bb4a">RTC_TR_MNT</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga64cf91576871a8108d6ee2f48970bb4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Minute tens in BCD format  <a href="group__RTC.html#ga64cf91576871a8108d6ee2f48970bb4a">More...</a><br /></td></tr>
<tr class="separator:ga64cf91576871a8108d6ee2f48970bb4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8211df481853649722383e0d8fb06d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#gac8211df481853649722383e0d8fb06d5">RTC_TR_HU</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gac8211df481853649722383e0d8fb06d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] Hour unit in BCD format  <a href="group__RTC.html#gac8211df481853649722383e0d8fb06d5">More...</a><br /></td></tr>
<tr class="separator:gac8211df481853649722383e0d8fb06d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42435e015e9f5052245c366ae08d655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#gad42435e015e9f5052245c366ae08d655">RTC_TR_HT</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:gad42435e015e9f5052245c366ae08d655"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Hour tens in BCD format  <a href="group__RTC.html#gad42435e015e9f5052245c366ae08d655">More...</a><br /></td></tr>
<tr class="separator:gad42435e015e9f5052245c366ae08d655"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3152952ac385ee1ce8dd868978d3fce9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga3152952ac385ee1ce8dd868978d3fce9">RTC_TR_PM</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:ga3152952ac385ee1ce8dd868978d3fce9"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] AM/PM notation  <a href="group__RTC.html#ga3152952ac385ee1ce8dd868978d3fce9">More...</a><br /></td></tr>
<tr class="separator:ga3152952ac385ee1ce8dd868978d3fce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">ISR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Initialization and Status Register </p>
</div></td></tr>
<tr class="memitem:ga4d420b5c3f8623cf1116d42fa164be7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga4d420b5c3f8623cf1116d42fa164be7e">RTC_ISR_ALRAWF</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga4d420b5c3f8623cf1116d42fa164be7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Alarm A write flag  <a href="group__RTC.html#ga4d420b5c3f8623cf1116d42fa164be7e">More...</a><br /></td></tr>
<tr class="separator:ga4d420b5c3f8623cf1116d42fa164be7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a0c34bff6dc9fce29e2be35d32d9d05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga5a0c34bff6dc9fce29e2be35d32d9d05">RTC_ISR_ALRBWF</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga5a0c34bff6dc9fce29e2be35d32d9d05"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Alarm B write flag  <a href="group__RTC.html#ga5a0c34bff6dc9fce29e2be35d32d9d05">More...</a><br /></td></tr>
<tr class="separator:ga5a0c34bff6dc9fce29e2be35d32d9d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e753321211e19bc48736fe0d30a7f40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga0e753321211e19bc48736fe0d30a7f40">RTC_ISR_WUTWF</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga0e753321211e19bc48736fe0d30a7f40"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Wakeup timer write flag  <a href="group__RTC.html#ga0e753321211e19bc48736fe0d30a7f40">More...</a><br /></td></tr>
<tr class="separator:ga0e753321211e19bc48736fe0d30a7f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c4536a874336778ac11109f14573eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga1c4536a874336778ac11109f14573eb9">RTC_ISR_SHPF</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga1c4536a874336778ac11109f14573eb9"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Shift operation pending  <a href="group__RTC.html#ga1c4536a874336778ac11109f14573eb9">More...</a><br /></td></tr>
<tr class="separator:ga1c4536a874336778ac11109f14573eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b229bace5ba0c0b48bfeb5efc445292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga7b229bace5ba0c0b48bfeb5efc445292">RTC_ISR_INITS</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga7b229bace5ba0c0b48bfeb5efc445292"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Initialization status flag  <a href="group__RTC.html#ga7b229bace5ba0c0b48bfeb5efc445292">More...</a><br /></td></tr>
<tr class="separator:ga7b229bace5ba0c0b48bfeb5efc445292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd683e789841f7d3f138709ffdbfbf8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga9bd683e789841f7d3f138709ffdbfbf8">RTC_ISR_RSF</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga9bd683e789841f7d3f138709ffdbfbf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Registers synchronization flag  <a href="group__RTC.html#ga9bd683e789841f7d3f138709ffdbfbf8">More...</a><br /></td></tr>
<tr class="separator:ga9bd683e789841f7d3f138709ffdbfbf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab16dcc6973c611e087030cdb15203972"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#gab16dcc6973c611e087030cdb15203972">RTC_ISR_INITF</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gab16dcc6973c611e087030cdb15203972"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Initialization flag  <a href="group__RTC.html#gab16dcc6973c611e087030cdb15203972">More...</a><br /></td></tr>
<tr class="separator:gab16dcc6973c611e087030cdb15203972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0eb2f998cd3e7325974347cb2a3d25a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#gae0eb2f998cd3e7325974347cb2a3d25a">RTC_ISR_INIT</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gae0eb2f998cd3e7325974347cb2a3d25a"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Initialization mode  <a href="group__RTC.html#gae0eb2f998cd3e7325974347cb2a3d25a">More...</a><br /></td></tr>
<tr class="separator:gae0eb2f998cd3e7325974347cb2a3d25a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96605e50a347507b7f274e9cd894a02c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga96605e50a347507b7f274e9cd894a02c">RTC_ISR_ALRAF</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga96605e50a347507b7f274e9cd894a02c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Alarm A flag  <a href="group__RTC.html#ga96605e50a347507b7f274e9cd894a02c">More...</a><br /></td></tr>
<tr class="separator:ga96605e50a347507b7f274e9cd894a02c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65650790e2b437741380de604a608c98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga65650790e2b437741380de604a608c98">RTC_ISR_ALRBG</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:ga65650790e2b437741380de604a608c98"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Alarm B flag  <a href="group__RTC.html#ga65650790e2b437741380de604a608c98">More...</a><br /></td></tr>
<tr class="separator:ga65650790e2b437741380de604a608c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eb5960300a402210e5378d78ce22766"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga4eb5960300a402210e5378d78ce22766">RTC_ISR_WUTF</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga4eb5960300a402210e5378d78ce22766"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Wakeup timer flag  <a href="group__RTC.html#ga4eb5960300a402210e5378d78ce22766">More...</a><br /></td></tr>
<tr class="separator:ga4eb5960300a402210e5378d78ce22766"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c0a60dbfc5f1570a48afe450395484"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga68c0a60dbfc5f1570a48afe450395484">RTC_ISR_TSF</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga68c0a60dbfc5f1570a48afe450395484"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timesatamp flag  <a href="group__RTC.html#ga68c0a60dbfc5f1570a48afe450395484">More...</a><br /></td></tr>
<tr class="separator:ga68c0a60dbfc5f1570a48afe450395484"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766c238f964072decba204c7fce850ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga766c238f964072decba204c7fce850ff">RTC_ISR_TSOVF</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga766c238f964072decba204c7fce850ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timestamp overflow flag  <a href="group__RTC.html#ga766c238f964072decba204c7fce850ff">More...</a><br /></td></tr>
<tr class="separator:ga766c238f964072decba204c7fce850ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae738b22f6a8123026921a1d14f9547c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#gae738b22f6a8123026921a1d14f9547c0">RTC_ISR_TAMP1F</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:gae738b22f6a8123026921a1d14f9547c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Tamper detection flag  <a href="group__RTC.html#gae738b22f6a8123026921a1d14f9547c0">More...</a><br /></td></tr>
<tr class="separator:gae738b22f6a8123026921a1d14f9547c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05189137cfd0e73903d9b70d071656b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga05189137cfd0e73903d9b70d071656b9">RTC_ISR_RECALPF</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga05189137cfd0e73903d9b70d071656b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Recalibration pending flag  <a href="group__RTC.html#ga05189137cfd0e73903d9b70d071656b9">More...</a><br /></td></tr>
<tr class="separator:ga05189137cfd0e73903d9b70d071656b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PRER</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Prescaler Register </p>
</div></td></tr>
<tr class="memitem:ga17bbd4e569a76446df089752cb41b1cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga17bbd4e569a76446df089752cb41b1cb">RTC_PRER_PREDIV_S</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga17bbd4e569a76446df089752cb41b1cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">[15-bit] Synchronous prescaler factor  <a href="group__RTC.html#ga17bbd4e569a76446df089752cb41b1cb">More...</a><br /></td></tr>
<tr class="separator:ga17bbd4e569a76446df089752cb41b1cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad248dca1e9532ba31f98d3ec9d2f8711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#gad248dca1e9532ba31f98d3ec9d2f8711">RTC_PRER_PREDIV_A</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gad248dca1e9532ba31f98d3ec9d2f8711"><td class="mdescLeft">&#160;</td><td class="mdescRight">[7-bit] Asynchronous prescale factor  <a href="group__RTC.html#gad248dca1e9532ba31f98d3ec9d2f8711">More...</a><br /></td></tr>
<tr class="separator:gad248dca1e9532ba31f98d3ec9d2f8711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">CALIBR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Calibration Register </p>
</div></td></tr>
<tr class="memitem:gab5523cf582ebc0a987c6a2c2007bc10d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#gab5523cf582ebc0a987c6a2c2007bc10d">RTC_CALIBR_DC</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gab5523cf582ebc0a987c6a2c2007bc10d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[5-bit] Digital calibration  <a href="group__RTC.html#gab5523cf582ebc0a987c6a2c2007bc10d">More...</a><br /></td></tr>
<tr class="separator:gab5523cf582ebc0a987c6a2c2007bc10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa63841fd7262fd307f211ee8e9e8a6f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#gaa63841fd7262fd307f211ee8e9e8a6f0">RTC_CALIBR_DCS</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gaa63841fd7262fd307f211ee8e9e8a6f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Digital calibration sign  <a href="group__RTC.html#gaa63841fd7262fd307f211ee8e9e8a6f0">More...</a><br /></td></tr>
<tr class="separator:gaa63841fd7262fd307f211ee8e9e8a6f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">ALRMXR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Alarm X Register </p>
</div></td></tr>
<tr class="memitem:ga79ed87ee0123b1a9af59049c37de94f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga79ed87ee0123b1a9af59049c37de94f5">RCT_ALRMxR_SU</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga79ed87ee0123b1a9af59049c37de94f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] Second units in BCD format  <a href="group__RTC.html#ga79ed87ee0123b1a9af59049c37de94f5">More...</a><br /></td></tr>
<tr class="separator:ga79ed87ee0123b1a9af59049c37de94f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ab1f1def7e1635c44d2cad7ddc3da4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga6ab1f1def7e1635c44d2cad7ddc3da4b">RTC_ALRMxR_ST</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga6ab1f1def7e1635c44d2cad7ddc3da4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Second tens in BCD format  <a href="group__RTC.html#ga6ab1f1def7e1635c44d2cad7ddc3da4b">More...</a><br /></td></tr>
<tr class="separator:ga6ab1f1def7e1635c44d2cad7ddc3da4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga599eb4b62bb94a6da5849d1a564302e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga599eb4b62bb94a6da5849d1a564302e9">RTC_ALRMxR_MSK1</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga599eb4b62bb94a6da5849d1a564302e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Alarm A seconds mask  <a href="group__RTC.html#ga599eb4b62bb94a6da5849d1a564302e9">More...</a><br /></td></tr>
<tr class="separator:ga599eb4b62bb94a6da5849d1a564302e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0db28c3082ad368e9dd7873a948c78ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga0db28c3082ad368e9dd7873a948c78ba">RTC_ALRMxR_MNU</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga0db28c3082ad368e9dd7873a948c78ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] Minute units un BCD format  <a href="group__RTC.html#ga0db28c3082ad368e9dd7873a948c78ba">More...</a><br /></td></tr>
<tr class="separator:ga0db28c3082ad368e9dd7873a948c78ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf49e707f268385c23986d9781fab66fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#gaf49e707f268385c23986d9781fab66fd">RTC_ALRMxR_MNT</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gaf49e707f268385c23986d9781fab66fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Minute tens in BCD format  <a href="group__RTC.html#gaf49e707f268385c23986d9781fab66fd">More...</a><br /></td></tr>
<tr class="separator:gaf49e707f268385c23986d9781fab66fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e899172c788dd3146b837e11440e60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#gad0e899172c788dd3146b837e11440e60">RTC_ALRMxR_MSK2</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:gad0e899172c788dd3146b837e11440e60"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Alarm A minutes mask  <a href="group__RTC.html#gad0e899172c788dd3146b837e11440e60">More...</a><br /></td></tr>
<tr class="separator:gad0e899172c788dd3146b837e11440e60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06c7673dfc34e54f5dd8d458f7ef80ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga06c7673dfc34e54f5dd8d458f7ef80ff">RTC_ALRMxR_HU</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga06c7673dfc34e54f5dd8d458f7ef80ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] Hour units in BCD format  <a href="group__RTC.html#ga06c7673dfc34e54f5dd8d458f7ef80ff">More...</a><br /></td></tr>
<tr class="separator:ga06c7673dfc34e54f5dd8d458f7ef80ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9cd7419b688d15cd435a559e0a5f784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#gaa9cd7419b688d15cd435a559e0a5f784">RTC_ALRMxR_HT</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:gaa9cd7419b688d15cd435a559e0a5f784"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Hour tesn in BCD format  <a href="group__RTC.html#gaa9cd7419b688d15cd435a559e0a5f784">More...</a><br /></td></tr>
<tr class="separator:gaa9cd7419b688d15cd435a559e0a5f784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51515c31264d4a9964e2a92c478ed83c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga51515c31264d4a9964e2a92c478ed83c">RTC_ALRMxR_PM</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:ga51515c31264d4a9964e2a92c478ed83c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] AM/PM Notation  <a href="group__RTC.html#ga51515c31264d4a9964e2a92c478ed83c">More...</a><br /></td></tr>
<tr class="separator:ga51515c31264d4a9964e2a92c478ed83c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21232ba9a71fca624bec9a914caab467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga21232ba9a71fca624bec9a914caab467">RTC_ALRMxR_MSK3</a>&#160;&#160;&#160;23</td></tr>
<tr class="memdesc:ga21232ba9a71fca624bec9a914caab467"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Alarm A hours mask  <a href="group__RTC.html#ga21232ba9a71fca624bec9a914caab467">More...</a><br /></td></tr>
<tr class="separator:ga21232ba9a71fca624bec9a914caab467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga661d00cb34ae91ce3f768d785313555d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga661d00cb34ae91ce3f768d785313555d">RTC_ALRMxR_DU</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga661d00cb34ae91ce3f768d785313555d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] Date units or day in BCD format  <a href="group__RTC.html#ga661d00cb34ae91ce3f768d785313555d">More...</a><br /></td></tr>
<tr class="separator:ga661d00cb34ae91ce3f768d785313555d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab471fe569fffccb657a974acbd3974fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#gab471fe569fffccb657a974acbd3974fd">RTC_ALRMxR_DT</a>&#160;&#160;&#160;28</td></tr>
<tr class="memdesc:gab471fe569fffccb657a974acbd3974fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Date tesns in BCD format  <a href="group__RTC.html#gab471fe569fffccb657a974acbd3974fd">More...</a><br /></td></tr>
<tr class="separator:gab471fe569fffccb657a974acbd3974fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41373c4c2d0d1993918565ef9517be2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga41373c4c2d0d1993918565ef9517be2e">RTC_ALRMxR_WDSEL</a>&#160;&#160;&#160;30</td></tr>
<tr class="memdesc:ga41373c4c2d0d1993918565ef9517be2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Week day selection  <a href="group__RTC.html#ga41373c4c2d0d1993918565ef9517be2e">More...</a><br /></td></tr>
<tr class="separator:ga41373c4c2d0d1993918565ef9517be2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a8d205bbee2d736fb10e5078f8365b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga2a8d205bbee2d736fb10e5078f8365b2">RTC_ALRMxR_MSK4</a>&#160;&#160;&#160;31</td></tr>
<tr class="memdesc:ga2a8d205bbee2d736fb10e5078f8365b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Alarm A date mask  <a href="group__RTC.html#ga2a8d205bbee2d736fb10e5078f8365b2">More...</a><br /></td></tr>
<tr class="separator:ga2a8d205bbee2d736fb10e5078f8365b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SHIFTR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Shift Control Register </p>
</div></td></tr>
<tr class="memitem:ga6131eb8c293b98bc5a6c7a4bb1920450"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga6131eb8c293b98bc5a6c7a4bb1920450">RTC_SHIFTR_SUBFS</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga6131eb8c293b98bc5a6c7a4bb1920450"><td class="mdescLeft">&#160;</td><td class="mdescRight">[15-bit] Substract fraction of a second  <a href="group__RTC.html#ga6131eb8c293b98bc5a6c7a4bb1920450">More...</a><br /></td></tr>
<tr class="separator:ga6131eb8c293b98bc5a6c7a4bb1920450"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fee932563d21382db9ecad458356af2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga8fee932563d21382db9ecad458356af2">RTC_SHIFTR_ADD1S</a>&#160;&#160;&#160;31</td></tr>
<tr class="memdesc:ga8fee932563d21382db9ecad458356af2"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Add one second  <a href="group__RTC.html#ga8fee932563d21382db9ecad458356af2">More...</a><br /></td></tr>
<tr class="separator:ga8fee932563d21382db9ecad458356af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TSTR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Time Stamp Time Register </p>
</div></td></tr>
<tr class="memitem:gac0d8fa76d45faccfe931d6227b29565a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#gac0d8fa76d45faccfe931d6227b29565a">RTC_TSTR_SU</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gac0d8fa76d45faccfe931d6227b29565a"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] Second units in BCD format  <a href="group__RTC.html#gac0d8fa76d45faccfe931d6227b29565a">More...</a><br /></td></tr>
<tr class="separator:gac0d8fa76d45faccfe931d6227b29565a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fbdebcd1da2ea191cca51c222345f15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga9fbdebcd1da2ea191cca51c222345f15">RTC_TSTR_ST</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga9fbdebcd1da2ea191cca51c222345f15"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Second tens in BCD format  <a href="group__RTC.html#ga9fbdebcd1da2ea191cca51c222345f15">More...</a><br /></td></tr>
<tr class="separator:ga9fbdebcd1da2ea191cca51c222345f15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64b186af486822cc015cfec613f5cba9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga64b186af486822cc015cfec613f5cba9">RTC_TSTR_MNU</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga64b186af486822cc015cfec613f5cba9"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] Minute units in BCD format  <a href="group__RTC.html#ga64b186af486822cc015cfec613f5cba9">More...</a><br /></td></tr>
<tr class="separator:ga64b186af486822cc015cfec613f5cba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9743a3843868c712945a7c408183ad73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga9743a3843868c712945a7c408183ad73">RTC_TSTR_MNT</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga9743a3843868c712945a7c408183ad73"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Minut tens in BCD format  <a href="group__RTC.html#ga9743a3843868c712945a7c408183ad73">More...</a><br /></td></tr>
<tr class="separator:ga9743a3843868c712945a7c408183ad73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf12107fe82e4f9de5ae4fdd6c169a846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#gaf12107fe82e4f9de5ae4fdd6c169a846">RTC_TSTR_HU</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gaf12107fe82e4f9de5ae4fdd6c169a846"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] Hour units in BCD format  <a href="group__RTC.html#gaf12107fe82e4f9de5ae4fdd6c169a846">More...</a><br /></td></tr>
<tr class="separator:gaf12107fe82e4f9de5ae4fdd6c169a846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5765274cda5284899563191cb505235a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga5765274cda5284899563191cb505235a">RTC_TSTR_HT</a>&#160;&#160;&#160;20</td></tr>
<tr class="memdesc:ga5765274cda5284899563191cb505235a"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Hour tens in BCD format  <a href="group__RTC.html#ga5765274cda5284899563191cb505235a">More...</a><br /></td></tr>
<tr class="separator:ga5765274cda5284899563191cb505235a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b3d044be3e63573a5f0d4d14d8e3b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga84b3d044be3e63573a5f0d4d14d8e3b0">RTC_TSTR_PM</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:ga84b3d044be3e63573a5f0d4d14d8e3b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] AM/PM notation  <a href="group__RTC.html#ga84b3d044be3e63573a5f0d4d14d8e3b0">More...</a><br /></td></tr>
<tr class="separator:ga84b3d044be3e63573a5f0d4d14d8e3b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TSDR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Time Stamp Date Register </p>
</div></td></tr>
<tr class="memitem:gace7ca73ebca21ed3a17315f06757042a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#gace7ca73ebca21ed3a17315f06757042a">RTC_TSDR_DU</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gace7ca73ebca21ed3a17315f06757042a"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] Date units in BCD format  <a href="group__RTC.html#gace7ca73ebca21ed3a17315f06757042a">More...</a><br /></td></tr>
<tr class="separator:gace7ca73ebca21ed3a17315f06757042a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39c9ff61f3b622b829aa9354ca84e44e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga39c9ff61f3b622b829aa9354ca84e44e">RTC_TSDR_DT</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga39c9ff61f3b622b829aa9354ca84e44e"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Date tens in BCD format  <a href="group__RTC.html#ga39c9ff61f3b622b829aa9354ca84e44e">More...</a><br /></td></tr>
<tr class="separator:ga39c9ff61f3b622b829aa9354ca84e44e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5912337df16624b4703d2065c5fdf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga2a5912337df16624b4703d2065c5fdf4">RTC_TSDR_MU</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga2a5912337df16624b4703d2065c5fdf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] Month units in BCD format  <a href="group__RTC.html#ga2a5912337df16624b4703d2065c5fdf4">More...</a><br /></td></tr>
<tr class="separator:ga2a5912337df16624b4703d2065c5fdf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bce43482443f2038a8eebc681067dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga7bce43482443f2038a8eebc681067dd7">RTC_TSDR_MT</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga7bce43482443f2038a8eebc681067dd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Month tens in BCD format  <a href="group__RTC.html#ga7bce43482443f2038a8eebc681067dd7">More...</a><br /></td></tr>
<tr class="separator:ga7bce43482443f2038a8eebc681067dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c76ea431470b87f22e7854bd5438d2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga4c76ea431470b87f22e7854bd5438d2f">RTC_TSDR_WDU</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:ga4c76ea431470b87f22e7854bd5438d2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Week day units  <a href="group__RTC.html#ga4c76ea431470b87f22e7854bd5438d2f">More...</a><br /></td></tr>
<tr class="separator:ga4c76ea431470b87f22e7854bd5438d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TSSSR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Calibration Register </p>
</div></td></tr>
<tr class="memitem:ga35f0ef1d0d9a5c036ca9b47da5b734a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga35f0ef1d0d9a5c036ca9b47da5b734a1">RTC_CALM_CAML</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga35f0ef1d0d9a5c036ca9b47da5b734a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">[9-bit] Calibration minus  <a href="group__RTC.html#ga35f0ef1d0d9a5c036ca9b47da5b734a1">More...</a><br /></td></tr>
<tr class="separator:ga35f0ef1d0d9a5c036ca9b47da5b734a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d391e2b6da945c7aa3380ccbc8307b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga2d391e2b6da945c7aa3380ccbc8307b3">RTC_CALM_CALW16</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:ga2d391e2b6da945c7aa3380ccbc8307b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Use a 16-second calibration cycle period  <a href="group__RTC.html#ga2d391e2b6da945c7aa3380ccbc8307b3">More...</a><br /></td></tr>
<tr class="separator:ga2d391e2b6da945c7aa3380ccbc8307b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d9a1c92ce94e068d913d6f7fe652176"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga0d9a1c92ce94e068d913d6f7fe652176">RTC_CALM_CALW8</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:ga0d9a1c92ce94e068d913d6f7fe652176"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Use an 8-second calibration cycle period  <a href="group__RTC.html#ga0d9a1c92ce94e068d913d6f7fe652176">More...</a><br /></td></tr>
<tr class="separator:ga0d9a1c92ce94e068d913d6f7fe652176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66ec48a86eb8426be6656ff83851fea3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga66ec48a86eb8426be6656ff83851fea3">RTC_CALM_CALP</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ga66ec48a86eb8426be6656ff83851fea3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Increase frequency of RTC by 488.5 ppm  <a href="group__RTC.html#ga66ec48a86eb8426be6656ff83851fea3">More...</a><br /></td></tr>
<tr class="separator:ga66ec48a86eb8426be6656ff83851fea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TAFCR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Tamper and Alternate Function Configuration Register </p>
</div></td></tr>
<tr class="memitem:gad06ebd8d904fd4235d22e60f61b08017"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#gad06ebd8d904fd4235d22e60f61b08017">RTC_TAFCT_TAMP1E</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gad06ebd8d904fd4235d22e60f61b08017"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Tamper 1 detection enable  <a href="group__RTC.html#gad06ebd8d904fd4235d22e60f61b08017">More...</a><br /></td></tr>
<tr class="separator:gad06ebd8d904fd4235d22e60f61b08017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ef7e1a9f44f95e4ffa63098d2d20813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga0ef7e1a9f44f95e4ffa63098d2d20813">RTC_TAFCT_TAMP1TRG</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga0ef7e1a9f44f95e4ffa63098d2d20813"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Active level for tamper 1  <a href="group__RTC.html#ga0ef7e1a9f44f95e4ffa63098d2d20813">More...</a><br /></td></tr>
<tr class="separator:ga0ef7e1a9f44f95e4ffa63098d2d20813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8a921f7faf3db213982cf22a1f936e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#gab8a921f7faf3db213982cf22a1f936e7">RTC_TAFCT_TAMPIE</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gab8a921f7faf3db213982cf22a1f936e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Tamper interrupt enable  <a href="group__RTC.html#gab8a921f7faf3db213982cf22a1f936e7">More...</a><br /></td></tr>
<tr class="separator:gab8a921f7faf3db213982cf22a1f936e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6f9a7c2800b4eeff38b27fa6ce84d41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#gab6f9a7c2800b4eeff38b27fa6ce84d41">RTC_TAFCT_TAMPTS</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gab6f9a7c2800b4eeff38b27fa6ce84d41"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Activate timestamp on tamper detection event  <a href="group__RTC.html#gab6f9a7c2800b4eeff38b27fa6ce84d41">More...</a><br /></td></tr>
<tr class="separator:gab6f9a7c2800b4eeff38b27fa6ce84d41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacce2bf6c186f9460bb200b9581e1d8fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#gacce2bf6c186f9460bb200b9581e1d8fc">RTC_TAFCT_TAMPFREQ</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gacce2bf6c186f9460bb200b9581e1d8fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">[3-bit] Tamper sampling frequency  <a href="group__RTC.html#gacce2bf6c186f9460bb200b9581e1d8fc">More...</a><br /></td></tr>
<tr class="separator:gacce2bf6c186f9460bb200b9581e1d8fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga530cfb4f583956d568280e88f5cfa840"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga530cfb4f583956d568280e88f5cfa840">RTC_TAFCT_TAMPFLT</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga530cfb4f583956d568280e88f5cfa840"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Tamper filter count  <a href="group__RTC.html#ga530cfb4f583956d568280e88f5cfa840">More...</a><br /></td></tr>
<tr class="separator:ga530cfb4f583956d568280e88f5cfa840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88738eaee2d2a9aa5bee3a442f344776"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga88738eaee2d2a9aa5bee3a442f344776">RTC_TAFCT_TAMPPRCH</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:ga88738eaee2d2a9aa5bee3a442f344776"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Tamper precharge duration  <a href="group__RTC.html#ga88738eaee2d2a9aa5bee3a442f344776">More...</a><br /></td></tr>
<tr class="separator:ga88738eaee2d2a9aa5bee3a442f344776"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf992278e6966888ed90006d18e2acc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#gacf992278e6966888ed90006d18e2acc3">RTC_TAFCT_TAMPPUDIS</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:gacf992278e6966888ed90006d18e2acc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] TAMPER pull-up disable  <a href="group__RTC.html#gacf992278e6966888ed90006d18e2acc3">More...</a><br /></td></tr>
<tr class="separator:gacf992278e6966888ed90006d18e2acc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35518c1718752b216bd6eabcae521257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga35518c1718752b216bd6eabcae521257">RTC_TAFCT_TAMP1INSEL</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga35518c1718752b216bd6eabcae521257"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] TAMPER1 mapping  <a href="group__RTC.html#ga35518c1718752b216bd6eabcae521257">More...</a><br /></td></tr>
<tr class="separator:ga35518c1718752b216bd6eabcae521257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4732847c9b2b65caa0fb47b03212bfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#gaf4732847c9b2b65caa0fb47b03212bfa">RTC_TAFCT_TSINSEL</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:gaf4732847c9b2b65caa0fb47b03212bfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] TIMESTAMP mapping  <a href="group__RTC.html#gaf4732847c9b2b65caa0fb47b03212bfa">More...</a><br /></td></tr>
<tr class="separator:gaf4732847c9b2b65caa0fb47b03212bfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacae73a7a641704bd13acb11e2ebe3cf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#gacae73a7a641704bd13acb11e2ebe3cf0">RTC_TAFCT_ALARMOUTTYPE</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:gacae73a7a641704bd13acb11e2ebe3cf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] RTC_ALARM output type  <a href="group__RTC.html#gacae73a7a641704bd13acb11e2ebe3cf0">More...</a><br /></td></tr>
<tr class="separator:gacae73a7a641704bd13acb11e2ebe3cf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">ALRMXSSR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Alarm X Sub-Second Register </p>
</div></td></tr>
<tr class="memitem:gad57d561503f532b90a9f3bb6c401bd43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#gad57d561503f532b90a9f3bb6c401bd43">RTC_ALRMxSSR_SS</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gad57d561503f532b90a9f3bb6c401bd43"><td class="mdescLeft">&#160;</td><td class="mdescRight">[15-bit] Sub second value  <a href="group__RTC.html#gad57d561503f532b90a9f3bb6c401bd43">More...</a><br /></td></tr>
<tr class="separator:gad57d561503f532b90a9f3bb6c401bd43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dfb38f29db17251b5c64de8ea6ad6aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__RTC.html#ga6dfb38f29db17251b5c64de8ea6ad6aa">RTC_ALRMxSSR_MASKSS</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga6dfb38f29db17251b5c64de8ea6ad6aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] Mask the most significant bits starting at this bit  <a href="group__RTC.html#ga6dfb38f29db17251b5c64de8ea6ad6aa">More...</a><br /></td></tr>
<tr class="separator:ga6dfb38f29db17251b5c64de8ea6ad6aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">I2SCFGR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>I2S Configuration Register </p>
</div></td></tr>
<tr class="memitem:gae2d104759fed7bce700a8c0297245965"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__I2S.html#gae2d104759fed7bce700a8c0297245965">SPI_I2S_I2SCFGR_CHLEN</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gae2d104759fed7bce700a8c0297245965"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Channel length (bits per audio channel)  <a href="group__SPI__I2S.html#gae2d104759fed7bce700a8c0297245965">More...</a><br /></td></tr>
<tr class="separator:gae2d104759fed7bce700a8c0297245965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga002e92aa2df253956ad3cffa7ce0c9df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__I2S.html#ga002e92aa2df253956ad3cffa7ce0c9df">SPI_I2S_I2SCFGR_DATLEN</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga002e92aa2df253956ad3cffa7ce0c9df"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Data length to be transfered  <a href="group__SPI__I2S.html#ga002e92aa2df253956ad3cffa7ce0c9df">More...</a><br /></td></tr>
<tr class="separator:ga002e92aa2df253956ad3cffa7ce0c9df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8124fd95198e4907251ad7b25d4c827"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__I2S.html#gaf8124fd95198e4907251ad7b25d4c827">SPI_I2S_I2SCFGR_CKPOL</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gaf8124fd95198e4907251ad7b25d4c827"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Steady state clock polarity  <a href="group__SPI__I2S.html#gaf8124fd95198e4907251ad7b25d4c827">More...</a><br /></td></tr>
<tr class="separator:gaf8124fd95198e4907251ad7b25d4c827"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e0637625032e50d1e4ad40b8203a4c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__I2S.html#ga7e0637625032e50d1e4ad40b8203a4c7">SPI_I2S_I2SCFGR_I2SSTD</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga7e0637625032e50d1e4ad40b8203a4c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] I2S standard selection  <a href="group__SPI__I2S.html#ga7e0637625032e50d1e4ad40b8203a4c7">More...</a><br /></td></tr>
<tr class="separator:ga7e0637625032e50d1e4ad40b8203a4c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ba63191541c5634ff066ea6548b5cd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__I2S.html#ga6ba63191541c5634ff066ea6548b5cd6">SPI_I2S_I2SCFGR_PCMSYNC</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga6ba63191541c5634ff066ea6548b5cd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] PCM frame synchronization  <a href="group__SPI__I2S.html#ga6ba63191541c5634ff066ea6548b5cd6">More...</a><br /></td></tr>
<tr class="separator:ga6ba63191541c5634ff066ea6548b5cd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b517910ec7fb5bbdea7ef852595f3c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__I2S.html#ga6b517910ec7fb5bbdea7ef852595f3c3">SPI_I2S_I2SCFGR_I2SCFG</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga6b517910ec7fb5bbdea7ef852595f3c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] I2S configuration mode  <a href="group__SPI__I2S.html#ga6b517910ec7fb5bbdea7ef852595f3c3">More...</a><br /></td></tr>
<tr class="separator:ga6b517910ec7fb5bbdea7ef852595f3c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0db1123df20d6e9d8c77dc4661fbff95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__I2S.html#ga0db1123df20d6e9d8c77dc4661fbff95">SPI_I2S_I2SCFGR_I2SE</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga0db1123df20d6e9d8c77dc4661fbff95"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] I2S enable  <a href="group__SPI__I2S.html#ga0db1123df20d6e9d8c77dc4661fbff95">More...</a><br /></td></tr>
<tr class="separator:ga0db1123df20d6e9d8c77dc4661fbff95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae11b8dee3b890c4b12e2b8b938eba763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__I2S.html#gae11b8dee3b890c4b12e2b8b938eba763">SPI_I2S_I2SCFGR_I2SMOD</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:gae11b8dee3b890c4b12e2b8b938eba763"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] I2S mode selection  <a href="group__SPI__I2S.html#gae11b8dee3b890c4b12e2b8b938eba763">More...</a><br /></td></tr>
<tr class="separator:gae11b8dee3b890c4b12e2b8b938eba763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">I2SPR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>I2S Prescaler Register </p>
</div></td></tr>
<tr class="memitem:gaf54d108c36201e6721b7ee0471efba07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__I2S.html#gaf54d108c36201e6721b7ee0471efba07">SPI_I2S_I2SPR_I2SDIV</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaf54d108c36201e6721b7ee0471efba07"><td class="mdescLeft">&#160;</td><td class="mdescRight">[8-bit] I2S linear prescaler  <a href="group__SPI__I2S.html#gaf54d108c36201e6721b7ee0471efba07">More...</a><br /></td></tr>
<tr class="separator:gaf54d108c36201e6721b7ee0471efba07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7db0b965d6c8b989fe4fc42eca2e11c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__I2S.html#ga7db0b965d6c8b989fe4fc42eca2e11c7">SPI_I2S_I2SPR_ODD</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga7db0b965d6c8b989fe4fc42eca2e11c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Odd factor for the prescaler  <a href="group__SPI__I2S.html#ga7db0b965d6c8b989fe4fc42eca2e11c7">More...</a><br /></td></tr>
<tr class="separator:ga7db0b965d6c8b989fe4fc42eca2e11c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ff47b5013d336106b15d83be356775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__I2S.html#gac1ff47b5013d336106b15d83be356775">SPI_I2S_I2SPR_MCKOE</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:gac1ff47b5013d336106b15d83be356775"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Master clock output enable  <a href="group__SPI__I2S.html#gac1ff47b5013d336106b15d83be356775">More...</a><br /></td></tr>
<tr class="separator:gac1ff47b5013d336106b15d83be356775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">QAR1</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Own Address Register 1 </p>
</div></td></tr>
<tr class="memitem:ga8b7c20c81f79d17921718412b8fca6d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C.html#ga8b7c20c81f79d17921718412b8fca6d7">I2C_OAR1_ADD0</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga8b7c20c81f79d17921718412b8fca6d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Interface address  <a href="group__I2C.html#ga8b7c20c81f79d17921718412b8fca6d7">More...</a><br /></td></tr>
<tr class="separator:ga8b7c20c81f79d17921718412b8fca6d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab461aebe50d3af4070b2c4249fdd5e9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C.html#gab461aebe50d3af4070b2c4249fdd5e9c">I2C_OAR1_ADD71</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gab461aebe50d3af4070b2c4249fdd5e9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[7-bit] Interface address  <a href="group__I2C.html#gab461aebe50d3af4070b2c4249fdd5e9c">More...</a><br /></td></tr>
<tr class="separator:gab461aebe50d3af4070b2c4249fdd5e9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dcf36a908361fc5478347757ab8c1d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C.html#ga9dcf36a908361fc5478347757ab8c1d5">I2C_OAR1_ADD98</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga9dcf36a908361fc5478347757ab8c1d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">[2-bit] Interface address  <a href="group__I2C.html#ga9dcf36a908361fc5478347757ab8c1d5">More...</a><br /></td></tr>
<tr class="separator:ga9dcf36a908361fc5478347757ab8c1d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf27263caadd012c50333eb47eb040f34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C.html#gaf27263caadd012c50333eb47eb040f34">I2C_OAR1_KEEP1</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:gaf27263caadd012c50333eb47eb040f34"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Always set this bit  <a href="group__I2C.html#gaf27263caadd012c50333eb47eb040f34">More...</a><br /></td></tr>
<tr class="separator:gaf27263caadd012c50333eb47eb040f34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d8df80cd27313c896e887aae81fa639"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C.html#ga7d8df80cd27313c896e887aae81fa639">I2C_OAR1_ADDMODE</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ga7d8df80cd27313c896e887aae81fa639"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Addressing mode  <a href="group__I2C.html#ga7d8df80cd27313c896e887aae81fa639">More...</a><br /></td></tr>
<tr class="separator:ga7d8df80cd27313c896e887aae81fa639"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">OAR2</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Own Address Register 2 </p>
</div></td></tr>
<tr class="memitem:gab83ed1ee64439cb2734a708445f37e94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C.html#gab83ed1ee64439cb2734a708445f37e94">I2C_OAR2_ENDUAL</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gab83ed1ee64439cb2734a708445f37e94"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Dual addressing mode enable  <a href="group__I2C.html#gab83ed1ee64439cb2734a708445f37e94">More...</a><br /></td></tr>
<tr class="separator:gab83ed1ee64439cb2734a708445f37e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd3d8fd1de1f16d051efb52dd3d657c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C.html#gadd3d8fd1de1f16d051efb52dd3d657c4">I2C_OAR2_ADD2</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gadd3d8fd1de1f16d051efb52dd3d657c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">[7-bit] Interface address  <a href="group__I2C.html#gadd3d8fd1de1f16d051efb52dd3d657c4">More...</a><br /></td></tr>
<tr class="separator:gadd3d8fd1de1f16d051efb52dd3d657c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SR1</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Status Register 1 </p>
</div></td></tr>
<tr class="memitem:ga6935c920da59d755d0cf834548a70ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C.html#ga6935c920da59d755d0cf834548a70ec4">I2C_SR1_SB</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga6935c920da59d755d0cf834548a70ec4"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Start bit  <a href="group__I2C.html#ga6935c920da59d755d0cf834548a70ec4">More...</a><br /></td></tr>
<tr class="separator:ga6935c920da59d755d0cf834548a70ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3db361a4d9dd84b187085a11d933b45d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C.html#ga3db361a4d9dd84b187085a11d933b45d">I2C_SR1_ADDR</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga3db361a4d9dd84b187085a11d933b45d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Address sent  <a href="group__I2C.html#ga3db361a4d9dd84b187085a11d933b45d">More...</a><br /></td></tr>
<tr class="separator:ga3db361a4d9dd84b187085a11d933b45d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb279f85d78cfe5abd3eeb0b40a65ab1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C.html#gafb279f85d78cfe5abd3eeb0b40a65ab1">I2C_SR1_BTF</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gafb279f85d78cfe5abd3eeb0b40a65ab1"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Byte transfer finished  <a href="group__I2C.html#gafb279f85d78cfe5abd3eeb0b40a65ab1">More...</a><br /></td></tr>
<tr class="separator:gafb279f85d78cfe5abd3eeb0b40a65ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6faaa55a1e48aa7c1f2b69669901445d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C.html#ga6faaa55a1e48aa7c1f2b69669901445d">I2C_SR1_ADD10</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga6faaa55a1e48aa7c1f2b69669901445d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] 10-bit header sent  <a href="group__I2C.html#ga6faaa55a1e48aa7c1f2b69669901445d">More...</a><br /></td></tr>
<tr class="separator:ga6faaa55a1e48aa7c1f2b69669901445d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafcea4cdbe2f6da31566c897fa893a7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C.html#gaafcea4cdbe2f6da31566c897fa893a7c">I2C_SR1_STOPF</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gaafcea4cdbe2f6da31566c897fa893a7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Stop detection  <a href="group__I2C.html#gaafcea4cdbe2f6da31566c897fa893a7c">More...</a><br /></td></tr>
<tr class="separator:gaafcea4cdbe2f6da31566c897fa893a7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6ebe33c992611bc2e25bbb01c1441a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C.html#gaf6ebe33c992611bc2e25bbb01c1441a5">I2C_SR1_RXNE</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gaf6ebe33c992611bc2e25bbb01c1441a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Data register not empty  <a href="group__I2C.html#gaf6ebe33c992611bc2e25bbb01c1441a5">More...</a><br /></td></tr>
<tr class="separator:gaf6ebe33c992611bc2e25bbb01c1441a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdc4da49c163910203255e384591b6f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C.html#gafdc4da49c163910203255e384591b6f7">I2C_SR1_TXE</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gafdc4da49c163910203255e384591b6f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Data register empty  <a href="group__I2C.html#gafdc4da49c163910203255e384591b6f7">More...</a><br /></td></tr>
<tr class="separator:gafdc4da49c163910203255e384591b6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d12990c90ab0757dcfea150ea50b227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C.html#ga1d12990c90ab0757dcfea150ea50b227">I2C_SR1_BERR</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga1d12990c90ab0757dcfea150ea50b227"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Bus error  <a href="group__I2C.html#ga1d12990c90ab0757dcfea150ea50b227">More...</a><br /></td></tr>
<tr class="separator:ga1d12990c90ab0757dcfea150ea50b227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbc52f6ec6172c71d8b026a22c2f69d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C.html#gacbc52f6ec6172c71d8b026a22c2f69d2">I2C_SR1_ARLO</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:gacbc52f6ec6172c71d8b026a22c2f69d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Arbitration lost  <a href="group__I2C.html#gacbc52f6ec6172c71d8b026a22c2f69d2">More...</a><br /></td></tr>
<tr class="separator:gacbc52f6ec6172c71d8b026a22c2f69d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62aa2496d4b3955214a16a7bd998fd88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C.html#ga62aa2496d4b3955214a16a7bd998fd88">I2C_SR1_AF</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga62aa2496d4b3955214a16a7bd998fd88"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Acknowledge failure  <a href="group__I2C.html#ga62aa2496d4b3955214a16a7bd998fd88">More...</a><br /></td></tr>
<tr class="separator:ga62aa2496d4b3955214a16a7bd998fd88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad42d2435d2e64bf710c701c9b17adfb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C.html#gad42d2435d2e64bf710c701c9b17adfb4">I2C_SR1_OVR</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:gad42d2435d2e64bf710c701c9b17adfb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Overrun/Underrun  <a href="group__I2C.html#gad42d2435d2e64bf710c701c9b17adfb4">More...</a><br /></td></tr>
<tr class="separator:gad42d2435d2e64bf710c701c9b17adfb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b2976279024e832e53ad12796a7bb71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C.html#ga4b2976279024e832e53ad12796a7bb71">I2C_SR1_PECERR</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:ga4b2976279024e832e53ad12796a7bb71"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] PEC error in reception  <a href="group__I2C.html#ga4b2976279024e832e53ad12796a7bb71">More...</a><br /></td></tr>
<tr class="separator:ga4b2976279024e832e53ad12796a7bb71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef3a1e4921d7c509d1b639c67882c4c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C.html#gaef3a1e4921d7c509d1b639c67882c4c9">I2C_SR1_TIMEOUT</a>&#160;&#160;&#160;14</td></tr>
<tr class="memdesc:gaef3a1e4921d7c509d1b639c67882c4c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Timeout or TIow error  <a href="group__I2C.html#gaef3a1e4921d7c509d1b639c67882c4c9">More...</a><br /></td></tr>
<tr class="separator:gaef3a1e4921d7c509d1b639c67882c4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8df36c38deb8791d0ac3cb5881298c1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C.html#ga8df36c38deb8791d0ac3cb5881298c1c">I2C_SR1_SMBALERT</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ga8df36c38deb8791d0ac3cb5881298c1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SMBus alert  <a href="group__I2C.html#ga8df36c38deb8791d0ac3cb5881298c1c">More...</a><br /></td></tr>
<tr class="separator:ga8df36c38deb8791d0ac3cb5881298c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SR2</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Status Register 2 </p>
</div></td></tr>
<tr class="memitem:ga75cc361adf0e72e33d6771ebfa17b52d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C.html#ga75cc361adf0e72e33d6771ebfa17b52d">I2C_SR2_MSL</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga75cc361adf0e72e33d6771ebfa17b52d"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Master/Slave  <a href="group__I2C.html#ga75cc361adf0e72e33d6771ebfa17b52d">More...</a><br /></td></tr>
<tr class="separator:ga75cc361adf0e72e33d6771ebfa17b52d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b1e75a82da73ae2873cff1cd27c3179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C.html#ga3b1e75a82da73ae2873cff1cd27c3179">I2C_SR2_BUSY</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga3b1e75a82da73ae2873cff1cd27c3179"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Bus busy  <a href="group__I2C.html#ga3b1e75a82da73ae2873cff1cd27c3179">More...</a><br /></td></tr>
<tr class="separator:ga3b1e75a82da73ae2873cff1cd27c3179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga288b20416b42a79e591aa80d9a690fca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C.html#ga288b20416b42a79e591aa80d9a690fca">I2C_SR2_TRA</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga288b20416b42a79e591aa80d9a690fca"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Transmitter/Receiver  <a href="group__I2C.html#ga288b20416b42a79e591aa80d9a690fca">More...</a><br /></td></tr>
<tr class="separator:ga288b20416b42a79e591aa80d9a690fca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3aeb79cbe04f7ec1e3c2615921c4fab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C.html#gaf3aeb79cbe04f7ec1e3c2615921c4fab">I2C_SR2_GENCALL</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gaf3aeb79cbe04f7ec1e3c2615921c4fab"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] General call address (Slave mode)  <a href="group__I2C.html#gaf3aeb79cbe04f7ec1e3c2615921c4fab">More...</a><br /></td></tr>
<tr class="separator:gaf3aeb79cbe04f7ec1e3c2615921c4fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcf50334903013177a8c6f4e36b8d6fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C.html#gafcf50334903013177a8c6f4e36b8d6fe">I2C_SR2_SMBDEFAULT</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gafcf50334903013177a8c6f4e36b8d6fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] SMBus device default address  <a href="group__I2C.html#gafcf50334903013177a8c6f4e36b8d6fe">More...</a><br /></td></tr>
<tr class="separator:gafcf50334903013177a8c6f4e36b8d6fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79a6a21835e06d9bc48009f4269b7798"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C.html#ga79a6a21835e06d9bc48009f4269b7798">I2C_SR2_DUALF</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga79a6a21835e06d9bc48009f4269b7798"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Dual flag  <a href="group__I2C.html#ga79a6a21835e06d9bc48009f4269b7798">More...</a><br /></td></tr>
<tr class="separator:ga79a6a21835e06d9bc48009f4269b7798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a4fd5d9c9e2593be920d19a5f6ae732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C.html#ga4a4fd5d9c9e2593be920d19a5f6ae732">I2C_SR2_PEC</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga4a4fd5d9c9e2593be920d19a5f6ae732"><td class="mdescLeft">&#160;</td><td class="mdescRight">[8-bit] Packet error checking register  <a href="group__I2C.html#ga4a4fd5d9c9e2593be920d19a5f6ae732">More...</a><br /></td></tr>
<tr class="separator:ga4a4fd5d9c9e2593be920d19a5f6ae732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TRISE</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>TRISE Register </p>
</div></td></tr>
<tr class="memitem:gaff77a39aba630647af62dc7f1a5dc218"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C.html#gaff77a39aba630647af62dc7f1a5dc218">I2C_TRISE_TRISE</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaff77a39aba630647af62dc7f1a5dc218"><td class="mdescLeft">&#160;</td><td class="mdescRight">[6-bit] Maximum rise time in Fm/Sm mode  <a href="group__I2C.html#gaff77a39aba630647af62dc7f1a5dc218">More...</a><br /></td></tr>
<tr class="separator:gaff77a39aba630647af62dc7f1a5dc218"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">FLTR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>FLTR Register </p>
</div></td></tr>
<tr class="memitem:gaffe4c34d459e53d73c92e0a6fd383795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C.html#gaffe4c34d459e53d73c92e0a6fd383795">I2C_FLTR_DNF</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaffe4c34d459e53d73c92e0a6fd383795"><td class="mdescLeft">&#160;</td><td class="mdescRight">[4-bit] Digital noise filter  <a href="group__I2C.html#gaffe4c34d459e53d73c92e0a6fd383795">More...</a><br /></td></tr>
<tr class="separator:gaffe4c34d459e53d73c92e0a6fd383795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f312cebb37d3e5d0a690dc6fda86f32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__I2C.html#ga7f312cebb37d3e5d0a690dc6fda86f32">I2C_FLTR_ANOFF</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga7f312cebb37d3e5d0a690dc6fda86f32"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Analog noise filter off  <a href="group__I2C.html#ga7f312cebb37d3e5d0a690dc6fda86f32">More...</a><br /></td></tr>
<tr class="separator:ga7f312cebb37d3e5d0a690dc6fda86f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">CR3</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Control Register 3 </p>
</div></td></tr>
<tr class="memitem:gaaed1a39c551b1641128f81893ff558d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USART.html#gaaed1a39c551b1641128f81893ff558d0">USART_CR3_EIE</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaaed1a39c551b1641128f81893ff558d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Error interrupt enable  <a href="group__USART.html#gaaed1a39c551b1641128f81893ff558d0">More...</a><br /></td></tr>
<tr class="separator:gaaed1a39c551b1641128f81893ff558d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31c66373bfbae7724c836ac63b8411dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USART.html#ga31c66373bfbae7724c836ac63b8411dd">USART_CR3_IREN</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga31c66373bfbae7724c836ac63b8411dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] IrDA mode enable  <a href="group__USART.html#ga31c66373bfbae7724c836ac63b8411dd">More...</a><br /></td></tr>
<tr class="separator:ga31c66373bfbae7724c836ac63b8411dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22af8d399f1adda62e31186f0309af80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USART.html#ga22af8d399f1adda62e31186f0309af80">USART_CR3_IRLP</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga22af8d399f1adda62e31186f0309af80"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] IrDA low-power  <a href="group__USART.html#ga22af8d399f1adda62e31186f0309af80">More...</a><br /></td></tr>
<tr class="separator:ga22af8d399f1adda62e31186f0309af80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71129810fab0b46d91161a39e3f8d01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USART.html#gac71129810fab0b46d91161a39e3f8d01">USART_CR3_HDSEL</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gac71129810fab0b46d91161a39e3f8d01"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Half-duplex selection  <a href="group__USART.html#gac71129810fab0b46d91161a39e3f8d01">More...</a><br /></td></tr>
<tr class="separator:gac71129810fab0b46d91161a39e3f8d01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f3b70b2ee9ff0b59e952fd7ab04373c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USART.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c">USART_CR3_NACK</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga3f3b70b2ee9ff0b59e952fd7ab04373c"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Smartcard NACK enable  <a href="group__USART.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c">More...</a><br /></td></tr>
<tr class="separator:ga3f3b70b2ee9ff0b59e952fd7ab04373c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9180b9249a26988f71d4bb2b0c3eec27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USART.html#ga9180b9249a26988f71d4bb2b0c3eec27">USART_CR3_SCEN</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga9180b9249a26988f71d4bb2b0c3eec27"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] Smartcard mode enable  <a href="group__USART.html#ga9180b9249a26988f71d4bb2b0c3eec27">More...</a><br /></td></tr>
<tr class="separator:ga9180b9249a26988f71d4bb2b0c3eec27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff130f15493c765353ec2fd605667c5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USART.html#gaff130f15493c765353ec2fd605667c5a">USART_CR3_DMAR</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gaff130f15493c765353ec2fd605667c5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] DMA enable receiver  <a href="group__USART.html#gaff130f15493c765353ec2fd605667c5a">More...</a><br /></td></tr>
<tr class="separator:gaff130f15493c765353ec2fd605667c5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bb515d3814d448f84e2c98bf44f3993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USART.html#ga5bb515d3814d448f84e2c98bf44f3993">USART_CR3_DMAT</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga5bb515d3814d448f84e2c98bf44f3993"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] DMA enable transmitter  <a href="group__USART.html#ga5bb515d3814d448f84e2c98bf44f3993">More...</a><br /></td></tr>
<tr class="separator:ga5bb515d3814d448f84e2c98bf44f3993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c5d6fcd84a4728cda578a0339b4cac2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USART.html#ga7c5d6fcd84a4728cda578a0339b4cac2">USART_CR3_RTSE</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga7c5d6fcd84a4728cda578a0339b4cac2"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] RTS enable  <a href="group__USART.html#ga7c5d6fcd84a4728cda578a0339b4cac2">More...</a><br /></td></tr>
<tr class="separator:ga7c5d6fcd84a4728cda578a0339b4cac2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa125f026b1ca2d76eab48b191baed265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USART.html#gaa125f026b1ca2d76eab48b191baed265">USART_CR3_CTSE</a>&#160;&#160;&#160;9</td></tr>
<tr class="memdesc:gaa125f026b1ca2d76eab48b191baed265"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] CTS enable  <a href="group__USART.html#gaa125f026b1ca2d76eab48b191baed265">More...</a><br /></td></tr>
<tr class="separator:gaa125f026b1ca2d76eab48b191baed265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga636d5ec2e9556949fc68d13ad45a1e90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USART.html#ga636d5ec2e9556949fc68d13ad45a1e90">USART_CR3_CTSIE</a>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:ga636d5ec2e9556949fc68d13ad45a1e90"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] CTS interrupt enable  <a href="group__USART.html#ga636d5ec2e9556949fc68d13ad45a1e90">More...</a><br /></td></tr>
<tr class="separator:ga636d5ec2e9556949fc68d13ad45a1e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a96fb1a7beab602cbc8cb0393593826"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USART.html#ga9a96fb1a7beab602cbc8cb0393593826">USART_CR3_ONEBIT</a>&#160;&#160;&#160;11</td></tr>
<tr class="memdesc:ga9a96fb1a7beab602cbc8cb0393593826"><td class="mdescLeft">&#160;</td><td class="mdescRight">[1-bit] One bit sample method enable  <a href="group__USART.html#ga9a96fb1a7beab602cbc8cb0393593826">More...</a><br /></td></tr>
<tr class="separator:ga9a96fb1a7beab602cbc8cb0393593826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">GTPR</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Guard Time and Prescaler Register </p>
</div></td></tr>
<tr class="memitem:gaa0b423f0f4baf7d510ea70477e5c9203"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USART.html#gaa0b423f0f4baf7d510ea70477e5c9203">USART_GTPR_PSC</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaa0b423f0f4baf7d510ea70477e5c9203"><td class="mdescLeft">&#160;</td><td class="mdescRight">[8-bit] Prescaler value  <a href="group__USART.html#gaa0b423f0f4baf7d510ea70477e5c9203">More...</a><br /></td></tr>
<tr class="separator:gaa0b423f0f4baf7d510ea70477e5c9203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cb83fa8523f246f21eea92f3d3ac258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__USART.html#ga6cb83fa8523f246f21eea92f3d3ac258">USART_GTPR_FT</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga6cb83fa8523f246f21eea92f3d3ac258"><td class="mdescLeft">&#160;</td><td class="mdescRight">[8-bit] Guard time value  <a href="group__USART.html#ga6cb83fa8523f246f21eea92f3d3ac258">More...</a><br /></td></tr>
<tr class="separator:ga6cb83fa8523f246f21eea92f3d3ac258"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a40f3d579936f3e3f0a5b2adcad29170f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40f3d579936f3e3f0a5b2adcad29170f">&#9670;&nbsp;</a></span>TIMx_BDTR_AOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_BDTR_AOE&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6512b02435824e193be748b643624d9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6512b02435824e193be748b643624d9d">&#9670;&nbsp;</a></span>TIMx_BDTR_BKE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_BDTR_BKE&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="acfc2483763bffb2c85711e8698eb494b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfc2483763bffb2c85711e8698eb494b">&#9670;&nbsp;</a></span>TIMx_BDTR_BKP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_BDTR_BKP&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1511f6347400ab8a94124bc0f2f578e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1511f6347400ab8a94124bc0f2f578e8">&#9670;&nbsp;</a></span>TIMx_BDTR_DTG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_BDTR_DTG&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae5b29df6146fbda3d36119950af74377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5b29df6146fbda3d36119950af74377">&#9670;&nbsp;</a></span>TIMx_BDTR_LOCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_BDTR_LOCK&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a15a4e5718f06c52d8f29a8ce33ce19fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15a4e5718f06c52d8f29a8ce33ce19fd">&#9670;&nbsp;</a></span>TIMx_BDTR_MOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_BDTR_MOE&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="adb6790b2900de62c00be796f6df52435"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb6790b2900de62c00be796f6df52435">&#9670;&nbsp;</a></span>TIMx_BDTR_OSSI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_BDTR_OSSI&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa4fd7c56778a888b764efd368c2e35d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4fd7c56778a888b764efd368c2e35d1">&#9670;&nbsp;</a></span>TIMx_BDTR_OSSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_BDTR_OSSR&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a1ff4ab95320d1b29e5682bf032cbf9b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ff4ab95320d1b29e5682bf032cbf9b0">&#9670;&nbsp;</a></span>TIMx_CCER_CC1E</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_CCER_CC1E&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2c114377da9b0cbca65e8efd543aabf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c114377da9b0cbca65e8efd543aabf2">&#9670;&nbsp;</a></span>TIMx_CCER_CC1NE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_CCER_CC1NE&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a435940d3dd9396fdab984ce4a1141264"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a435940d3dd9396fdab984ce4a1141264">&#9670;&nbsp;</a></span>TIMx_CCER_CC1NP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_CCER_CC1NP&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa561400e3609d78545f8470461ff5916"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa561400e3609d78545f8470461ff5916">&#9670;&nbsp;</a></span>TIMx_CCER_CC1P</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_CCER_CC1P&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a2be68d96452512227940fdd1c7225d9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2be68d96452512227940fdd1c7225d9c">&#9670;&nbsp;</a></span>TIMx_CCER_CC2E</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_CCER_CC2E&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a5600345722809718611c931096edb557"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5600345722809718611c931096edb557">&#9670;&nbsp;</a></span>TIMx_CCER_CC2NE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_CCER_CC2NE&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7683d24a25e9cd54d31ef1481e3e052f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7683d24a25e9cd54d31ef1481e3e052f">&#9670;&nbsp;</a></span>TIMx_CCER_CC2NP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_CCER_CC2NP&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a6de4541daff1b3263e31e19c7f011629"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6de4541daff1b3263e31e19c7f011629">&#9670;&nbsp;</a></span>TIMx_CCER_CC2P</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_CCER_CC2P&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4772efb794214000c5a0e81c60c95938"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4772efb794214000c5a0e81c60c95938">&#9670;&nbsp;</a></span>TIMx_CCER_CC3E</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_CCER_CC3E&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="add075daff4cba1b29e7d7bf00c82f7df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add075daff4cba1b29e7d7bf00c82f7df">&#9670;&nbsp;</a></span>TIMx_CCER_CC3NE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_CCER_CC3NE&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a752a5d5e2697e0d4623afe0a9dfe554f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a752a5d5e2697e0d4623afe0a9dfe554f">&#9670;&nbsp;</a></span>TIMx_CCER_CC3NP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_CCER_CC3NP&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a4efc0e593895f5b642c745982e5ae46f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4efc0e593895f5b642c745982e5ae46f">&#9670;&nbsp;</a></span>TIMx_CCER_CC3P</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_CCER_CC3P&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a89225f75720fb4d9e1e3962a3b6d392d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89225f75720fb4d9e1e3962a3b6d392d">&#9670;&nbsp;</a></span>TIMx_CCER_CC4E</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_CCER_CC4E&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ade7eb85932d709284420f7cc5ac7f8c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade7eb85932d709284420f7cc5ac7f8c3">&#9670;&nbsp;</a></span>TIMx_CCER_CC4NP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_CCER_CC4NP&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a592f6693b19d9b1891f7c06af4a8abd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a592f6693b19d9b1891f7c06af4a8abd7">&#9670;&nbsp;</a></span>TIMx_CCER_CC4P</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_CCER_CC4P&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a7a13753d90ef127ebf09fc32212741f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a13753d90ef127ebf09fc32212741f0">&#9670;&nbsp;</a></span>TIMx_DCR_DBA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_DCR_DBA&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a8bc6ae96cb6f5f51ea13215610246d0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bc6ae96cb6f5f51ea13215610246d0b">&#9670;&nbsp;</a></span>TIMx_DCR_DBL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_DCR_DBL&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aae85b0dc0ff691d9feda683de1ef3f17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae85b0dc0ff691d9feda683de1ef3f17">&#9670;&nbsp;</a></span>TIMx_OR_ITR1_RMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_OR_ITR1_RMP&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ae83eea0c3d312f288d22b4348c31a58f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae83eea0c3d312f288d22b4348c31a58f">&#9670;&nbsp;</a></span>TIMx_OR_TI1_RMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_OR_TI1_RMP&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6ae85405ff45f18df2b7b99eeda036d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6ae85405ff45f18df2b7b99eeda036d">&#9670;&nbsp;</a></span>TIMx_OR_TI4_RMP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIMx_OR_TI4_RMP&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
