// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition"

// DATE "06/08/2025 02:22:58"

// 
// Device: Altera 10CL025YU256I7G Package UFBGA256
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module I2C_BH1750 (
	system_clock,
	reset_n,
	I2C_SCLK,
	I2C_SDA,
	I2C_SCLK_Ref,
	I2C_SCLK_Ref_200k,
	presentState_output,
	i2c_clock_cycles_output,
	i2c_bit_count_output,
	sda_out_en_output,
	read_I2C_SDA,
	read_I2C_SCLK,
	counter_last_output,
	ack_bit);
input 	system_clock;
input 	reset_n;
output 	I2C_SCLK;
inout 	I2C_SDA;
output 	I2C_SCLK_Ref;
output 	I2C_SCLK_Ref_200k;
output 	[3:0] presentState_output;
output 	[7:0] i2c_clock_cycles_output;
output 	[7:0] i2c_bit_count_output;
output 	sda_out_en_output;
input 	read_I2C_SDA;
input 	read_I2C_SCLK;
output 	[31:0] counter_last_output;
output 	ack_bit;

// Design Ports Information
// I2C_SCLK	=>  Location: PIN_L16,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// I2C_SCLK_Ref	=>  Location: PIN_E9,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// I2C_SCLK_Ref_200k	=>  Location: PIN_D8,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// presentState_output[0]	=>  Location: PIN_C9,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// presentState_output[1]	=>  Location: PIN_F9,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// presentState_output[2]	=>  Location: PIN_D9,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// presentState_output[3]	=>  Location: PIN_A15,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// i2c_clock_cycles_output[0]	=>  Location: PIN_C8,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// i2c_clock_cycles_output[1]	=>  Location: PIN_C6,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// i2c_clock_cycles_output[2]	=>  Location: PIN_A7,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// i2c_clock_cycles_output[3]	=>  Location: PIN_B7,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// i2c_clock_cycles_output[4]	=>  Location: PIN_A10,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// i2c_clock_cycles_output[5]	=>  Location: PIN_E6,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// i2c_clock_cycles_output[6]	=>  Location: PIN_A3,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// i2c_clock_cycles_output[7]	=>  Location: PIN_B5,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// i2c_bit_count_output[0]	=>  Location: PIN_F8,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// i2c_bit_count_output[1]	=>  Location: PIN_E8,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// i2c_bit_count_output[2]	=>  Location: PIN_B6,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// i2c_bit_count_output[3]	=>  Location: PIN_B10,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// i2c_bit_count_output[4]	=>  Location: PIN_A5,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// i2c_bit_count_output[5]	=>  Location: PIN_A6,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// i2c_bit_count_output[6]	=>  Location: PIN_C14,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// i2c_bit_count_output[7]	=>  Location: PIN_G1,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// sda_out_en_output	=>  Location: PIN_J16,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// read_I2C_SDA	=>  Location: PIN_P1,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// read_I2C_SCLK	=>  Location: PIN_R1,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// counter_last_output[0]	=>  Location: PIN_N16,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// counter_last_output[1]	=>  Location: PIN_P16,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// counter_last_output[2]	=>  Location: PIN_N14,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// counter_last_output[3]	=>  Location: PIN_P15,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// counter_last_output[4]	=>  Location: PIN_R16,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// counter_last_output[5]	=>  Location: PIN_T13,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// counter_last_output[6]	=>  Location: PIN_R10,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// counter_last_output[7]	=>  Location: PIN_M10,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// counter_last_output[8]	=>  Location: PIN_C11,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// counter_last_output[9]	=>  Location: PIN_R13,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// counter_last_output[10]	=>  Location: PIN_M8,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// counter_last_output[11]	=>  Location: PIN_T14,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// counter_last_output[12]	=>  Location: PIN_T10,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// counter_last_output[13]	=>  Location: PIN_P11,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// counter_last_output[14]	=>  Location: PIN_T15,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// counter_last_output[15]	=>  Location: PIN_T6,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// counter_last_output[16]	=>  Location: PIN_T12,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// counter_last_output[17]	=>  Location: PIN_R12,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// counter_last_output[18]	=>  Location: PIN_N9,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// counter_last_output[19]	=>  Location: PIN_P8,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// counter_last_output[20]	=>  Location: PIN_N12,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// counter_last_output[21]	=>  Location: PIN_N8,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// counter_last_output[22]	=>  Location: PIN_T7,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// counter_last_output[23]	=>  Location: PIN_R14,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// counter_last_output[24]	=>  Location: PIN_P14,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// counter_last_output[25]	=>  Location: PIN_L8,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// counter_last_output[26]	=>  Location: PIN_L7,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// counter_last_output[27]	=>  Location: PIN_T11,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// counter_last_output[28]	=>  Location: PIN_R7,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// counter_last_output[29]	=>  Location: PIN_R11,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// counter_last_output[30]	=>  Location: PIN_P9,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// counter_last_output[31]	=>  Location: PIN_N11,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// ack_bit	=>  Location: PIN_N3,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// I2C_SDA	=>  Location: PIN_L13,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// system_clock	=>  Location: PIN_E1,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// reset_n	=>  Location: PIN_E15,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \read_I2C_SDA~input_o ;
wire \read_I2C_SCLK~input_o ;
wire \I2C_SDA~input_o ;
wire \I2C_SDA~output_o ;
wire \I2C_SCLK~output_o ;
wire \I2C_SCLK_Ref~output_o ;
wire \I2C_SCLK_Ref_200k~output_o ;
wire \presentState_output[0]~output_o ;
wire \presentState_output[1]~output_o ;
wire \presentState_output[2]~output_o ;
wire \presentState_output[3]~output_o ;
wire \i2c_clock_cycles_output[0]~output_o ;
wire \i2c_clock_cycles_output[1]~output_o ;
wire \i2c_clock_cycles_output[2]~output_o ;
wire \i2c_clock_cycles_output[3]~output_o ;
wire \i2c_clock_cycles_output[4]~output_o ;
wire \i2c_clock_cycles_output[5]~output_o ;
wire \i2c_clock_cycles_output[6]~output_o ;
wire \i2c_clock_cycles_output[7]~output_o ;
wire \i2c_bit_count_output[0]~output_o ;
wire \i2c_bit_count_output[1]~output_o ;
wire \i2c_bit_count_output[2]~output_o ;
wire \i2c_bit_count_output[3]~output_o ;
wire \i2c_bit_count_output[4]~output_o ;
wire \i2c_bit_count_output[5]~output_o ;
wire \i2c_bit_count_output[6]~output_o ;
wire \i2c_bit_count_output[7]~output_o ;
wire \sda_out_en_output~output_o ;
wire \counter_last_output[0]~output_o ;
wire \counter_last_output[1]~output_o ;
wire \counter_last_output[2]~output_o ;
wire \counter_last_output[3]~output_o ;
wire \counter_last_output[4]~output_o ;
wire \counter_last_output[5]~output_o ;
wire \counter_last_output[6]~output_o ;
wire \counter_last_output[7]~output_o ;
wire \counter_last_output[8]~output_o ;
wire \counter_last_output[9]~output_o ;
wire \counter_last_output[10]~output_o ;
wire \counter_last_output[11]~output_o ;
wire \counter_last_output[12]~output_o ;
wire \counter_last_output[13]~output_o ;
wire \counter_last_output[14]~output_o ;
wire \counter_last_output[15]~output_o ;
wire \counter_last_output[16]~output_o ;
wire \counter_last_output[17]~output_o ;
wire \counter_last_output[18]~output_o ;
wire \counter_last_output[19]~output_o ;
wire \counter_last_output[20]~output_o ;
wire \counter_last_output[21]~output_o ;
wire \counter_last_output[22]~output_o ;
wire \counter_last_output[23]~output_o ;
wire \counter_last_output[24]~output_o ;
wire \counter_last_output[25]~output_o ;
wire \counter_last_output[26]~output_o ;
wire \counter_last_output[27]~output_o ;
wire \counter_last_output[28]~output_o ;
wire \counter_last_output[29]~output_o ;
wire \counter_last_output[30]~output_o ;
wire \counter_last_output[31]~output_o ;
wire \ack_bit~output_o ;
wire \system_clock~input_o ;
wire \system_clock~inputclkctrl_outclk ;
wire \Add1~17 ;
wire \Add1~18_combout ;
wire \Add1~19 ;
wire \Add1~20_combout ;
wire \Add1~21 ;
wire \Add1~22_combout ;
wire \Add1~23 ;
wire \Add1~24_combout ;
wire \Add1~25 ;
wire \Add1~26_combout ;
wire \Add1~27 ;
wire \Add1~28_combout ;
wire \Add1~29 ;
wire \Add1~30_combout ;
wire \Add1~31 ;
wire \Add1~32_combout ;
wire \Add1~33 ;
wire \Add1~34_combout ;
wire \Add1~35 ;
wire \Add1~36_combout ;
wire \Add1~37 ;
wire \Add1~38_combout ;
wire \Add1~39 ;
wire \Add1~40_combout ;
wire \Add1~41 ;
wire \Add1~42_combout ;
wire \Add1~43 ;
wire \Add1~44_combout ;
wire \Add1~45 ;
wire \Add1~46_combout ;
wire \Add1~47 ;
wire \Add1~48_combout ;
wire \Add1~49 ;
wire \Add1~50_combout ;
wire \Add1~51 ;
wire \Add1~52_combout ;
wire \Add1~53 ;
wire \Add1~54_combout ;
wire \Add1~55 ;
wire \Add1~56_combout ;
wire \Add1~57 ;
wire \Add1~58_combout ;
wire \Add1~59 ;
wire \Add1~60_combout ;
wire \Equal1~8_combout ;
wire \Equal1~5_combout ;
wire \Equal1~6_combout ;
wire \Equal1~7_combout ;
wire \Equal1~9_combout ;
wire \Add0~0_combout ;
wire \Add1~0_combout ;
wire \count_2~0_combout ;
wire \Add1~1 ;
wire \Add1~2_combout ;
wire \Add1~3 ;
wire \Add1~4_combout ;
wire \count_2~1_combout ;
wire \Add1~5 ;
wire \Add1~6_combout ;
wire \count_2~2_combout ;
wire \Add1~7 ;
wire \Add1~8_combout ;
wire \count_2~3_combout ;
wire \Add1~9 ;
wire \Add1~10_combout ;
wire \count_2~4_combout ;
wire \Add1~11 ;
wire \Add1~12_combout ;
wire \count_2~5_combout ;
wire \Add1~13 ;
wire \Add1~14_combout ;
wire \Add1~15 ;
wire \Add1~16_combout ;
wire \Equal1~2_combout ;
wire \Equal1~1_combout ;
wire \Equal1~0_combout ;
wire \Equal1~3_combout ;
wire \Equal1~4_combout ;
wire \i2c_sclk_local_200khz~0_combout ;
wire \i2c_sclk_local_200khz~feeder_combout ;
wire \i2c_sclk_local_200khz~q ;
wire \i2c_sclk_local_200khz~clkctrl_outclk ;
wire \i2c_clock_cycles[0]~0_combout ;
wire \Add2~6_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout ;
wire \Add2~0_combout ;
wire \Add2~1_combout ;
wire \Add2~2_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[50]~12_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[50]~17_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[54]~15_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[54]~6_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[53]~16_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[53]~7_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[52]~8_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[51]~10_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1 ;
wire \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3 ;
wire \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ;
wire \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout ;
wire \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout ;
wire \Selector4~1_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9 ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[50]~17_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[50]~12_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~14_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[49]~14_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ;
wire \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[54]~15_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[54]~6_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[53]~16_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[53]~7_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[52]~8_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[52]~9_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[51]~10_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[51]~11_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ;
wire \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ;
wire \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7 ;
wire \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9 ;
wire \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11_cout ;
wire \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout ;
wire \Selector4~0_combout ;
wire \Selector4~2_combout ;
wire \Add2~5_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[51]~11_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout ;
wire \Selector3~0_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ;
wire \Selector3~1_combout ;
wire \Selector3~2_combout ;
wire \Add2~3_combout ;
wire \Add2~4_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[52]~9_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout ;
wire \Selector2~1_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout ;
wire \Selector2~0_combout ;
wire \Selector2~2_combout ;
wire \Equal3~0_combout ;
wire \Equal3~1_combout ;
wire \reset_n~input_o ;
wire \presentState.RESET~q ;
wire \presentState~28_combout ;
wire \presentState.WAIT_RDWR~q ;
wire \presentState~26_combout ;
wire \presentState.START_WR~feeder_combout ;
wire \presentState.START_WR~q ;
wire \presentState~30_combout ;
wire \presentState.START_WR_READY~q ;
wire \presentState~25_combout ;
wire \presentState.START_WR_STABLE~q ;
wire \Selector7~0_combout ;
wire \presentState.WRITE~q ;
wire \WideOr7~0_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[49]~13_combout ;
wire \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ;
wire \Selector5~1_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[49]~13_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~14_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[49]~14_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout ;
wire \Selector5~0_combout ;
wire \Selector5~2_combout ;
wire \Selector11~0_combout ;
wire \Equal5~0_combout ;
wire \presentState~27_combout ;
wire \presentState.STOP_WR~q ;
wire \presentState~32_combout ;
wire \presentState.STOP_WR_READY~q ;
wire \presentState~24_combout ;
wire \presentState.STOP_WR_STABLE~q ;
wire \presentState~29_combout ;
wire \presentState.STOP_READ~q ;
wire \presentState~23_combout ;
wire \presentState.STOP_READ_READY~q ;
wire \counter_last[0]~32_combout ;
wire \Equal6~11_combout ;
wire \counter_last[14]~61 ;
wire \counter_last[15]~62_combout ;
wire \counter_last[15]~63 ;
wire \counter_last[16]~64_combout ;
wire \counter_last[16]~65 ;
wire \counter_last[17]~66_combout ;
wire \counter_last[17]~67 ;
wire \counter_last[18]~68_combout ;
wire \counter_last[18]~69 ;
wire \counter_last[19]~70_combout ;
wire \counter_last[19]~71 ;
wire \counter_last[20]~72_combout ;
wire \counter_last[20]~73 ;
wire \counter_last[21]~74_combout ;
wire \counter_last[21]~75 ;
wire \counter_last[22]~76_combout ;
wire \counter_last[22]~77 ;
wire \counter_last[23]~78_combout ;
wire \counter_last[23]~79 ;
wire \counter_last[24]~80_combout ;
wire \counter_last[24]~81 ;
wire \counter_last[25]~82_combout ;
wire \counter_last[25]~83 ;
wire \counter_last[26]~84_combout ;
wire \Equal6~3_combout ;
wire \counter_last[26]~85 ;
wire \counter_last[27]~86_combout ;
wire \counter_last[27]~87 ;
wire \counter_last[28]~88_combout ;
wire \counter_last[28]~89 ;
wire \counter_last[29]~90_combout ;
wire \counter_last[29]~91 ;
wire \counter_last[30]~92_combout ;
wire \counter_last[30]~93 ;
wire \counter_last[31]~94_combout ;
wire \Equal6~4_combout ;
wire \Equal6~1_combout ;
wire \Equal6~0_combout ;
wire \Equal6~2_combout ;
wire \Equal6~5_combout ;
wire \LessThan3~0_combout ;
wire \LessThan3~1_combout ;
wire \LessThan3~2_combout ;
wire \counter_last[0]~33 ;
wire \counter_last[1]~34_combout ;
wire \counter_last[1]~35 ;
wire \counter_last[2]~36_combout ;
wire \counter_last[2]~37 ;
wire \counter_last[3]~38_combout ;
wire \counter_last[3]~39 ;
wire \counter_last[4]~40_combout ;
wire \counter_last[4]~41 ;
wire \counter_last[5]~42_combout ;
wire \counter_last[5]~43 ;
wire \counter_last[6]~44_combout ;
wire \counter_last[6]~45 ;
wire \counter_last[7]~46_combout ;
wire \counter_last[7]~47 ;
wire \counter_last[8]~48_combout ;
wire \counter_last[8]~49 ;
wire \counter_last[9]~50_combout ;
wire \counter_last[9]~51 ;
wire \counter_last[10]~52_combout ;
wire \counter_last[10]~53 ;
wire \counter_last[11]~54_combout ;
wire \counter_last[11]~55 ;
wire \counter_last[12]~56_combout ;
wire \counter_last[12]~57 ;
wire \counter_last[13]~58_combout ;
wire \counter_last[13]~59 ;
wire \counter_last[14]~60_combout ;
wire \Equal6~8_combout ;
wire \Equal6~9_combout ;
wire \Equal6~6_combout ;
wire \Equal6~7_combout ;
wire \Equal6~10_combout ;
wire \Selector10~0_combout ;
wire \presentState.STOP_READ_STABLE~q ;
wire \Selector8~0_combout ;
wire \presentState.START_READ~q ;
wire \presentState~22_combout ;
wire \presentState.START_READ_READY~q ;
wire \presentState~31_combout ;
wire \presentState.START_READ_STABLE~q ;
wire \Selector9~0_combout ;
wire \presentState.READ~q ;
wire \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ;
wire \Selector1~1_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout ;
wire \Selector1~0_combout ;
wire \Selector1~2_combout ;
wire \Selector11~2_combout ;
wire \Selector11~3_combout ;
wire \Selector14~0_combout ;
wire \Selector12~0_combout ;
wire \Selector11~4_combout ;
wire \Selector11~1_combout ;
wire \Selector11~5_combout ;
wire \Selector16~3_combout ;
wire \Selector16~4_combout ;
wire \Selector16~0_combout ;
wire \Selector16~1_combout ;
wire \WideOr1~0_combout ;
wire \Selector16~2_combout ;
wire \Selector16~5_combout ;
wire \i2c_sda_state~combout ;
wire \sda_out_en~2_combout ;
wire \sda_out_en~3_combout ;
wire \sda_out_en~4_combout ;
wire \sda_out_en~5_combout ;
wire \WideOr14~1_combout ;
wire \Selector0~0_combout ;
wire \WideOr15~0_combout ;
wire \WideOr12~0_combout ;
wire \Selector0~1_combout ;
wire \Selector0~2_combout ;
wire \i2c_sclk_local_output~q ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \count~0_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \count~1_combout ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \count~2_combout ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \count~3_combout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \count~4_combout ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \count~5_combout ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \Add0~19 ;
wire \Add0~20_combout ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \Add0~23 ;
wire \Add0~24_combout ;
wire \Add0~25 ;
wire \Add0~26_combout ;
wire \Add0~27 ;
wire \Add0~28_combout ;
wire \Add0~29 ;
wire \Add0~30_combout ;
wire \Equal0~4_combout ;
wire \Add0~31 ;
wire \Add0~32_combout ;
wire \Add0~33 ;
wire \Add0~34_combout ;
wire \Add0~35 ;
wire \Add0~36_combout ;
wire \Add0~37 ;
wire \Add0~38_combout ;
wire \Add0~39 ;
wire \Add0~40_combout ;
wire \Add0~41 ;
wire \Add0~42_combout ;
wire \Add0~43 ;
wire \Add0~44_combout ;
wire \Add0~45 ;
wire \Add0~46_combout ;
wire \Add0~47 ;
wire \Add0~48_combout ;
wire \Add0~49 ;
wire \Add0~50_combout ;
wire \Add0~51 ;
wire \Add0~52_combout ;
wire \Add0~53 ;
wire \Add0~54_combout ;
wire \Equal0~7_combout ;
wire \Equal0~6_combout ;
wire \Add0~55 ;
wire \Add0~56_combout ;
wire \Add0~57 ;
wire \Add0~58_combout ;
wire \Add0~59 ;
wire \Add0~60_combout ;
wire \Add0~61 ;
wire \Add0~62_combout ;
wire \Equal0~8_combout ;
wire \Equal0~5_combout ;
wire \Equal0~9_combout ;
wire \Equal0~3_combout ;
wire \Equal0~1_combout ;
wire \Equal0~0_combout ;
wire \Equal0~2_combout ;
wire \Equal0~10_combout ;
wire \i2c_sclk_local~0_combout ;
wire \i2c_sclk_local~q ;
wire \WideOr14~0_combout ;
wire \WideOr15~combout ;
wire \WideOr14~combout ;
wire \WideOr13~0_combout ;
wire \WideOr13~combout ;
wire \WideOr12~combout ;
wire [31:0] counter_last;
wire [7:0] i2c_clock_cycles;
wire [31:0] count;
wire [31:0] count_2;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X53_Y10_N16
cyclone10lp_io_obuf \I2C_SDA~output (
	.i(\i2c_sda_state~combout ),
	.oe(\sda_out_en~5_combout ),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I2C_SDA~output_o ),
	.obar());
// synopsys translate_off
defparam \I2C_SDA~output .bus_hold = "false";
defparam \I2C_SDA~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y11_N9
cyclone10lp_io_obuf \I2C_SCLK~output (
	.i(!\i2c_sclk_local_output~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I2C_SCLK~output_o ),
	.obar());
// synopsys translate_off
defparam \I2C_SCLK~output .bus_hold = "false";
defparam \I2C_SCLK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y34_N16
cyclone10lp_io_obuf \I2C_SCLK_Ref~output (
	.i(!\i2c_sclk_local~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I2C_SCLK_Ref~output_o ),
	.obar());
// synopsys translate_off
defparam \I2C_SCLK_Ref~output .bus_hold = "false";
defparam \I2C_SCLK_Ref~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N23
cyclone10lp_io_obuf \I2C_SCLK_Ref_200k~output (
	.i(!\i2c_sclk_local_200khz~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\I2C_SCLK_Ref_200k~output_o ),
	.obar());
// synopsys translate_off
defparam \I2C_SCLK_Ref_200k~output .bus_hold = "false";
defparam \I2C_SCLK_Ref_200k~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N2
cyclone10lp_io_obuf \presentState_output[0]~output (
	.i(!\WideOr15~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\presentState_output[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \presentState_output[0]~output .bus_hold = "false";
defparam \presentState_output[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N2
cyclone10lp_io_obuf \presentState_output[1]~output (
	.i(!\WideOr14~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\presentState_output[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \presentState_output[1]~output .bus_hold = "false";
defparam \presentState_output[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y34_N9
cyclone10lp_io_obuf \presentState_output[2]~output (
	.i(!\WideOr13~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\presentState_output[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \presentState_output[2]~output .bus_hold = "false";
defparam \presentState_output[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N16
cyclone10lp_io_obuf \presentState_output[3]~output (
	.i(!\WideOr12~combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\presentState_output[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \presentState_output[3]~output .bus_hold = "false";
defparam \presentState_output[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y34_N16
cyclone10lp_io_obuf \i2c_clock_cycles_output[0]~output (
	.i(i2c_clock_cycles[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i2c_clock_cycles_output[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \i2c_clock_cycles_output[0]~output .bus_hold = "false";
defparam \i2c_clock_cycles_output[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N23
cyclone10lp_io_obuf \i2c_clock_cycles_output[1]~output (
	.i(i2c_clock_cycles[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i2c_clock_cycles_output[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \i2c_clock_cycles_output[1]~output .bus_hold = "false";
defparam \i2c_clock_cycles_output[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N23
cyclone10lp_io_obuf \i2c_clock_cycles_output[2]~output (
	.i(i2c_clock_cycles[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i2c_clock_cycles_output[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \i2c_clock_cycles_output[2]~output .bus_hold = "false";
defparam \i2c_clock_cycles_output[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y34_N2
cyclone10lp_io_obuf \i2c_clock_cycles_output[3]~output (
	.i(i2c_clock_cycles[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i2c_clock_cycles_output[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \i2c_clock_cycles_output[3]~output .bus_hold = "false";
defparam \i2c_clock_cycles_output[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N9
cyclone10lp_io_obuf \i2c_clock_cycles_output[4]~output (
	.i(i2c_clock_cycles[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i2c_clock_cycles_output[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \i2c_clock_cycles_output[4]~output .bus_hold = "false";
defparam \i2c_clock_cycles_output[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N16
cyclone10lp_io_obuf \i2c_clock_cycles_output[5]~output (
	.i(i2c_clock_cycles[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i2c_clock_cycles_output[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \i2c_clock_cycles_output[5]~output .bus_hold = "false";
defparam \i2c_clock_cycles_output[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y34_N16
cyclone10lp_io_obuf \i2c_clock_cycles_output[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i2c_clock_cycles_output[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \i2c_clock_cycles_output[6]~output .bus_hold = "false";
defparam \i2c_clock_cycles_output[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y34_N2
cyclone10lp_io_obuf \i2c_clock_cycles_output[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i2c_clock_cycles_output[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \i2c_clock_cycles_output[7]~output .bus_hold = "false";
defparam \i2c_clock_cycles_output[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N16
cyclone10lp_io_obuf \i2c_bit_count_output[0]~output (
	.i(i2c_clock_cycles[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i2c_bit_count_output[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \i2c_bit_count_output[0]~output .bus_hold = "false";
defparam \i2c_bit_count_output[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y34_N9
cyclone10lp_io_obuf \i2c_bit_count_output[1]~output (
	.i(i2c_clock_cycles[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i2c_bit_count_output[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \i2c_bit_count_output[1]~output .bus_hold = "false";
defparam \i2c_bit_count_output[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N9
cyclone10lp_io_obuf \i2c_bit_count_output[2]~output (
	.i(i2c_clock_cycles[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i2c_bit_count_output[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \i2c_bit_count_output[2]~output .bus_hold = "false";
defparam \i2c_bit_count_output[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y34_N16
cyclone10lp_io_obuf \i2c_bit_count_output[3]~output (
	.i(i2c_clock_cycles[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i2c_bit_count_output[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \i2c_bit_count_output[3]~output .bus_hold = "false";
defparam \i2c_bit_count_output[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y34_N23
cyclone10lp_io_obuf \i2c_bit_count_output[4]~output (
	.i(i2c_clock_cycles[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i2c_bit_count_output[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \i2c_bit_count_output[4]~output .bus_hold = "false";
defparam \i2c_bit_count_output[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y34_N2
cyclone10lp_io_obuf \i2c_bit_count_output[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i2c_bit_count_output[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \i2c_bit_count_output[5]~output .bus_hold = "false";
defparam \i2c_bit_count_output[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N2
cyclone10lp_io_obuf \i2c_bit_count_output[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i2c_bit_count_output[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \i2c_bit_count_output[6]~output .bus_hold = "false";
defparam \i2c_bit_count_output[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y23_N23
cyclone10lp_io_obuf \i2c_bit_count_output[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\i2c_bit_count_output[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \i2c_bit_count_output[7]~output .bus_hold = "false";
defparam \i2c_bit_count_output[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y14_N9
cyclone10lp_io_obuf \sda_out_en_output~output (
	.i(\sda_out_en~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\sda_out_en_output~output_o ),
	.obar());
// synopsys translate_off
defparam \sda_out_en_output~output .bus_hold = "false";
defparam \sda_out_en_output~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y9_N23
cyclone10lp_io_obuf \counter_last_output[0]~output (
	.i(counter_last[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\counter_last_output[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \counter_last_output[0]~output .bus_hold = "false";
defparam \counter_last_output[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y7_N9
cyclone10lp_io_obuf \counter_last_output[1]~output (
	.i(counter_last[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\counter_last_output[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \counter_last_output[1]~output .bus_hold = "false";
defparam \counter_last_output[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N23
cyclone10lp_io_obuf \counter_last_output[2]~output (
	.i(counter_last[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\counter_last_output[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \counter_last_output[2]~output .bus_hold = "false";
defparam \counter_last_output[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y6_N16
cyclone10lp_io_obuf \counter_last_output[3]~output (
	.i(counter_last[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\counter_last_output[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \counter_last_output[3]~output .bus_hold = "false";
defparam \counter_last_output[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X53_Y8_N23
cyclone10lp_io_obuf \counter_last_output[4]~output (
	.i(counter_last[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\counter_last_output[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \counter_last_output[4]~output .bus_hold = "false";
defparam \counter_last_output[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cyclone10lp_io_obuf \counter_last_output[5]~output (
	.i(counter_last[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\counter_last_output[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \counter_last_output[5]~output .bus_hold = "false";
defparam \counter_last_output[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N23
cyclone10lp_io_obuf \counter_last_output[6]~output (
	.i(counter_last[6]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\counter_last_output[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \counter_last_output[6]~output .bus_hold = "false";
defparam \counter_last_output[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N23
cyclone10lp_io_obuf \counter_last_output[7]~output (
	.i(counter_last[7]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\counter_last_output[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \counter_last_output[7]~output .bus_hold = "false";
defparam \counter_last_output[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N2
cyclone10lp_io_obuf \counter_last_output[8]~output (
	.i(counter_last[8]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\counter_last_output[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \counter_last_output[8]~output .bus_hold = "false";
defparam \counter_last_output[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N23
cyclone10lp_io_obuf \counter_last_output[9]~output (
	.i(counter_last[9]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\counter_last_output[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \counter_last_output[9]~output .bus_hold = "false";
defparam \counter_last_output[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N9
cyclone10lp_io_obuf \counter_last_output[10]~output (
	.i(counter_last[10]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\counter_last_output[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \counter_last_output[10]~output .bus_hold = "false";
defparam \counter_last_output[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cyclone10lp_io_obuf \counter_last_output[11]~output (
	.i(counter_last[11]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\counter_last_output[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \counter_last_output[11]~output .bus_hold = "false";
defparam \counter_last_output[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N16
cyclone10lp_io_obuf \counter_last_output[12]~output (
	.i(counter_last[12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\counter_last_output[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \counter_last_output[12]~output .bus_hold = "false";
defparam \counter_last_output[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclone10lp_io_obuf \counter_last_output[13]~output (
	.i(counter_last[13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\counter_last_output[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \counter_last_output[13]~output .bus_hold = "false";
defparam \counter_last_output[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cyclone10lp_io_obuf \counter_last_output[14]~output (
	.i(counter_last[14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\counter_last_output[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \counter_last_output[14]~output .bus_hold = "false";
defparam \counter_last_output[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclone10lp_io_obuf \counter_last_output[15]~output (
	.i(counter_last[15]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\counter_last_output[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \counter_last_output[15]~output .bus_hold = "false";
defparam \counter_last_output[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N9
cyclone10lp_io_obuf \counter_last_output[16]~output (
	.i(counter_last[16]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\counter_last_output[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \counter_last_output[16]~output .bus_hold = "false";
defparam \counter_last_output[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N16
cyclone10lp_io_obuf \counter_last_output[17]~output (
	.i(counter_last[17]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\counter_last_output[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \counter_last_output[17]~output .bus_hold = "false";
defparam \counter_last_output[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclone10lp_io_obuf \counter_last_output[18]~output (
	.i(counter_last[18]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\counter_last_output[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \counter_last_output[18]~output .bus_hold = "false";
defparam \counter_last_output[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N16
cyclone10lp_io_obuf \counter_last_output[19]~output (
	.i(counter_last[19]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\counter_last_output[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \counter_last_output[19]~output .bus_hold = "false";
defparam \counter_last_output[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N23
cyclone10lp_io_obuf \counter_last_output[20]~output (
	.i(counter_last[20]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\counter_last_output[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \counter_last_output[20]~output .bus_hold = "false";
defparam \counter_last_output[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclone10lp_io_obuf \counter_last_output[21]~output (
	.i(counter_last[21]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\counter_last_output[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \counter_last_output[21]~output .bus_hold = "false";
defparam \counter_last_output[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N23
cyclone10lp_io_obuf \counter_last_output[22]~output (
	.i(counter_last[22]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\counter_last_output[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \counter_last_output[22]~output .bus_hold = "false";
defparam \counter_last_output[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cyclone10lp_io_obuf \counter_last_output[23]~output (
	.i(counter_last[23]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\counter_last_output[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \counter_last_output[23]~output .bus_hold = "false";
defparam \counter_last_output[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cyclone10lp_io_obuf \counter_last_output[24]~output (
	.i(counter_last[24]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\counter_last_output[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \counter_last_output[24]~output .bus_hold = "false";
defparam \counter_last_output[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N9
cyclone10lp_io_obuf \counter_last_output[25]~output (
	.i(counter_last[25]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\counter_last_output[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \counter_last_output[25]~output .bus_hold = "false";
defparam \counter_last_output[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N23
cyclone10lp_io_obuf \counter_last_output[26]~output (
	.i(counter_last[26]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\counter_last_output[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \counter_last_output[26]~output .bus_hold = "false";
defparam \counter_last_output[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N23
cyclone10lp_io_obuf \counter_last_output[27]~output (
	.i(counter_last[27]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\counter_last_output[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \counter_last_output[27]~output .bus_hold = "false";
defparam \counter_last_output[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N16
cyclone10lp_io_obuf \counter_last_output[28]~output (
	.i(counter_last[28]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\counter_last_output[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \counter_last_output[28]~output .bus_hold = "false";
defparam \counter_last_output[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N2
cyclone10lp_io_obuf \counter_last_output[29]~output (
	.i(counter_last[29]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\counter_last_output[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \counter_last_output[29]~output .bus_hold = "false";
defparam \counter_last_output[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N9
cyclone10lp_io_obuf \counter_last_output[30]~output (
	.i(counter_last[30]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\counter_last_output[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \counter_last_output[30]~output .bus_hold = "false";
defparam \counter_last_output[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N16
cyclone10lp_io_obuf \counter_last_output[31]~output (
	.i(counter_last[31]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\counter_last_output[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \counter_last_output[31]~output .bus_hold = "false";
defparam \counter_last_output[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X1_Y0_N23
cyclone10lp_io_obuf \ack_bit~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ack_bit~output_o ),
	.obar());
// synopsys translate_off
defparam \ack_bit~output .bus_hold = "false";
defparam \ack_bit~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cyclone10lp_io_ibuf \system_clock~input (
	.i(system_clock),
	.ibar(gnd),
	.o(\system_clock~input_o ));
// synopsys translate_off
defparam \system_clock~input .bus_hold = "false";
defparam \system_clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cyclone10lp_clkctrl \system_clock~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\system_clock~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\system_clock~inputclkctrl_outclk ));
// synopsys translate_off
defparam \system_clock~inputclkctrl .clock_type = "global clock";
defparam \system_clock~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N18
cyclone10lp_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = (count_2[9] & (\Add1~15  $ (GND))) # (!count_2[9] & (!\Add1~15  & VCC))
// \Add1~17  = CARRY((count_2[9] & !\Add1~15 ))

	.dataa(gnd),
	.datab(count_2[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~15 ),
	.combout(\Add1~16_combout ),
	.cout(\Add1~17 ));
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'hC30C;
defparam \Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N20
cyclone10lp_lcell_comb \Add1~18 (
// Equation(s):
// \Add1~18_combout  = (count_2[10] & (!\Add1~17 )) # (!count_2[10] & ((\Add1~17 ) # (GND)))
// \Add1~19  = CARRY((!\Add1~17 ) # (!count_2[10]))

	.dataa(gnd),
	.datab(count_2[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~17 ),
	.combout(\Add1~18_combout ),
	.cout(\Add1~19 ));
// synopsys translate_off
defparam \Add1~18 .lut_mask = 16'h3C3F;
defparam \Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y20_N21
dffeas \count_2[10] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add1~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_2[10]),
	.prn(vcc));
// synopsys translate_off
defparam \count_2[10] .is_wysiwyg = "true";
defparam \count_2[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N22
cyclone10lp_lcell_comb \Add1~20 (
// Equation(s):
// \Add1~20_combout  = (count_2[11] & (\Add1~19  $ (GND))) # (!count_2[11] & (!\Add1~19  & VCC))
// \Add1~21  = CARRY((count_2[11] & !\Add1~19 ))

	.dataa(count_2[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~19 ),
	.combout(\Add1~20_combout ),
	.cout(\Add1~21 ));
// synopsys translate_off
defparam \Add1~20 .lut_mask = 16'hA50A;
defparam \Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y20_N23
dffeas \count_2[11] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add1~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_2[11]),
	.prn(vcc));
// synopsys translate_off
defparam \count_2[11] .is_wysiwyg = "true";
defparam \count_2[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N24
cyclone10lp_lcell_comb \Add1~22 (
// Equation(s):
// \Add1~22_combout  = (count_2[12] & (!\Add1~21 )) # (!count_2[12] & ((\Add1~21 ) # (GND)))
// \Add1~23  = CARRY((!\Add1~21 ) # (!count_2[12]))

	.dataa(gnd),
	.datab(count_2[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~21 ),
	.combout(\Add1~22_combout ),
	.cout(\Add1~23 ));
// synopsys translate_off
defparam \Add1~22 .lut_mask = 16'h3C3F;
defparam \Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y20_N25
dffeas \count_2[12] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add1~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_2[12]),
	.prn(vcc));
// synopsys translate_off
defparam \count_2[12] .is_wysiwyg = "true";
defparam \count_2[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N26
cyclone10lp_lcell_comb \Add1~24 (
// Equation(s):
// \Add1~24_combout  = (count_2[13] & (\Add1~23  $ (GND))) # (!count_2[13] & (!\Add1~23  & VCC))
// \Add1~25  = CARRY((count_2[13] & !\Add1~23 ))

	.dataa(count_2[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~23 ),
	.combout(\Add1~24_combout ),
	.cout(\Add1~25 ));
// synopsys translate_off
defparam \Add1~24 .lut_mask = 16'hA50A;
defparam \Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y20_N27
dffeas \count_2[13] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add1~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_2[13]),
	.prn(vcc));
// synopsys translate_off
defparam \count_2[13] .is_wysiwyg = "true";
defparam \count_2[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N28
cyclone10lp_lcell_comb \Add1~26 (
// Equation(s):
// \Add1~26_combout  = (count_2[14] & (!\Add1~25 )) # (!count_2[14] & ((\Add1~25 ) # (GND)))
// \Add1~27  = CARRY((!\Add1~25 ) # (!count_2[14]))

	.dataa(gnd),
	.datab(count_2[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~25 ),
	.combout(\Add1~26_combout ),
	.cout(\Add1~27 ));
// synopsys translate_off
defparam \Add1~26 .lut_mask = 16'h3C3F;
defparam \Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y20_N29
dffeas \count_2[14] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add1~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_2[14]),
	.prn(vcc));
// synopsys translate_off
defparam \count_2[14] .is_wysiwyg = "true";
defparam \count_2[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N30
cyclone10lp_lcell_comb \Add1~28 (
// Equation(s):
// \Add1~28_combout  = (count_2[15] & (\Add1~27  $ (GND))) # (!count_2[15] & (!\Add1~27  & VCC))
// \Add1~29  = CARRY((count_2[15] & !\Add1~27 ))

	.dataa(count_2[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~27 ),
	.combout(\Add1~28_combout ),
	.cout(\Add1~29 ));
// synopsys translate_off
defparam \Add1~28 .lut_mask = 16'hA50A;
defparam \Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y20_N31
dffeas \count_2[15] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add1~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_2[15]),
	.prn(vcc));
// synopsys translate_off
defparam \count_2[15] .is_wysiwyg = "true";
defparam \count_2[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N0
cyclone10lp_lcell_comb \Add1~30 (
// Equation(s):
// \Add1~30_combout  = (count_2[16] & (!\Add1~29 )) # (!count_2[16] & ((\Add1~29 ) # (GND)))
// \Add1~31  = CARRY((!\Add1~29 ) # (!count_2[16]))

	.dataa(gnd),
	.datab(count_2[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~29 ),
	.combout(\Add1~30_combout ),
	.cout(\Add1~31 ));
// synopsys translate_off
defparam \Add1~30 .lut_mask = 16'h3C3F;
defparam \Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y19_N1
dffeas \count_2[16] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add1~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_2[16]),
	.prn(vcc));
// synopsys translate_off
defparam \count_2[16] .is_wysiwyg = "true";
defparam \count_2[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N2
cyclone10lp_lcell_comb \Add1~32 (
// Equation(s):
// \Add1~32_combout  = (count_2[17] & (\Add1~31  $ (GND))) # (!count_2[17] & (!\Add1~31  & VCC))
// \Add1~33  = CARRY((count_2[17] & !\Add1~31 ))

	.dataa(gnd),
	.datab(count_2[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~31 ),
	.combout(\Add1~32_combout ),
	.cout(\Add1~33 ));
// synopsys translate_off
defparam \Add1~32 .lut_mask = 16'hC30C;
defparam \Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y19_N3
dffeas \count_2[17] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add1~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_2[17]),
	.prn(vcc));
// synopsys translate_off
defparam \count_2[17] .is_wysiwyg = "true";
defparam \count_2[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N4
cyclone10lp_lcell_comb \Add1~34 (
// Equation(s):
// \Add1~34_combout  = (count_2[18] & (!\Add1~33 )) # (!count_2[18] & ((\Add1~33 ) # (GND)))
// \Add1~35  = CARRY((!\Add1~33 ) # (!count_2[18]))

	.dataa(gnd),
	.datab(count_2[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~33 ),
	.combout(\Add1~34_combout ),
	.cout(\Add1~35 ));
// synopsys translate_off
defparam \Add1~34 .lut_mask = 16'h3C3F;
defparam \Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y19_N5
dffeas \count_2[18] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add1~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_2[18]),
	.prn(vcc));
// synopsys translate_off
defparam \count_2[18] .is_wysiwyg = "true";
defparam \count_2[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N6
cyclone10lp_lcell_comb \Add1~36 (
// Equation(s):
// \Add1~36_combout  = (count_2[19] & (\Add1~35  $ (GND))) # (!count_2[19] & (!\Add1~35  & VCC))
// \Add1~37  = CARRY((count_2[19] & !\Add1~35 ))

	.dataa(count_2[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~35 ),
	.combout(\Add1~36_combout ),
	.cout(\Add1~37 ));
// synopsys translate_off
defparam \Add1~36 .lut_mask = 16'hA50A;
defparam \Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y19_N7
dffeas \count_2[19] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add1~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_2[19]),
	.prn(vcc));
// synopsys translate_off
defparam \count_2[19] .is_wysiwyg = "true";
defparam \count_2[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N8
cyclone10lp_lcell_comb \Add1~38 (
// Equation(s):
// \Add1~38_combout  = (count_2[20] & (!\Add1~37 )) # (!count_2[20] & ((\Add1~37 ) # (GND)))
// \Add1~39  = CARRY((!\Add1~37 ) # (!count_2[20]))

	.dataa(gnd),
	.datab(count_2[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~37 ),
	.combout(\Add1~38_combout ),
	.cout(\Add1~39 ));
// synopsys translate_off
defparam \Add1~38 .lut_mask = 16'h3C3F;
defparam \Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y19_N9
dffeas \count_2[20] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add1~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_2[20]),
	.prn(vcc));
// synopsys translate_off
defparam \count_2[20] .is_wysiwyg = "true";
defparam \count_2[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N10
cyclone10lp_lcell_comb \Add1~40 (
// Equation(s):
// \Add1~40_combout  = (count_2[21] & (\Add1~39  $ (GND))) # (!count_2[21] & (!\Add1~39  & VCC))
// \Add1~41  = CARRY((count_2[21] & !\Add1~39 ))

	.dataa(count_2[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~39 ),
	.combout(\Add1~40_combout ),
	.cout(\Add1~41 ));
// synopsys translate_off
defparam \Add1~40 .lut_mask = 16'hA50A;
defparam \Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y19_N11
dffeas \count_2[21] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add1~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_2[21]),
	.prn(vcc));
// synopsys translate_off
defparam \count_2[21] .is_wysiwyg = "true";
defparam \count_2[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N12
cyclone10lp_lcell_comb \Add1~42 (
// Equation(s):
// \Add1~42_combout  = (count_2[22] & (!\Add1~41 )) # (!count_2[22] & ((\Add1~41 ) # (GND)))
// \Add1~43  = CARRY((!\Add1~41 ) # (!count_2[22]))

	.dataa(count_2[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~41 ),
	.combout(\Add1~42_combout ),
	.cout(\Add1~43 ));
// synopsys translate_off
defparam \Add1~42 .lut_mask = 16'h5A5F;
defparam \Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y19_N13
dffeas \count_2[22] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add1~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_2[22]),
	.prn(vcc));
// synopsys translate_off
defparam \count_2[22] .is_wysiwyg = "true";
defparam \count_2[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N14
cyclone10lp_lcell_comb \Add1~44 (
// Equation(s):
// \Add1~44_combout  = (count_2[23] & (\Add1~43  $ (GND))) # (!count_2[23] & (!\Add1~43  & VCC))
// \Add1~45  = CARRY((count_2[23] & !\Add1~43 ))

	.dataa(gnd),
	.datab(count_2[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~43 ),
	.combout(\Add1~44_combout ),
	.cout(\Add1~45 ));
// synopsys translate_off
defparam \Add1~44 .lut_mask = 16'hC30C;
defparam \Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y19_N15
dffeas \count_2[23] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add1~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_2[23]),
	.prn(vcc));
// synopsys translate_off
defparam \count_2[23] .is_wysiwyg = "true";
defparam \count_2[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N16
cyclone10lp_lcell_comb \Add1~46 (
// Equation(s):
// \Add1~46_combout  = (count_2[24] & (!\Add1~45 )) # (!count_2[24] & ((\Add1~45 ) # (GND)))
// \Add1~47  = CARRY((!\Add1~45 ) # (!count_2[24]))

	.dataa(gnd),
	.datab(count_2[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~45 ),
	.combout(\Add1~46_combout ),
	.cout(\Add1~47 ));
// synopsys translate_off
defparam \Add1~46 .lut_mask = 16'h3C3F;
defparam \Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y19_N17
dffeas \count_2[24] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add1~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_2[24]),
	.prn(vcc));
// synopsys translate_off
defparam \count_2[24] .is_wysiwyg = "true";
defparam \count_2[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N18
cyclone10lp_lcell_comb \Add1~48 (
// Equation(s):
// \Add1~48_combout  = (count_2[25] & (\Add1~47  $ (GND))) # (!count_2[25] & (!\Add1~47  & VCC))
// \Add1~49  = CARRY((count_2[25] & !\Add1~47 ))

	.dataa(gnd),
	.datab(count_2[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~47 ),
	.combout(\Add1~48_combout ),
	.cout(\Add1~49 ));
// synopsys translate_off
defparam \Add1~48 .lut_mask = 16'hC30C;
defparam \Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y19_N19
dffeas \count_2[25] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add1~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_2[25]),
	.prn(vcc));
// synopsys translate_off
defparam \count_2[25] .is_wysiwyg = "true";
defparam \count_2[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N20
cyclone10lp_lcell_comb \Add1~50 (
// Equation(s):
// \Add1~50_combout  = (count_2[26] & (!\Add1~49 )) # (!count_2[26] & ((\Add1~49 ) # (GND)))
// \Add1~51  = CARRY((!\Add1~49 ) # (!count_2[26]))

	.dataa(gnd),
	.datab(count_2[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~49 ),
	.combout(\Add1~50_combout ),
	.cout(\Add1~51 ));
// synopsys translate_off
defparam \Add1~50 .lut_mask = 16'h3C3F;
defparam \Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y19_N21
dffeas \count_2[26] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add1~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_2[26]),
	.prn(vcc));
// synopsys translate_off
defparam \count_2[26] .is_wysiwyg = "true";
defparam \count_2[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N22
cyclone10lp_lcell_comb \Add1~52 (
// Equation(s):
// \Add1~52_combout  = (count_2[27] & (\Add1~51  $ (GND))) # (!count_2[27] & (!\Add1~51  & VCC))
// \Add1~53  = CARRY((count_2[27] & !\Add1~51 ))

	.dataa(count_2[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~51 ),
	.combout(\Add1~52_combout ),
	.cout(\Add1~53 ));
// synopsys translate_off
defparam \Add1~52 .lut_mask = 16'hA50A;
defparam \Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y19_N23
dffeas \count_2[27] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add1~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_2[27]),
	.prn(vcc));
// synopsys translate_off
defparam \count_2[27] .is_wysiwyg = "true";
defparam \count_2[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N24
cyclone10lp_lcell_comb \Add1~54 (
// Equation(s):
// \Add1~54_combout  = (count_2[28] & (!\Add1~53 )) # (!count_2[28] & ((\Add1~53 ) # (GND)))
// \Add1~55  = CARRY((!\Add1~53 ) # (!count_2[28]))

	.dataa(gnd),
	.datab(count_2[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~53 ),
	.combout(\Add1~54_combout ),
	.cout(\Add1~55 ));
// synopsys translate_off
defparam \Add1~54 .lut_mask = 16'h3C3F;
defparam \Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y19_N25
dffeas \count_2[28] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add1~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_2[28]),
	.prn(vcc));
// synopsys translate_off
defparam \count_2[28] .is_wysiwyg = "true";
defparam \count_2[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N26
cyclone10lp_lcell_comb \Add1~56 (
// Equation(s):
// \Add1~56_combout  = (count_2[29] & (\Add1~55  $ (GND))) # (!count_2[29] & (!\Add1~55  & VCC))
// \Add1~57  = CARRY((count_2[29] & !\Add1~55 ))

	.dataa(count_2[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~55 ),
	.combout(\Add1~56_combout ),
	.cout(\Add1~57 ));
// synopsys translate_off
defparam \Add1~56 .lut_mask = 16'hA50A;
defparam \Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y19_N27
dffeas \count_2[29] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add1~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_2[29]),
	.prn(vcc));
// synopsys translate_off
defparam \count_2[29] .is_wysiwyg = "true";
defparam \count_2[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N28
cyclone10lp_lcell_comb \Add1~58 (
// Equation(s):
// \Add1~58_combout  = (count_2[30] & (!\Add1~57 )) # (!count_2[30] & ((\Add1~57 ) # (GND)))
// \Add1~59  = CARRY((!\Add1~57 ) # (!count_2[30]))

	.dataa(gnd),
	.datab(count_2[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~57 ),
	.combout(\Add1~58_combout ),
	.cout(\Add1~59 ));
// synopsys translate_off
defparam \Add1~58 .lut_mask = 16'h3C3F;
defparam \Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y19_N29
dffeas \count_2[30] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add1~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_2[30]),
	.prn(vcc));
// synopsys translate_off
defparam \count_2[30] .is_wysiwyg = "true";
defparam \count_2[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N30
cyclone10lp_lcell_comb \Add1~60 (
// Equation(s):
// \Add1~60_combout  = count_2[31] $ (!\Add1~59 )

	.dataa(count_2[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add1~59 ),
	.combout(\Add1~60_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~60 .lut_mask = 16'hA5A5;
defparam \Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y19_N31
dffeas \count_2[31] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add1~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_2[31]),
	.prn(vcc));
// synopsys translate_off
defparam \count_2[31] .is_wysiwyg = "true";
defparam \count_2[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N30
cyclone10lp_lcell_comb \Equal1~8 (
// Equation(s):
// \Equal1~8_combout  = (!count_2[31] & (!count_2[28] & (!count_2[29] & !count_2[30])))

	.dataa(count_2[31]),
	.datab(count_2[28]),
	.datac(count_2[29]),
	.datad(count_2[30]),
	.cin(gnd),
	.combout(\Equal1~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~8 .lut_mask = 16'h0001;
defparam \Equal1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N28
cyclone10lp_lcell_comb \Equal1~5 (
// Equation(s):
// \Equal1~5_combout  = (!count_2[17] & (!count_2[16] & (!count_2[18] & !count_2[19])))

	.dataa(count_2[17]),
	.datab(count_2[16]),
	.datac(count_2[18]),
	.datad(count_2[19]),
	.cin(gnd),
	.combout(\Equal1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~5 .lut_mask = 16'h0001;
defparam \Equal1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N22
cyclone10lp_lcell_comb \Equal1~6 (
// Equation(s):
// \Equal1~6_combout  = (!count_2[21] & (!count_2[22] & (!count_2[23] & !count_2[20])))

	.dataa(count_2[21]),
	.datab(count_2[22]),
	.datac(count_2[23]),
	.datad(count_2[20]),
	.cin(gnd),
	.combout(\Equal1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~6 .lut_mask = 16'h0001;
defparam \Equal1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N12
cyclone10lp_lcell_comb \Equal1~7 (
// Equation(s):
// \Equal1~7_combout  = (!count_2[27] & (!count_2[24] & (!count_2[26] & !count_2[25])))

	.dataa(count_2[27]),
	.datab(count_2[24]),
	.datac(count_2[26]),
	.datad(count_2[25]),
	.cin(gnd),
	.combout(\Equal1~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~7 .lut_mask = 16'h0001;
defparam \Equal1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cyclone10lp_lcell_comb \Equal1~9 (
// Equation(s):
// \Equal1~9_combout  = (\Equal1~8_combout  & (\Equal1~5_combout  & (\Equal1~6_combout  & \Equal1~7_combout )))

	.dataa(\Equal1~8_combout ),
	.datab(\Equal1~5_combout ),
	.datac(\Equal1~6_combout ),
	.datad(\Equal1~7_combout ),
	.cin(gnd),
	.combout(\Equal1~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~9 .lut_mask = 16'h8000;
defparam \Equal1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N0
cyclone10lp_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = count[0] $ (VCC)
// \Add0~1  = CARRY(count[0])

	.dataa(gnd),
	.datab(count[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h33CC;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y24_N1
dffeas \count[0] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[0]),
	.prn(vcc));
// synopsys translate_off
defparam \count[0] .is_wysiwyg = "true";
defparam \count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N2
cyclone10lp_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (count_2[1] & (count[0] $ (VCC))) # (!count_2[1] & (count[0] & VCC))
// \Add1~1  = CARRY((count_2[1] & count[0]))

	.dataa(count_2[1]),
	.datab(count[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout(\Add1~1 ));
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h6688;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N16
cyclone10lp_lcell_comb \count_2~0 (
// Equation(s):
// \count_2~0_combout  = (\Add1~0_combout  & ((!\Equal1~4_combout ) # (!\Equal1~9_combout )))

	.dataa(\Add1~0_combout ),
	.datab(\Equal1~9_combout ),
	.datac(gnd),
	.datad(\Equal1~4_combout ),
	.cin(gnd),
	.combout(\count_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \count_2~0 .lut_mask = 16'h22AA;
defparam \count_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N17
dffeas \count_2[1] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\count_2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_2[1]),
	.prn(vcc));
// synopsys translate_off
defparam \count_2[1] .is_wysiwyg = "true";
defparam \count_2[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N4
cyclone10lp_lcell_comb \Add1~2 (
// Equation(s):
// \Add1~2_combout  = (count_2[2] & (!\Add1~1 )) # (!count_2[2] & ((\Add1~1 ) # (GND)))
// \Add1~3  = CARRY((!\Add1~1 ) # (!count_2[2]))

	.dataa(gnd),
	.datab(count_2[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~1 ),
	.combout(\Add1~2_combout ),
	.cout(\Add1~3 ));
// synopsys translate_off
defparam \Add1~2 .lut_mask = 16'h3C3F;
defparam \Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y20_N5
dffeas \count_2[2] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_2[2]),
	.prn(vcc));
// synopsys translate_off
defparam \count_2[2] .is_wysiwyg = "true";
defparam \count_2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N6
cyclone10lp_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (count_2[3] & (\Add1~3  $ (GND))) # (!count_2[3] & (!\Add1~3  & VCC))
// \Add1~5  = CARRY((count_2[3] & !\Add1~3 ))

	.dataa(count_2[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~3 ),
	.combout(\Add1~4_combout ),
	.cout(\Add1~5 ));
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'hA50A;
defparam \Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N8
cyclone10lp_lcell_comb \count_2~1 (
// Equation(s):
// \count_2~1_combout  = (\Add1~4_combout  & ((!\Equal1~4_combout ) # (!\Equal1~9_combout )))

	.dataa(\Add1~4_combout ),
	.datab(\Equal1~9_combout ),
	.datac(gnd),
	.datad(\Equal1~4_combout ),
	.cin(gnd),
	.combout(\count_2~1_combout ),
	.cout());
// synopsys translate_off
defparam \count_2~1 .lut_mask = 16'h22AA;
defparam \count_2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N9
dffeas \count_2[3] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\count_2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_2[3]),
	.prn(vcc));
// synopsys translate_off
defparam \count_2[3] .is_wysiwyg = "true";
defparam \count_2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N8
cyclone10lp_lcell_comb \Add1~6 (
// Equation(s):
// \Add1~6_combout  = (count_2[4] & (!\Add1~5 )) # (!count_2[4] & ((\Add1~5 ) # (GND)))
// \Add1~7  = CARRY((!\Add1~5 ) # (!count_2[4]))

	.dataa(count_2[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~5 ),
	.combout(\Add1~6_combout ),
	.cout(\Add1~7 ));
// synopsys translate_off
defparam \Add1~6 .lut_mask = 16'h5A5F;
defparam \Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N26
cyclone10lp_lcell_comb \count_2~2 (
// Equation(s):
// \count_2~2_combout  = (\Add1~6_combout  & ((!\Equal1~4_combout ) # (!\Equal1~9_combout )))

	.dataa(gnd),
	.datab(\Equal1~9_combout ),
	.datac(\Add1~6_combout ),
	.datad(\Equal1~4_combout ),
	.cin(gnd),
	.combout(\count_2~2_combout ),
	.cout());
// synopsys translate_off
defparam \count_2~2 .lut_mask = 16'h30F0;
defparam \count_2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N27
dffeas \count_2[4] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\count_2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_2[4]),
	.prn(vcc));
// synopsys translate_off
defparam \count_2[4] .is_wysiwyg = "true";
defparam \count_2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N10
cyclone10lp_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (count_2[5] & (\Add1~7  $ (GND))) # (!count_2[5] & (!\Add1~7  & VCC))
// \Add1~9  = CARRY((count_2[5] & !\Add1~7 ))

	.dataa(gnd),
	.datab(count_2[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~7 ),
	.combout(\Add1~8_combout ),
	.cout(\Add1~9 ));
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'hC30C;
defparam \Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N18
cyclone10lp_lcell_comb \count_2~3 (
// Equation(s):
// \count_2~3_combout  = (\Add1~8_combout  & ((!\Equal1~4_combout ) # (!\Equal1~9_combout )))

	.dataa(gnd),
	.datab(\Equal1~9_combout ),
	.datac(\Add1~8_combout ),
	.datad(\Equal1~4_combout ),
	.cin(gnd),
	.combout(\count_2~3_combout ),
	.cout());
// synopsys translate_off
defparam \count_2~3 .lut_mask = 16'h30F0;
defparam \count_2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N19
dffeas \count_2[5] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\count_2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_2[5]),
	.prn(vcc));
// synopsys translate_off
defparam \count_2[5] .is_wysiwyg = "true";
defparam \count_2[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N12
cyclone10lp_lcell_comb \Add1~10 (
// Equation(s):
// \Add1~10_combout  = (count_2[6] & (!\Add1~9 )) # (!count_2[6] & ((\Add1~9 ) # (GND)))
// \Add1~11  = CARRY((!\Add1~9 ) # (!count_2[6]))

	.dataa(gnd),
	.datab(count_2[6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~9 ),
	.combout(\Add1~10_combout ),
	.cout(\Add1~11 ));
// synopsys translate_off
defparam \Add1~10 .lut_mask = 16'h3C3F;
defparam \Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N0
cyclone10lp_lcell_comb \count_2~4 (
// Equation(s):
// \count_2~4_combout  = (\Add1~10_combout  & ((!\Equal1~9_combout ) # (!\Equal1~4_combout )))

	.dataa(gnd),
	.datab(\Equal1~4_combout ),
	.datac(\Equal1~9_combout ),
	.datad(\Add1~10_combout ),
	.cin(gnd),
	.combout(\count_2~4_combout ),
	.cout());
// synopsys translate_off
defparam \count_2~4 .lut_mask = 16'h3F00;
defparam \count_2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N1
dffeas \count_2[6] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\count_2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_2[6]),
	.prn(vcc));
// synopsys translate_off
defparam \count_2[6] .is_wysiwyg = "true";
defparam \count_2[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N14
cyclone10lp_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = (count_2[7] & (\Add1~11  $ (GND))) # (!count_2[7] & (!\Add1~11  & VCC))
// \Add1~13  = CARRY((count_2[7] & !\Add1~11 ))

	.dataa(count_2[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~11 ),
	.combout(\Add1~12_combout ),
	.cout(\Add1~13 ));
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'hA50A;
defparam \Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N14
cyclone10lp_lcell_comb \count_2~5 (
// Equation(s):
// \count_2~5_combout  = (\Add1~12_combout  & ((!\Equal1~4_combout ) # (!\Equal1~9_combout )))

	.dataa(gnd),
	.datab(\Equal1~9_combout ),
	.datac(\Add1~12_combout ),
	.datad(\Equal1~4_combout ),
	.cin(gnd),
	.combout(\count_2~5_combout ),
	.cout());
// synopsys translate_off
defparam \count_2~5 .lut_mask = 16'h30F0;
defparam \count_2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N15
dffeas \count_2[7] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\count_2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_2[7]),
	.prn(vcc));
// synopsys translate_off
defparam \count_2[7] .is_wysiwyg = "true";
defparam \count_2[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N16
cyclone10lp_lcell_comb \Add1~14 (
// Equation(s):
// \Add1~14_combout  = (count_2[8] & (!\Add1~13 )) # (!count_2[8] & ((\Add1~13 ) # (GND)))
// \Add1~15  = CARRY((!\Add1~13 ) # (!count_2[8]))

	.dataa(gnd),
	.datab(count_2[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~13 ),
	.combout(\Add1~14_combout ),
	.cout(\Add1~15 ));
// synopsys translate_off
defparam \Add1~14 .lut_mask = 16'h3C3F;
defparam \Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y20_N17
dffeas \count_2[8] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add1~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_2[8]),
	.prn(vcc));
// synopsys translate_off
defparam \count_2[8] .is_wysiwyg = "true";
defparam \count_2[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N19
dffeas \count_2[9] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add1~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count_2[9]),
	.prn(vcc));
// synopsys translate_off
defparam \count_2[9] .is_wysiwyg = "true";
defparam \count_2[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N12
cyclone10lp_lcell_comb \Equal1~2 (
// Equation(s):
// \Equal1~2_combout  = (!count_2[9] & (!count_2[8] & (!count_2[10] & !count_2[11])))

	.dataa(count_2[9]),
	.datab(count_2[8]),
	.datac(count_2[10]),
	.datad(count_2[11]),
	.cin(gnd),
	.combout(\Equal1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~2 .lut_mask = 16'h0001;
defparam \Equal1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N28
cyclone10lp_lcell_comb \Equal1~1 (
// Equation(s):
// \Equal1~1_combout  = (count_2[4] & (count_2[6] & (count_2[7] & count_2[5])))

	.dataa(count_2[4]),
	.datab(count_2[6]),
	.datac(count_2[7]),
	.datad(count_2[5]),
	.cin(gnd),
	.combout(\Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~1 .lut_mask = 16'h8000;
defparam \Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N22
cyclone10lp_lcell_comb \Equal1~0 (
// Equation(s):
// \Equal1~0_combout  = (!count_2[2] & (count_2[1] & (count_2[3] & !count[0])))

	.dataa(count_2[2]),
	.datab(count_2[1]),
	.datac(count_2[3]),
	.datad(count[0]),
	.cin(gnd),
	.combout(\Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~0 .lut_mask = 16'h0040;
defparam \Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N24
cyclone10lp_lcell_comb \Equal1~3 (
// Equation(s):
// \Equal1~3_combout  = (!count_2[13] & (!count_2[14] & (!count_2[15] & !count_2[12])))

	.dataa(count_2[13]),
	.datab(count_2[14]),
	.datac(count_2[15]),
	.datad(count_2[12]),
	.cin(gnd),
	.combout(\Equal1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~3 .lut_mask = 16'h0001;
defparam \Equal1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N20
cyclone10lp_lcell_comb \Equal1~4 (
// Equation(s):
// \Equal1~4_combout  = (\Equal1~2_combout  & (\Equal1~1_combout  & (\Equal1~0_combout  & \Equal1~3_combout )))

	.dataa(\Equal1~2_combout ),
	.datab(\Equal1~1_combout ),
	.datac(\Equal1~0_combout ),
	.datad(\Equal1~3_combout ),
	.cin(gnd),
	.combout(\Equal1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal1~4 .lut_mask = 16'h8000;
defparam \Equal1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N30
cyclone10lp_lcell_comb \i2c_sclk_local_200khz~0 (
// Equation(s):
// \i2c_sclk_local_200khz~0_combout  = \i2c_sclk_local_200khz~q  $ (((\Equal1~4_combout  & \Equal1~9_combout )))

	.dataa(gnd),
	.datab(\Equal1~4_combout ),
	.datac(\i2c_sclk_local_200khz~q ),
	.datad(\Equal1~9_combout ),
	.cin(gnd),
	.combout(\i2c_sclk_local_200khz~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_sclk_local_200khz~0 .lut_mask = 16'h3CF0;
defparam \i2c_sclk_local_200khz~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N0
cyclone10lp_lcell_comb \i2c_sclk_local_200khz~feeder (
// Equation(s):
// \i2c_sclk_local_200khz~feeder_combout  = \i2c_sclk_local_200khz~0_combout 

	.dataa(gnd),
	.datab(\i2c_sclk_local_200khz~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\i2c_sclk_local_200khz~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_sclk_local_200khz~feeder .lut_mask = 16'hCCCC;
defparam \i2c_sclk_local_200khz~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N1
dffeas i2c_sclk_local_200khz(
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\i2c_sclk_local_200khz~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_sclk_local_200khz~q ),
	.prn(vcc));
// synopsys translate_off
defparam i2c_sclk_local_200khz.is_wysiwyg = "true";
defparam i2c_sclk_local_200khz.power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclone10lp_clkctrl \i2c_sclk_local_200khz~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\i2c_sclk_local_200khz~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\i2c_sclk_local_200khz~clkctrl_outclk ));
// synopsys translate_off
defparam \i2c_sclk_local_200khz~clkctrl .clock_type = "global clock";
defparam \i2c_sclk_local_200khz~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N20
cyclone10lp_lcell_comb \i2c_clock_cycles[0]~0 (
// Equation(s):
// \i2c_clock_cycles[0]~0_combout  = !i2c_clock_cycles[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(i2c_clock_cycles[0]),
	.cin(gnd),
	.combout(\i2c_clock_cycles[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_clock_cycles[0]~0 .lut_mask = 16'h00FF;
defparam \i2c_clock_cycles[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N4
cyclone10lp_lcell_comb \Add2~6 (
// Equation(s):
// \Add2~6_combout  = i2c_clock_cycles[2] $ (((i2c_clock_cycles[0] & i2c_clock_cycles[1])))

	.dataa(i2c_clock_cycles[2]),
	.datab(gnd),
	.datac(i2c_clock_cycles[0]),
	.datad(i2c_clock_cycles[1]),
	.cin(gnd),
	.combout(\Add2~6_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~6 .lut_mask = 16'h5AAA;
defparam \Add2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N12
cyclone10lp_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~12 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout  = \Add2~6_combout 

	.dataa(\Add2~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~12 .lut_mask = 16'hAAAA;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cyclone10lp_lcell_comb \Add2~0 (
// Equation(s):
// \Add2~0_combout  = (i2c_clock_cycles[2] & (i2c_clock_cycles[3] & (i2c_clock_cycles[0] & i2c_clock_cycles[1])))

	.dataa(i2c_clock_cycles[2]),
	.datab(i2c_clock_cycles[3]),
	.datac(i2c_clock_cycles[0]),
	.datad(i2c_clock_cycles[1]),
	.cin(gnd),
	.combout(\Add2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~0 .lut_mask = 16'h8000;
defparam \Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cyclone10lp_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_combout  = (i2c_clock_cycles[4] & (i2c_clock_cycles[5] & \Add2~0_combout ))

	.dataa(i2c_clock_cycles[4]),
	.datab(gnd),
	.datac(i2c_clock_cycles[5]),
	.datad(\Add2~0_combout ),
	.cin(gnd),
	.combout(\Add2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~1 .lut_mask = 16'hA000;
defparam \Add2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N30
cyclone10lp_lcell_comb \Add2~2 (
// Equation(s):
// \Add2~2_combout  = i2c_clock_cycles[5] $ (((i2c_clock_cycles[4] & \Add2~0_combout )))

	.dataa(i2c_clock_cycles[4]),
	.datab(gnd),
	.datac(i2c_clock_cycles[5]),
	.datad(\Add2~0_combout ),
	.cin(gnd),
	.combout(\Add2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~2 .lut_mask = 16'h5AF0;
defparam \Add2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N0
cyclone10lp_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout  = \Add2~5_combout  $ (VCC)
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1  = CARRY(\Add2~5_combout )

	.dataa(gnd),
	.datab(\Add2~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0 .lut_mask = 16'h33CC;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N2
cyclone10lp_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout  = (\Add2~4_combout  & (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1  & VCC)) # (!\Add2~4_combout  & (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1 
// ))
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3  = CARRY((!\Add2~4_combout  & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ))

	.dataa(gnd),
	.datab(\Add2~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2 .lut_mask = 16'hC303;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N4
cyclone10lp_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout  = (\Add2~2_combout  & ((GND) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ))) # (!\Add2~2_combout  & 
// (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3  $ (GND)))
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5  = CARRY((\Add2~2_combout ) # (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ))

	.dataa(\Add2~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4 .lut_mask = 16'h5AAF;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N6
cyclone10lp_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout  = (\Add2~1_combout  & (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 )) # (!\Add2~1_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ) # 
// (GND)))
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7  = CARRY((!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ) # (!\Add2~1_combout ))

	.dataa(gnd),
	.datab(\Add2~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~5 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6 .lut_mask = 16'h3C3F;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N8
cyclone10lp_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout  = CARRY(!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~7 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9 .lut_mask = 16'h000F;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N10
cyclone10lp_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout  = !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[6]~9_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10 .lut_mask = 16'h0F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N28
cyclone10lp_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[50]~12 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[50]~12_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout  & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[1]~12_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[50]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[50]~12 .lut_mask = 16'h00AA;
defparam \Mod0|auto_generated|divider|divider|StageOut[50]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N30
cyclone10lp_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[50]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[50]~17_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout  & (i2c_clock_cycles[2] $ (((i2c_clock_cycles[0] & i2c_clock_cycles[1])))))

	.dataa(i2c_clock_cycles[0]),
	.datab(i2c_clock_cycles[1]),
	.datac(i2c_clock_cycles[2]),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[50]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[50]~17 .lut_mask = 16'h7800;
defparam \Mod0|auto_generated|divider|divider|StageOut[50]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N6
cyclone10lp_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout  = (((\Mod0|auto_generated|divider|divider|StageOut[50]~17_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[50]~12_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[50]~17_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[50]~12_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[50]~17_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[50]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0 .lut_mask = 16'h11EE;
defparam \Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N2
cyclone10lp_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[54]~15 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[54]~15_combout  = (i2c_clock_cycles[4] & (\Add2~0_combout  & (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout  & i2c_clock_cycles[5])))

	.dataa(i2c_clock_cycles[4]),
	.datab(\Add2~0_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout ),
	.datad(i2c_clock_cycles[5]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[54]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[54]~15 .lut_mask = 16'h8000;
defparam \Mod0|auto_generated|divider|divider|StageOut[54]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N18
cyclone10lp_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[54]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[54]~6_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout  & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[5]~6_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[54]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[54]~6 .lut_mask = 16'h00AA;
defparam \Mod0|auto_generated|divider|divider|StageOut[54]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N26
cyclone10lp_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[53]~16 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[53]~16_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout  & (i2c_clock_cycles[5] $ (((i2c_clock_cycles[4] & \Add2~0_combout )))))

	.dataa(i2c_clock_cycles[4]),
	.datab(\Add2~0_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout ),
	.datad(i2c_clock_cycles[5]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[53]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~16 .lut_mask = 16'h7080;
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N16
cyclone10lp_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[53]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[53]~7_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout  & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[4]~4_combout ),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[53]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~7 .lut_mask = 16'h00CC;
defparam \Mod0|auto_generated|divider|divider|StageOut[53]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N22
cyclone10lp_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[52]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[52]~8_combout  = (\Add2~4_combout  & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout )

	.dataa(\Add2~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[52]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~8 .lut_mask = 16'hAA00;
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N22
cyclone10lp_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[51]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[51]~10_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout  & \Add2~5_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout ),
	.datad(\Add2~5_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[51]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~10 .lut_mask = 16'hF000;
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N8
cyclone10lp_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout  = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1  & (((\Mod0|auto_generated|divider|divider|StageOut[51]~10_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[51]~11_combout )))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1  & (!\Mod0|auto_generated|divider|divider|StageOut[51]~10_combout  & 
// (!\Mod0|auto_generated|divider|divider|StageOut[51]~11_combout )))
// \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3  = CARRY((!\Mod0|auto_generated|divider|divider|StageOut[51]~10_combout  & (!\Mod0|auto_generated|divider|divider|StageOut[51]~11_combout  & 
// !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[51]~10_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[51]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~1 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2 .lut_mask = 16'hE101;
defparam \Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N10
cyclone10lp_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout  = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3  & ((((\Mod0|auto_generated|divider|divider|StageOut[52]~9_combout ) # 
// (\Mod0|auto_generated|divider|divider|StageOut[52]~8_combout ))))) # (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3  & ((\Mod0|auto_generated|divider|divider|StageOut[52]~9_combout ) # 
// ((\Mod0|auto_generated|divider|divider|StageOut[52]~8_combout ) # (GND))))
// \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[52]~9_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[52]~8_combout ) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[52]~9_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[52]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~3 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4 .lut_mask = 16'h1EEF;
defparam \Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N12
cyclone10lp_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout  = (\Mod0|auto_generated|divider|divider|StageOut[53]~16_combout  & (((!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5 )))) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[53]~16_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[53]~7_combout  & (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5 )) # 
// (!\Mod0|auto_generated|divider|divider|StageOut[53]~7_combout  & ((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ) # (GND)))))
// \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7  = CARRY(((!\Mod0|auto_generated|divider|divider|StageOut[53]~16_combout  & !\Mod0|auto_generated|divider|divider|StageOut[53]~7_combout )) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[53]~16_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[53]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~5 ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6 .lut_mask = 16'h1E1F;
defparam \Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N14
cyclone10lp_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout  = CARRY((\Mod0|auto_generated|divider|divider|StageOut[54]~15_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[54]~6_combout ) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7 )))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[54]~15_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[54]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~7 ),
	.combout(),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9 .lut_mask = 16'h00EF;
defparam \Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N16
cyclone10lp_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout  = !\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[6]~9_cout ),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10 .lut_mask = 16'h0F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N8
cyclone10lp_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[50]~12_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[50]~17_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout  & (((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[50]~12_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[50]~17_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[2]~0_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~1 .lut_mask = 16'hEEF0;
defparam \Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N16
cyclone10lp_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  = \Add2~6_combout  $ (VCC)
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1  = CARRY(\Add2~6_combout )

	.dataa(gnd),
	.datab(\Add2~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cyclone10lp_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  = (\Add2~5_combout  & (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 )) # (!\Add2~5_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ) # 
// (GND)))
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ) # (!\Add2~5_combout ))

	.dataa(\Add2~5_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~1 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .lut_mask = 16'h5A5F;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cyclone10lp_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  = (\Add2~4_combout  & ((GND) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ))) # (!\Add2~4_combout  & 
// (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3  $ (GND)))
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5  = CARRY((\Add2~4_combout ) # (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ))

	.dataa(\Add2~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~3 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .lut_mask = 16'h5AAF;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N22
cyclone10lp_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout  = (\Add2~2_combout  & (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 )) # (!\Add2~2_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ) # 
// (GND)))
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7  = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ) # (!\Add2~2_combout ))

	.dataa(\Add2~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~5 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6 .lut_mask = 16'h5A5F;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cyclone10lp_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  = (\Add2~1_combout  & (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7  $ (GND))) # (!\Add2~1_combout  & 
// (!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7  & VCC))
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9  = CARRY((\Add2~1_combout  & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 ))

	.dataa(gnd),
	.datab(\Add2~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~7 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .lut_mask = 16'hC30C;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N26
cyclone10lp_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout  = CARRY(!\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9 )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~9 ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11 .lut_mask = 16'h000F;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cyclone10lp_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout  = \Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[6]~11_cout ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12 .lut_mask = 16'hF0F0;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N0
cyclone10lp_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[50]~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[50]~17_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout  & (i2c_clock_cycles[2] $ (((i2c_clock_cycles[1] & i2c_clock_cycles[0])))))

	.dataa(i2c_clock_cycles[1]),
	.datab(i2c_clock_cycles[2]),
	.datac(i2c_clock_cycles[0]),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[50]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[50]~17 .lut_mask = 16'h6C00;
defparam \Mod1|auto_generated|divider|divider|StageOut[50]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N30
cyclone10lp_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[50]~12 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[50]~12_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout  & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout )

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[1]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[50]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[50]~12 .lut_mask = 16'h00AA;
defparam \Mod1|auto_generated|divider|divider|StageOut[50]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N2
cyclone10lp_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~14 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~14_combout  = i2c_clock_cycles[1] $ (i2c_clock_cycles[0])

	.dataa(i2c_clock_cycles[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(i2c_clock_cycles[0]),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~14 .lut_mask = 16'h55AA;
defparam \Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N14
cyclone10lp_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[49]~14 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[49]~14_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~14_combout  & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[0]~14_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[49]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[49]~14 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[49]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N14
cyclone10lp_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout  = (((\Mod1|auto_generated|divider|divider|StageOut[49]~13_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[49]~14_combout )))
// \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1  = CARRY((\Mod1|auto_generated|divider|divider|StageOut[49]~13_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[49]~14_combout ))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[49]~13_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[49]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N16
cyclone10lp_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout  = (\Mod1|auto_generated|divider|divider|StageOut[50]~12_combout  & (((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 )))) # 
// (!\Mod1|auto_generated|divider|divider|StageOut[50]~12_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[50]~17_combout  & (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 )) # 
// (!\Mod1|auto_generated|divider|divider|StageOut[50]~17_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ) # (GND)))))
// \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3  = CARRY(((!\Mod1|auto_generated|divider|divider|StageOut[50]~12_combout  & !\Mod1|auto_generated|divider|divider|StageOut[50]~17_combout )) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[50]~12_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[50]~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~1 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .lut_mask = 16'h1E1F;
defparam \Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N4
cyclone10lp_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[54]~15 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[54]~15_combout  = (i2c_clock_cycles[4] & (i2c_clock_cycles[5] & (\Add2~0_combout  & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout )))

	.dataa(i2c_clock_cycles[4]),
	.datab(i2c_clock_cycles[5]),
	.datac(\Add2~0_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[54]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[54]~15 .lut_mask = 16'h8000;
defparam \Mod1|auto_generated|divider|divider|StageOut[54]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N4
cyclone10lp_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[54]~6 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[54]~6_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout  & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[5]~8_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[54]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[54]~6 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[54]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N20
cyclone10lp_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[53]~16 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[53]~16_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout  & (i2c_clock_cycles[5] $ (((i2c_clock_cycles[4] & \Add2~0_combout )))))

	.dataa(i2c_clock_cycles[4]),
	.datab(i2c_clock_cycles[5]),
	.datac(\Add2~0_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[53]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[53]~16 .lut_mask = 16'h6C00;
defparam \Mod1|auto_generated|divider|divider|StageOut[53]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N12
cyclone10lp_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[53]~7 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[53]~7_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout  & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[4]~6_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[53]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[53]~7 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[53]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N12
cyclone10lp_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[52]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[52]~8_combout  = (\Add2~4_combout  & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add2~4_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[52]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[52]~8 .lut_mask = 16'hF000;
defparam \Mod1|auto_generated|divider|divider|StageOut[52]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N28
cyclone10lp_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[52]~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[52]~9_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout  & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout )

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[3]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[52]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[52]~9 .lut_mask = 16'h00AA;
defparam \Mod1|auto_generated|divider|divider|StageOut[52]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N14
cyclone10lp_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[51]~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[51]~10_combout  = (\Add2~5_combout  & \Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout )

	.dataa(gnd),
	.datab(\Add2~5_combout ),
	.datac(gnd),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[51]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[51]~10 .lut_mask = 16'hCC00;
defparam \Mod1|auto_generated|divider|divider|StageOut[51]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N6
cyclone10lp_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[51]~11 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[51]~11_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout  & !\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[2]~2_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[51]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[51]~11 .lut_mask = 16'h00F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[51]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N18
cyclone10lp_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout  = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & ((((\Mod1|auto_generated|divider|divider|StageOut[51]~10_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[51]~11_combout ))))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3  & ((\Mod1|auto_generated|divider|divider|StageOut[51]~10_combout ) # 
// ((\Mod1|auto_generated|divider|divider|StageOut[51]~11_combout ) # (GND))))
// \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5  = CARRY((\Mod1|auto_generated|divider|divider|StageOut[51]~10_combout ) # ((\Mod1|auto_generated|divider|divider|StageOut[51]~11_combout ) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[51]~10_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[51]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~3 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .lut_mask = 16'h1EEF;
defparam \Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N20
cyclone10lp_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout  = (\Mod1|auto_generated|divider|divider|StageOut[52]~8_combout  & (((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 )))) # 
// (!\Mod1|auto_generated|divider|divider|StageOut[52]~8_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[52]~9_combout  & (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 )) # 
// (!\Mod1|auto_generated|divider|divider|StageOut[52]~9_combout  & ((\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ) # (GND)))))
// \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7  = CARRY(((!\Mod1|auto_generated|divider|divider|StageOut[52]~8_combout  & !\Mod1|auto_generated|divider|divider|StageOut[52]~9_combout )) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[52]~8_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[52]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~5 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6 .lut_mask = 16'h1E1F;
defparam \Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N22
cyclone10lp_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout  = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7  & (((\Mod1|auto_generated|divider|divider|StageOut[53]~16_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[53]~7_combout )))) # (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7  & ((((\Mod1|auto_generated|divider|divider|StageOut[53]~16_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[53]~7_combout )))))
// \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9  = CARRY((!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7  & ((\Mod1|auto_generated|divider|divider|StageOut[53]~16_combout ) # 
// (\Mod1|auto_generated|divider|divider|StageOut[53]~7_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[53]~16_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[53]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~7 ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .lut_mask = 16'hE10E;
defparam \Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N24
cyclone10lp_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11_cout  = CARRY((!\Mod1|auto_generated|divider|divider|StageOut[54]~15_combout  & (!\Mod1|auto_generated|divider|divider|StageOut[54]~6_combout  & 
// !\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9 )))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[54]~15_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[54]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~9 ),
	.combout(),
	.cout(\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11_cout ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11 .lut_mask = 16'h0001;
defparam \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N26
cyclone10lp_lcell_comb \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout  = \Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11_cout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Mod1|auto_generated|divider|divider|add_sub_8_result_int[6]~11_cout ),
	.combout(\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12 .lut_mask = 16'hF0F0;
defparam \Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N18
cyclone10lp_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[50]~17_combout ) # ((\Mod1|auto_generated|divider|divider|StageOut[50]~12_combout )))) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout  & (((\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[50]~17_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[50]~12_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_8_result_int[2]~2_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'hEEF0;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N6
cyclone10lp_lcell_comb \Selector4~2 (
// Equation(s):
// \Selector4~2_combout  = (\presentState.READ~q  & ((\Selector4~0_combout ))) # (!\presentState.READ~q  & (\Selector4~1_combout ))

	.dataa(\presentState.READ~q ),
	.datab(gnd),
	.datac(\Selector4~1_combout ),
	.datad(\Selector4~0_combout ),
	.cin(gnd),
	.combout(\Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~2 .lut_mask = 16'hFA50;
defparam \Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y22_N7
dffeas \i2c_clock_cycles[2] (
	.clk(!\i2c_sclk_local_200khz~q ),
	.d(\Selector4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i2c_clock_cycles[2]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_clock_cycles[2] .is_wysiwyg = "true";
defparam \i2c_clock_cycles[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cyclone10lp_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_combout  = i2c_clock_cycles[3] $ (((i2c_clock_cycles[2] & (i2c_clock_cycles[0] & i2c_clock_cycles[1]))))

	.dataa(i2c_clock_cycles[2]),
	.datab(i2c_clock_cycles[3]),
	.datac(i2c_clock_cycles[0]),
	.datad(i2c_clock_cycles[1]),
	.cin(gnd),
	.combout(\Add2~5_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~5 .lut_mask = 16'h6CCC;
defparam \Add2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N14
cyclone10lp_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[51]~11 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[51]~11_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout  & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[2]~0_combout ),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[51]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~11 .lut_mask = 16'h00CC;
defparam \Mod0|auto_generated|divider|divider|StageOut[51]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N18
cyclone10lp_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout  & ((\Mod0|auto_generated|divider|divider|StageOut[51]~11_combout ) # ((\Mod0|auto_generated|divider|divider|StageOut[51]~10_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout  & (((\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout ))))

	.dataa(\Mod0|auto_generated|divider|divider|StageOut[51]~11_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[51]~10_combout ),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[3]~2_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'hEEF0;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N2
cyclone10lp_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[51]~10_combout ) # ((\Mod1|auto_generated|divider|divider|StageOut[51]~11_combout )))) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout  & (((\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[51]~10_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[51]~11_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_8_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~1 .lut_mask = 16'hEFE0;
defparam \Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N30
cyclone10lp_lcell_comb \Selector3~2 (
// Equation(s):
// \Selector3~2_combout  = (\presentState.READ~q  & ((\Selector3~1_combout ))) # (!\presentState.READ~q  & (\Selector3~0_combout ))

	.dataa(gnd),
	.datab(\Selector3~0_combout ),
	.datac(\presentState.READ~q ),
	.datad(\Selector3~1_combout ),
	.cin(gnd),
	.combout(\Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~2 .lut_mask = 16'hFC0C;
defparam \Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N31
dffeas \i2c_clock_cycles[3] (
	.clk(!\i2c_sclk_local_200khz~q ),
	.d(\Selector3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i2c_clock_cycles[3]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_clock_cycles[3] .is_wysiwyg = "true";
defparam \i2c_clock_cycles[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cyclone10lp_lcell_comb \Add2~3 (
// Equation(s):
// \Add2~3_combout  = (!i2c_clock_cycles[0]) # (!i2c_clock_cycles[2])

	.dataa(i2c_clock_cycles[2]),
	.datab(gnd),
	.datac(i2c_clock_cycles[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Add2~3_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~3 .lut_mask = 16'h5F5F;
defparam \Add2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N10
cyclone10lp_lcell_comb \Add2~4 (
// Equation(s):
// \Add2~4_combout  = i2c_clock_cycles[4] $ (((i2c_clock_cycles[1] & (i2c_clock_cycles[3] & !\Add2~3_combout ))))

	.dataa(i2c_clock_cycles[1]),
	.datab(i2c_clock_cycles[3]),
	.datac(i2c_clock_cycles[4]),
	.datad(\Add2~3_combout ),
	.cin(gnd),
	.combout(\Add2~4_combout ),
	.cout());
// synopsys translate_off
defparam \Add2~4 .lut_mask = 16'hF078;
defparam \Add2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N20
cyclone10lp_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[52]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[52]~9_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout  & !\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[3]~2_combout ),
	.datac(gnd),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[52]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~9 .lut_mask = 16'h00CC;
defparam \Mod0|auto_generated|divider|divider|StageOut[52]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N0
cyclone10lp_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout  & (((\Mod0|auto_generated|divider|divider|StageOut[52]~8_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[52]~9_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout  & (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[4]~4_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[52]~8_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[52]~9_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~1 .lut_mask = 16'hFCAA;
defparam \Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N8
cyclone10lp_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[52]~9_combout ) # ((\Mod1|auto_generated|divider|divider|StageOut[52]~8_combout )))) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout  & (((\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[52]~9_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_8_result_int[4]~6_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[52]~8_combout ),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'hFCAC;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N10
cyclone10lp_lcell_comb \Selector2~2 (
// Equation(s):
// \Selector2~2_combout  = (\presentState.READ~q  & ((\Selector2~0_combout ))) # (!\presentState.READ~q  & (\Selector2~1_combout ))

	.dataa(\presentState.READ~q ),
	.datab(gnd),
	.datac(\Selector2~1_combout ),
	.datad(\Selector2~0_combout ),
	.cin(gnd),
	.combout(\Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~2 .lut_mask = 16'hFA50;
defparam \Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y22_N11
dffeas \i2c_clock_cycles[4] (
	.clk(!\i2c_sclk_local_200khz~q ),
	.d(\Selector2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i2c_clock_cycles[4]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_clock_cycles[4] .is_wysiwyg = "true";
defparam \i2c_clock_cycles[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N30
cyclone10lp_lcell_comb \Equal3~0 (
// Equation(s):
// \Equal3~0_combout  = (!i2c_clock_cycles[4] & (!i2c_clock_cycles[2] & !i2c_clock_cycles[3]))

	.dataa(i2c_clock_cycles[4]),
	.datab(gnd),
	.datac(i2c_clock_cycles[2]),
	.datad(i2c_clock_cycles[3]),
	.cin(gnd),
	.combout(\Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~0 .lut_mask = 16'h0005;
defparam \Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N18
cyclone10lp_lcell_comb \Equal3~1 (
// Equation(s):
// \Equal3~1_combout  = (\Equal3~0_combout  & (i2c_clock_cycles[1] & (i2c_clock_cycles[0] & i2c_clock_cycles[5])))

	.dataa(\Equal3~0_combout ),
	.datab(i2c_clock_cycles[1]),
	.datac(i2c_clock_cycles[0]),
	.datad(i2c_clock_cycles[5]),
	.cin(gnd),
	.combout(\Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal3~1 .lut_mask = 16'h8000;
defparam \Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N1
cyclone10lp_io_ibuf \reset_n~input (
	.i(reset_n),
	.ibar(gnd),
	.o(\reset_n~input_o ));
// synopsys translate_off
defparam \reset_n~input .bus_hold = "false";
defparam \reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X31_Y22_N23
dffeas \presentState.RESET (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\reset_n~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\presentState.RESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \presentState.RESET .is_wysiwyg = "true";
defparam \presentState.RESET .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N6
cyclone10lp_lcell_comb \presentState~28 (
// Equation(s):
// \presentState~28_combout  = (\reset_n~input_o  & !\presentState.RESET~q )

	.dataa(\reset_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\presentState.RESET~q ),
	.cin(gnd),
	.combout(\presentState~28_combout ),
	.cout());
// synopsys translate_off
defparam \presentState~28 .lut_mask = 16'h00AA;
defparam \presentState~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N7
dffeas \presentState.WAIT_RDWR (
	.clk(!\i2c_sclk_local_200khz~q ),
	.d(\presentState~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\presentState.WAIT_RDWR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \presentState.WAIT_RDWR .is_wysiwyg = "true";
defparam \presentState.WAIT_RDWR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N18
cyclone10lp_lcell_comb \presentState~26 (
// Equation(s):
// \presentState~26_combout  = (\presentState.WAIT_RDWR~q  & \reset_n~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\presentState.WAIT_RDWR~q ),
	.datad(\reset_n~input_o ),
	.cin(gnd),
	.combout(\presentState~26_combout ),
	.cout());
// synopsys translate_off
defparam \presentState~26 .lut_mask = 16'hF000;
defparam \presentState~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N8
cyclone10lp_lcell_comb \presentState.START_WR~feeder (
// Equation(s):
// \presentState.START_WR~feeder_combout  = \presentState~26_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\presentState~26_combout ),
	.cin(gnd),
	.combout(\presentState.START_WR~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \presentState.START_WR~feeder .lut_mask = 16'hFF00;
defparam \presentState.START_WR~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y22_N9
dffeas \presentState.START_WR (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\presentState.START_WR~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\presentState.START_WR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \presentState.START_WR .is_wysiwyg = "true";
defparam \presentState.START_WR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N20
cyclone10lp_lcell_comb \presentState~30 (
// Equation(s):
// \presentState~30_combout  = (\reset_n~input_o  & \presentState.START_WR~q )

	.dataa(\reset_n~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\presentState.START_WR~q ),
	.cin(gnd),
	.combout(\presentState~30_combout ),
	.cout());
// synopsys translate_off
defparam \presentState~30 .lut_mask = 16'hAA00;
defparam \presentState~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N21
dffeas \presentState.START_WR_READY (
	.clk(!\i2c_sclk_local_200khz~q ),
	.d(\presentState~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\presentState.START_WR_READY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \presentState.START_WR_READY .is_wysiwyg = "true";
defparam \presentState.START_WR_READY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N4
cyclone10lp_lcell_comb \presentState~25 (
// Equation(s):
// \presentState~25_combout  = (\presentState.START_WR_READY~q  & \reset_n~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\presentState.START_WR_READY~q ),
	.datad(\reset_n~input_o ),
	.cin(gnd),
	.combout(\presentState~25_combout ),
	.cout());
// synopsys translate_off
defparam \presentState~25 .lut_mask = 16'hF000;
defparam \presentState~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N5
dffeas \presentState.START_WR_STABLE (
	.clk(!\i2c_sclk_local_200khz~q ),
	.d(\presentState~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\presentState.START_WR_STABLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \presentState.START_WR_STABLE .is_wysiwyg = "true";
defparam \presentState.START_WR_STABLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N8
cyclone10lp_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\presentState.START_WR_STABLE~q ) # ((!\Equal3~1_combout  & \presentState.WRITE~q ))

	.dataa(\Equal3~1_combout ),
	.datab(gnd),
	.datac(\presentState.WRITE~q ),
	.datad(\presentState.START_WR_STABLE~q ),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'hFF50;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N9
dffeas \presentState.WRITE (
	.clk(!\i2c_sclk_local_200khz~q ),
	.d(\Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\presentState.WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \presentState.WRITE .is_wysiwyg = "true";
defparam \presentState.WRITE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N16
cyclone10lp_lcell_comb \WideOr7~0 (
// Equation(s):
// \WideOr7~0_combout  = (\presentState.READ~q ) # (\presentState.WRITE~q )

	.dataa(\presentState.READ~q ),
	.datab(\presentState.WRITE~q ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr7~0 .lut_mask = 16'hEEEE;
defparam \WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N15
dffeas \i2c_clock_cycles[0] (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(gnd),
	.asdata(\i2c_clock_cycles[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i2c_clock_cycles[0]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_clock_cycles[0] .is_wysiwyg = "true";
defparam \i2c_clock_cycles[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N28
cyclone10lp_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[49]~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[49]~13_combout  = (\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout  & (i2c_clock_cycles[0] $ (i2c_clock_cycles[1])))

	.dataa(i2c_clock_cycles[0]),
	.datab(gnd),
	.datac(i2c_clock_cycles[1]),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_7_result_int[7]~12_combout ),
	.cin(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[49]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[49]~13 .lut_mask = 16'h5A00;
defparam \Mod1|auto_generated|divider|divider|StageOut[49]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N4
cyclone10lp_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout  & (((\Mod1|auto_generated|divider|divider|StageOut[49]~14_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[49]~13_combout )))) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout  & (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ))

	.dataa(\Mod1|auto_generated|divider|divider|add_sub_8_result_int[1]~0_combout ),
	.datab(\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout ),
	.datac(\Mod1|auto_generated|divider|divider|StageOut[49]~14_combout ),
	.datad(\Mod1|auto_generated|divider|divider|StageOut[49]~13_combout ),
	.cin(gnd),
	.combout(\Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~1 .lut_mask = 16'hEEE2;
defparam \Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N10
cyclone10lp_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[49]~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[49]~13_combout  = (\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout  & (i2c_clock_cycles[0] $ (i2c_clock_cycles[1])))

	.dataa(i2c_clock_cycles[0]),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout ),
	.datac(gnd),
	.datad(i2c_clock_cycles[1]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[49]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~13 .lut_mask = 16'h4488;
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N30
cyclone10lp_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~14 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~14_combout  = i2c_clock_cycles[1] $ (i2c_clock_cycles[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(i2c_clock_cycles[1]),
	.datad(i2c_clock_cycles[0]),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~14 .lut_mask = 16'h0FF0;
defparam \Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N24
cyclone10lp_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[49]~14 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[49]~14_combout  = (!\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout  & \Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~14_combout )

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[7]~10_combout ),
	.datab(gnd),
	.datac(\Mod0|auto_generated|divider|divider|add_sub_7_result_int[0]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[49]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~14 .lut_mask = 16'h5050;
defparam \Mod0|auto_generated|divider|divider|StageOut[49]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N26
cyclone10lp_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~12 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout  = (\Mod0|auto_generated|divider|divider|StageOut[49]~13_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[49]~14_combout )

	.dataa(gnd),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[49]~13_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[49]~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~12 .lut_mask = 16'hFCFC;
defparam \Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N22
cyclone10lp_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout  & (((\Mod0|auto_generated|divider|divider|StageOut[49]~14_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[49]~13_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout  & (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout ),
	.datab(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[1]~12_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[49]~14_combout ),
	.datad(\Mod0|auto_generated|divider|divider|StageOut[49]~13_combout ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'hEEE4;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cyclone10lp_lcell_comb \Selector5~2 (
// Equation(s):
// \Selector5~2_combout  = (\presentState.READ~q  & (\Selector5~1_combout )) # (!\presentState.READ~q  & ((\Selector5~0_combout )))

	.dataa(\Selector5~1_combout ),
	.datab(\Selector5~0_combout ),
	.datac(gnd),
	.datad(\presentState.READ~q ),
	.cin(gnd),
	.combout(\Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~2 .lut_mask = 16'hAACC;
defparam \Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y22_N7
dffeas \i2c_clock_cycles[1] (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\Selector5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i2c_clock_cycles[1]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_clock_cycles[1] .is_wysiwyg = "true";
defparam \i2c_clock_cycles[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N26
cyclone10lp_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = (i2c_clock_cycles[5] & (!i2c_clock_cycles[1] & !i2c_clock_cycles[3]))

	.dataa(gnd),
	.datab(i2c_clock_cycles[5]),
	.datac(i2c_clock_cycles[1]),
	.datad(i2c_clock_cycles[3]),
	.cin(gnd),
	.combout(\Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~0 .lut_mask = 16'h000C;
defparam \Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
cyclone10lp_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = (\Selector11~0_combout  & (i2c_clock_cycles[2] & (i2c_clock_cycles[0] & i2c_clock_cycles[4])))

	.dataa(\Selector11~0_combout ),
	.datab(i2c_clock_cycles[2]),
	.datac(i2c_clock_cycles[0]),
	.datad(i2c_clock_cycles[4]),
	.cin(gnd),
	.combout(\Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal5~0 .lut_mask = 16'h8000;
defparam \Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N6
cyclone10lp_lcell_comb \presentState~27 (
// Equation(s):
// \presentState~27_combout  = (\Equal3~1_combout  & (\presentState.WRITE~q  & \reset_n~input_o ))

	.dataa(\Equal3~1_combout ),
	.datab(gnd),
	.datac(\presentState.WRITE~q ),
	.datad(\reset_n~input_o ),
	.cin(gnd),
	.combout(\presentState~27_combout ),
	.cout());
// synopsys translate_off
defparam \presentState~27 .lut_mask = 16'hA000;
defparam \presentState~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N7
dffeas \presentState.STOP_WR (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\presentState~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\presentState.STOP_WR~q ),
	.prn(vcc));
// synopsys translate_off
defparam \presentState.STOP_WR .is_wysiwyg = "true";
defparam \presentState.STOP_WR .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N18
cyclone10lp_lcell_comb \presentState~32 (
// Equation(s):
// \presentState~32_combout  = (\presentState.STOP_WR~q  & \reset_n~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\presentState.STOP_WR~q ),
	.datad(\reset_n~input_o ),
	.cin(gnd),
	.combout(\presentState~32_combout ),
	.cout());
// synopsys translate_off
defparam \presentState~32 .lut_mask = 16'hF000;
defparam \presentState~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N19
dffeas \presentState.STOP_WR_READY (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\presentState~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\presentState.STOP_WR_READY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \presentState.STOP_WR_READY .is_wysiwyg = "true";
defparam \presentState.STOP_WR_READY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N26
cyclone10lp_lcell_comb \presentState~24 (
// Equation(s):
// \presentState~24_combout  = (\presentState.STOP_WR_READY~q  & \reset_n~input_o )

	.dataa(gnd),
	.datab(\presentState.STOP_WR_READY~q ),
	.datac(gnd),
	.datad(\reset_n~input_o ),
	.cin(gnd),
	.combout(\presentState~24_combout ),
	.cout());
// synopsys translate_off
defparam \presentState~24 .lut_mask = 16'hCC00;
defparam \presentState~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N27
dffeas \presentState.STOP_WR_STABLE (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\presentState~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\presentState.STOP_WR_STABLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \presentState.STOP_WR_STABLE .is_wysiwyg = "true";
defparam \presentState.STOP_WR_STABLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cyclone10lp_lcell_comb \presentState~29 (
// Equation(s):
// \presentState~29_combout  = (\Equal5~0_combout  & (\presentState.READ~q  & \reset_n~input_o ))

	.dataa(\Equal5~0_combout ),
	.datab(gnd),
	.datac(\presentState.READ~q ),
	.datad(\reset_n~input_o ),
	.cin(gnd),
	.combout(\presentState~29_combout ),
	.cout());
// synopsys translate_off
defparam \presentState~29 .lut_mask = 16'hA000;
defparam \presentState~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N13
dffeas \presentState.STOP_READ (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\presentState~29_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\presentState.STOP_READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \presentState.STOP_READ .is_wysiwyg = "true";
defparam \presentState.STOP_READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N18
cyclone10lp_lcell_comb \presentState~23 (
// Equation(s):
// \presentState~23_combout  = (\presentState.STOP_READ~q  & \reset_n~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\presentState.STOP_READ~q ),
	.datad(\reset_n~input_o ),
	.cin(gnd),
	.combout(\presentState~23_combout ),
	.cout());
// synopsys translate_off
defparam \presentState~23 .lut_mask = 16'hF000;
defparam \presentState~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y22_N19
dffeas \presentState.STOP_READ_READY (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\presentState~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\presentState.STOP_READ_READY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \presentState.STOP_READ_READY .is_wysiwyg = "true";
defparam \presentState.STOP_READ_READY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N0
cyclone10lp_lcell_comb \counter_last[0]~32 (
// Equation(s):
// \counter_last[0]~32_combout  = counter_last[0] $ (VCC)
// \counter_last[0]~33  = CARRY(counter_last[0])

	.dataa(gnd),
	.datab(counter_last[0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\counter_last[0]~32_combout ),
	.cout(\counter_last[0]~33 ));
// synopsys translate_off
defparam \counter_last[0]~32 .lut_mask = 16'h33CC;
defparam \counter_last[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N10
cyclone10lp_lcell_comb \Equal6~11 (
// Equation(s):
// \Equal6~11_combout  = (!counter_last[12] & (!counter_last[13] & !counter_last[11]))

	.dataa(gnd),
	.datab(counter_last[12]),
	.datac(counter_last[13]),
	.datad(counter_last[11]),
	.cin(gnd),
	.combout(\Equal6~11_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~11 .lut_mask = 16'h0003;
defparam \Equal6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N28
cyclone10lp_lcell_comb \counter_last[14]~60 (
// Equation(s):
// \counter_last[14]~60_combout  = (counter_last[14] & (\counter_last[13]~59  $ (GND))) # (!counter_last[14] & (!\counter_last[13]~59  & VCC))
// \counter_last[14]~61  = CARRY((counter_last[14] & !\counter_last[13]~59 ))

	.dataa(gnd),
	.datab(counter_last[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter_last[13]~59 ),
	.combout(\counter_last[14]~60_combout ),
	.cout(\counter_last[14]~61 ));
// synopsys translate_off
defparam \counter_last[14]~60 .lut_mask = 16'hC30C;
defparam \counter_last[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N30
cyclone10lp_lcell_comb \counter_last[15]~62 (
// Equation(s):
// \counter_last[15]~62_combout  = (counter_last[15] & (!\counter_last[14]~61 )) # (!counter_last[15] & ((\counter_last[14]~61 ) # (GND)))
// \counter_last[15]~63  = CARRY((!\counter_last[14]~61 ) # (!counter_last[15]))

	.dataa(counter_last[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter_last[14]~61 ),
	.combout(\counter_last[15]~62_combout ),
	.cout(\counter_last[15]~63 ));
// synopsys translate_off
defparam \counter_last[15]~62 .lut_mask = 16'h5A5F;
defparam \counter_last[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y3_N31
dffeas \counter_last[15] (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\counter_last[15]~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(\presentState.STOP_READ_STABLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_last[15]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_last[15] .is_wysiwyg = "true";
defparam \counter_last[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N0
cyclone10lp_lcell_comb \counter_last[16]~64 (
// Equation(s):
// \counter_last[16]~64_combout  = (counter_last[16] & (\counter_last[15]~63  $ (GND))) # (!counter_last[16] & (!\counter_last[15]~63  & VCC))
// \counter_last[16]~65  = CARRY((counter_last[16] & !\counter_last[15]~63 ))

	.dataa(gnd),
	.datab(counter_last[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter_last[15]~63 ),
	.combout(\counter_last[16]~64_combout ),
	.cout(\counter_last[16]~65 ));
// synopsys translate_off
defparam \counter_last[16]~64 .lut_mask = 16'hC30C;
defparam \counter_last[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y2_N1
dffeas \counter_last[16] (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\counter_last[16]~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(\presentState.STOP_READ_STABLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_last[16]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_last[16] .is_wysiwyg = "true";
defparam \counter_last[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N2
cyclone10lp_lcell_comb \counter_last[17]~66 (
// Equation(s):
// \counter_last[17]~66_combout  = (counter_last[17] & (!\counter_last[16]~65 )) # (!counter_last[17] & ((\counter_last[16]~65 ) # (GND)))
// \counter_last[17]~67  = CARRY((!\counter_last[16]~65 ) # (!counter_last[17]))

	.dataa(gnd),
	.datab(counter_last[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter_last[16]~65 ),
	.combout(\counter_last[17]~66_combout ),
	.cout(\counter_last[17]~67 ));
// synopsys translate_off
defparam \counter_last[17]~66 .lut_mask = 16'h3C3F;
defparam \counter_last[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y2_N3
dffeas \counter_last[17] (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\counter_last[17]~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(\presentState.STOP_READ_STABLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_last[17]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_last[17] .is_wysiwyg = "true";
defparam \counter_last[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N4
cyclone10lp_lcell_comb \counter_last[18]~68 (
// Equation(s):
// \counter_last[18]~68_combout  = (counter_last[18] & (\counter_last[17]~67  $ (GND))) # (!counter_last[18] & (!\counter_last[17]~67  & VCC))
// \counter_last[18]~69  = CARRY((counter_last[18] & !\counter_last[17]~67 ))

	.dataa(gnd),
	.datab(counter_last[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter_last[17]~67 ),
	.combout(\counter_last[18]~68_combout ),
	.cout(\counter_last[18]~69 ));
// synopsys translate_off
defparam \counter_last[18]~68 .lut_mask = 16'hC30C;
defparam \counter_last[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y2_N5
dffeas \counter_last[18] (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\counter_last[18]~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(\presentState.STOP_READ_STABLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_last[18]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_last[18] .is_wysiwyg = "true";
defparam \counter_last[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N6
cyclone10lp_lcell_comb \counter_last[19]~70 (
// Equation(s):
// \counter_last[19]~70_combout  = (counter_last[19] & (!\counter_last[18]~69 )) # (!counter_last[19] & ((\counter_last[18]~69 ) # (GND)))
// \counter_last[19]~71  = CARRY((!\counter_last[18]~69 ) # (!counter_last[19]))

	.dataa(counter_last[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter_last[18]~69 ),
	.combout(\counter_last[19]~70_combout ),
	.cout(\counter_last[19]~71 ));
// synopsys translate_off
defparam \counter_last[19]~70 .lut_mask = 16'h5A5F;
defparam \counter_last[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y2_N7
dffeas \counter_last[19] (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\counter_last[19]~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(\presentState.STOP_READ_STABLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_last[19]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_last[19] .is_wysiwyg = "true";
defparam \counter_last[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N8
cyclone10lp_lcell_comb \counter_last[20]~72 (
// Equation(s):
// \counter_last[20]~72_combout  = (counter_last[20] & (\counter_last[19]~71  $ (GND))) # (!counter_last[20] & (!\counter_last[19]~71  & VCC))
// \counter_last[20]~73  = CARRY((counter_last[20] & !\counter_last[19]~71 ))

	.dataa(gnd),
	.datab(counter_last[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter_last[19]~71 ),
	.combout(\counter_last[20]~72_combout ),
	.cout(\counter_last[20]~73 ));
// synopsys translate_off
defparam \counter_last[20]~72 .lut_mask = 16'hC30C;
defparam \counter_last[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y2_N9
dffeas \counter_last[20] (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\counter_last[20]~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(\presentState.STOP_READ_STABLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_last[20]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_last[20] .is_wysiwyg = "true";
defparam \counter_last[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N10
cyclone10lp_lcell_comb \counter_last[21]~74 (
// Equation(s):
// \counter_last[21]~74_combout  = (counter_last[21] & (!\counter_last[20]~73 )) # (!counter_last[21] & ((\counter_last[20]~73 ) # (GND)))
// \counter_last[21]~75  = CARRY((!\counter_last[20]~73 ) # (!counter_last[21]))

	.dataa(counter_last[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter_last[20]~73 ),
	.combout(\counter_last[21]~74_combout ),
	.cout(\counter_last[21]~75 ));
// synopsys translate_off
defparam \counter_last[21]~74 .lut_mask = 16'h5A5F;
defparam \counter_last[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y2_N11
dffeas \counter_last[21] (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\counter_last[21]~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(\presentState.STOP_READ_STABLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_last[21]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_last[21] .is_wysiwyg = "true";
defparam \counter_last[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N12
cyclone10lp_lcell_comb \counter_last[22]~76 (
// Equation(s):
// \counter_last[22]~76_combout  = (counter_last[22] & (\counter_last[21]~75  $ (GND))) # (!counter_last[22] & (!\counter_last[21]~75  & VCC))
// \counter_last[22]~77  = CARRY((counter_last[22] & !\counter_last[21]~75 ))

	.dataa(counter_last[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter_last[21]~75 ),
	.combout(\counter_last[22]~76_combout ),
	.cout(\counter_last[22]~77 ));
// synopsys translate_off
defparam \counter_last[22]~76 .lut_mask = 16'hA50A;
defparam \counter_last[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y2_N13
dffeas \counter_last[22] (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\counter_last[22]~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(\presentState.STOP_READ_STABLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_last[22]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_last[22] .is_wysiwyg = "true";
defparam \counter_last[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N14
cyclone10lp_lcell_comb \counter_last[23]~78 (
// Equation(s):
// \counter_last[23]~78_combout  = (counter_last[23] & (!\counter_last[22]~77 )) # (!counter_last[23] & ((\counter_last[22]~77 ) # (GND)))
// \counter_last[23]~79  = CARRY((!\counter_last[22]~77 ) # (!counter_last[23]))

	.dataa(gnd),
	.datab(counter_last[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter_last[22]~77 ),
	.combout(\counter_last[23]~78_combout ),
	.cout(\counter_last[23]~79 ));
// synopsys translate_off
defparam \counter_last[23]~78 .lut_mask = 16'h3C3F;
defparam \counter_last[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y2_N15
dffeas \counter_last[23] (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\counter_last[23]~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(\presentState.STOP_READ_STABLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_last[23]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_last[23] .is_wysiwyg = "true";
defparam \counter_last[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N16
cyclone10lp_lcell_comb \counter_last[24]~80 (
// Equation(s):
// \counter_last[24]~80_combout  = (counter_last[24] & (\counter_last[23]~79  $ (GND))) # (!counter_last[24] & (!\counter_last[23]~79  & VCC))
// \counter_last[24]~81  = CARRY((counter_last[24] & !\counter_last[23]~79 ))

	.dataa(gnd),
	.datab(counter_last[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter_last[23]~79 ),
	.combout(\counter_last[24]~80_combout ),
	.cout(\counter_last[24]~81 ));
// synopsys translate_off
defparam \counter_last[24]~80 .lut_mask = 16'hC30C;
defparam \counter_last[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y2_N17
dffeas \counter_last[24] (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\counter_last[24]~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(\presentState.STOP_READ_STABLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_last[24]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_last[24] .is_wysiwyg = "true";
defparam \counter_last[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N18
cyclone10lp_lcell_comb \counter_last[25]~82 (
// Equation(s):
// \counter_last[25]~82_combout  = (counter_last[25] & (!\counter_last[24]~81 )) # (!counter_last[25] & ((\counter_last[24]~81 ) # (GND)))
// \counter_last[25]~83  = CARRY((!\counter_last[24]~81 ) # (!counter_last[25]))

	.dataa(gnd),
	.datab(counter_last[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter_last[24]~81 ),
	.combout(\counter_last[25]~82_combout ),
	.cout(\counter_last[25]~83 ));
// synopsys translate_off
defparam \counter_last[25]~82 .lut_mask = 16'h3C3F;
defparam \counter_last[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y2_N19
dffeas \counter_last[25] (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\counter_last[25]~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(\presentState.STOP_READ_STABLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_last[25]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_last[25] .is_wysiwyg = "true";
defparam \counter_last[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N20
cyclone10lp_lcell_comb \counter_last[26]~84 (
// Equation(s):
// \counter_last[26]~84_combout  = (counter_last[26] & (\counter_last[25]~83  $ (GND))) # (!counter_last[26] & (!\counter_last[25]~83  & VCC))
// \counter_last[26]~85  = CARRY((counter_last[26] & !\counter_last[25]~83 ))

	.dataa(gnd),
	.datab(counter_last[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter_last[25]~83 ),
	.combout(\counter_last[26]~84_combout ),
	.cout(\counter_last[26]~85 ));
// synopsys translate_off
defparam \counter_last[26]~84 .lut_mask = 16'hC30C;
defparam \counter_last[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y2_N21
dffeas \counter_last[26] (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\counter_last[26]~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(\presentState.STOP_READ_STABLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_last[26]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_last[26] .is_wysiwyg = "true";
defparam \counter_last[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N6
cyclone10lp_lcell_comb \Equal6~3 (
// Equation(s):
// \Equal6~3_combout  = (!counter_last[25] & (!counter_last[24] & (!counter_last[23] & !counter_last[26])))

	.dataa(counter_last[25]),
	.datab(counter_last[24]),
	.datac(counter_last[23]),
	.datad(counter_last[26]),
	.cin(gnd),
	.combout(\Equal6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~3 .lut_mask = 16'h0001;
defparam \Equal6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N22
cyclone10lp_lcell_comb \counter_last[27]~86 (
// Equation(s):
// \counter_last[27]~86_combout  = (counter_last[27] & (!\counter_last[26]~85 )) # (!counter_last[27] & ((\counter_last[26]~85 ) # (GND)))
// \counter_last[27]~87  = CARRY((!\counter_last[26]~85 ) # (!counter_last[27]))

	.dataa(counter_last[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter_last[26]~85 ),
	.combout(\counter_last[27]~86_combout ),
	.cout(\counter_last[27]~87 ));
// synopsys translate_off
defparam \counter_last[27]~86 .lut_mask = 16'h5A5F;
defparam \counter_last[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y2_N23
dffeas \counter_last[27] (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\counter_last[27]~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(\presentState.STOP_READ_STABLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_last[27]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_last[27] .is_wysiwyg = "true";
defparam \counter_last[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N24
cyclone10lp_lcell_comb \counter_last[28]~88 (
// Equation(s):
// \counter_last[28]~88_combout  = (counter_last[28] & (\counter_last[27]~87  $ (GND))) # (!counter_last[28] & (!\counter_last[27]~87  & VCC))
// \counter_last[28]~89  = CARRY((counter_last[28] & !\counter_last[27]~87 ))

	.dataa(gnd),
	.datab(counter_last[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter_last[27]~87 ),
	.combout(\counter_last[28]~88_combout ),
	.cout(\counter_last[28]~89 ));
// synopsys translate_off
defparam \counter_last[28]~88 .lut_mask = 16'hC30C;
defparam \counter_last[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y2_N25
dffeas \counter_last[28] (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\counter_last[28]~88_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(\presentState.STOP_READ_STABLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_last[28]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_last[28] .is_wysiwyg = "true";
defparam \counter_last[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N26
cyclone10lp_lcell_comb \counter_last[29]~90 (
// Equation(s):
// \counter_last[29]~90_combout  = (counter_last[29] & (!\counter_last[28]~89 )) # (!counter_last[29] & ((\counter_last[28]~89 ) # (GND)))
// \counter_last[29]~91  = CARRY((!\counter_last[28]~89 ) # (!counter_last[29]))

	.dataa(counter_last[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter_last[28]~89 ),
	.combout(\counter_last[29]~90_combout ),
	.cout(\counter_last[29]~91 ));
// synopsys translate_off
defparam \counter_last[29]~90 .lut_mask = 16'h5A5F;
defparam \counter_last[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y2_N27
dffeas \counter_last[29] (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\counter_last[29]~90_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(\presentState.STOP_READ_STABLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_last[29]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_last[29] .is_wysiwyg = "true";
defparam \counter_last[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N28
cyclone10lp_lcell_comb \counter_last[30]~92 (
// Equation(s):
// \counter_last[30]~92_combout  = (counter_last[30] & (\counter_last[29]~91  $ (GND))) # (!counter_last[30] & (!\counter_last[29]~91  & VCC))
// \counter_last[30]~93  = CARRY((counter_last[30] & !\counter_last[29]~91 ))

	.dataa(gnd),
	.datab(counter_last[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter_last[29]~91 ),
	.combout(\counter_last[30]~92_combout ),
	.cout(\counter_last[30]~93 ));
// synopsys translate_off
defparam \counter_last[30]~92 .lut_mask = 16'hC30C;
defparam \counter_last[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y2_N29
dffeas \counter_last[30] (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\counter_last[30]~92_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(\presentState.STOP_READ_STABLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_last[30]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_last[30] .is_wysiwyg = "true";
defparam \counter_last[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y2_N30
cyclone10lp_lcell_comb \counter_last[31]~94 (
// Equation(s):
// \counter_last[31]~94_combout  = counter_last[31] $ (\counter_last[30]~93 )

	.dataa(counter_last[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\counter_last[30]~93 ),
	.combout(\counter_last[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \counter_last[31]~94 .lut_mask = 16'h5A5A;
defparam \counter_last[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y2_N31
dffeas \counter_last[31] (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\counter_last[31]~94_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(\presentState.STOP_READ_STABLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_last[31]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_last[31] .is_wysiwyg = "true";
defparam \counter_last[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N8
cyclone10lp_lcell_comb \Equal6~4 (
// Equation(s):
// \Equal6~4_combout  = (!counter_last[27] & (!counter_last[30] & (!counter_last[29] & !counter_last[28])))

	.dataa(counter_last[27]),
	.datab(counter_last[30]),
	.datac(counter_last[29]),
	.datad(counter_last[28]),
	.cin(gnd),
	.combout(\Equal6~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~4 .lut_mask = 16'h0001;
defparam \Equal6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N2
cyclone10lp_lcell_comb \Equal6~1 (
// Equation(s):
// \Equal6~1_combout  = (!counter_last[21] & (!counter_last[20] & (!counter_last[19] & !counter_last[22])))

	.dataa(counter_last[21]),
	.datab(counter_last[20]),
	.datac(counter_last[19]),
	.datad(counter_last[22]),
	.cin(gnd),
	.combout(\Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~1 .lut_mask = 16'h0001;
defparam \Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N28
cyclone10lp_lcell_comb \Equal6~0 (
// Equation(s):
// \Equal6~0_combout  = (!counter_last[16] & !counter_last[15])

	.dataa(gnd),
	.datab(counter_last[16]),
	.datac(gnd),
	.datad(counter_last[15]),
	.cin(gnd),
	.combout(\Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~0 .lut_mask = 16'h0033;
defparam \Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N0
cyclone10lp_lcell_comb \Equal6~2 (
// Equation(s):
// \Equal6~2_combout  = (!counter_last[18] & (\Equal6~1_combout  & (!counter_last[17] & \Equal6~0_combout )))

	.dataa(counter_last[18]),
	.datab(\Equal6~1_combout ),
	.datac(counter_last[17]),
	.datad(\Equal6~0_combout ),
	.cin(gnd),
	.combout(\Equal6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~2 .lut_mask = 16'h0400;
defparam \Equal6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N18
cyclone10lp_lcell_comb \Equal6~5 (
// Equation(s):
// \Equal6~5_combout  = (\Equal6~3_combout  & (!counter_last[31] & (\Equal6~4_combout  & \Equal6~2_combout )))

	.dataa(\Equal6~3_combout ),
	.datab(counter_last[31]),
	.datac(\Equal6~4_combout ),
	.datad(\Equal6~2_combout ),
	.cin(gnd),
	.combout(\Equal6~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~5 .lut_mask = 16'h2000;
defparam \Equal6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N16
cyclone10lp_lcell_comb \LessThan3~0 (
// Equation(s):
// \LessThan3~0_combout  = (counter_last[8]) # ((counter_last[6] & ((counter_last[4]) # (counter_last[5]))))

	.dataa(counter_last[4]),
	.datab(counter_last[6]),
	.datac(counter_last[5]),
	.datad(counter_last[8]),
	.cin(gnd),
	.combout(\LessThan3~0_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~0 .lut_mask = 16'hFFC8;
defparam \LessThan3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N22
cyclone10lp_lcell_comb \LessThan3~1 (
// Equation(s):
// \LessThan3~1_combout  = (((!counter_last[7] & !\LessThan3~0_combout )) # (!counter_last[10])) # (!counter_last[9])

	.dataa(counter_last[9]),
	.datab(counter_last[10]),
	.datac(counter_last[7]),
	.datad(\LessThan3~0_combout ),
	.cin(gnd),
	.combout(\LessThan3~1_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~1 .lut_mask = 16'h777F;
defparam \LessThan3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N24
cyclone10lp_lcell_comb \LessThan3~2 (
// Equation(s):
// \LessThan3~2_combout  = ((counter_last[14] & ((!\LessThan3~1_combout ) # (!\Equal6~11_combout )))) # (!\Equal6~5_combout )

	.dataa(\Equal6~11_combout ),
	.datab(\Equal6~5_combout ),
	.datac(\LessThan3~1_combout ),
	.datad(counter_last[14]),
	.cin(gnd),
	.combout(\LessThan3~2_combout ),
	.cout());
// synopsys translate_off
defparam \LessThan3~2 .lut_mask = 16'h7F33;
defparam \LessThan3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y3_N1
dffeas \counter_last[0] (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\counter_last[0]~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(\presentState.STOP_READ_STABLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_last[0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_last[0] .is_wysiwyg = "true";
defparam \counter_last[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N2
cyclone10lp_lcell_comb \counter_last[1]~34 (
// Equation(s):
// \counter_last[1]~34_combout  = (counter_last[1] & (!\counter_last[0]~33 )) # (!counter_last[1] & ((\counter_last[0]~33 ) # (GND)))
// \counter_last[1]~35  = CARRY((!\counter_last[0]~33 ) # (!counter_last[1]))

	.dataa(gnd),
	.datab(counter_last[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter_last[0]~33 ),
	.combout(\counter_last[1]~34_combout ),
	.cout(\counter_last[1]~35 ));
// synopsys translate_off
defparam \counter_last[1]~34 .lut_mask = 16'h3C3F;
defparam \counter_last[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y3_N3
dffeas \counter_last[1] (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\counter_last[1]~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(\presentState.STOP_READ_STABLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_last[1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_last[1] .is_wysiwyg = "true";
defparam \counter_last[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N4
cyclone10lp_lcell_comb \counter_last[2]~36 (
// Equation(s):
// \counter_last[2]~36_combout  = (counter_last[2] & (\counter_last[1]~35  $ (GND))) # (!counter_last[2] & (!\counter_last[1]~35  & VCC))
// \counter_last[2]~37  = CARRY((counter_last[2] & !\counter_last[1]~35 ))

	.dataa(gnd),
	.datab(counter_last[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter_last[1]~35 ),
	.combout(\counter_last[2]~36_combout ),
	.cout(\counter_last[2]~37 ));
// synopsys translate_off
defparam \counter_last[2]~36 .lut_mask = 16'hC30C;
defparam \counter_last[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y3_N5
dffeas \counter_last[2] (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\counter_last[2]~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(\presentState.STOP_READ_STABLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_last[2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_last[2] .is_wysiwyg = "true";
defparam \counter_last[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N6
cyclone10lp_lcell_comb \counter_last[3]~38 (
// Equation(s):
// \counter_last[3]~38_combout  = (counter_last[3] & (!\counter_last[2]~37 )) # (!counter_last[3] & ((\counter_last[2]~37 ) # (GND)))
// \counter_last[3]~39  = CARRY((!\counter_last[2]~37 ) # (!counter_last[3]))

	.dataa(counter_last[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter_last[2]~37 ),
	.combout(\counter_last[3]~38_combout ),
	.cout(\counter_last[3]~39 ));
// synopsys translate_off
defparam \counter_last[3]~38 .lut_mask = 16'h5A5F;
defparam \counter_last[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y3_N7
dffeas \counter_last[3] (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\counter_last[3]~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(\presentState.STOP_READ_STABLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_last[3]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_last[3] .is_wysiwyg = "true";
defparam \counter_last[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N8
cyclone10lp_lcell_comb \counter_last[4]~40 (
// Equation(s):
// \counter_last[4]~40_combout  = (counter_last[4] & (\counter_last[3]~39  $ (GND))) # (!counter_last[4] & (!\counter_last[3]~39  & VCC))
// \counter_last[4]~41  = CARRY((counter_last[4] & !\counter_last[3]~39 ))

	.dataa(gnd),
	.datab(counter_last[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter_last[3]~39 ),
	.combout(\counter_last[4]~40_combout ),
	.cout(\counter_last[4]~41 ));
// synopsys translate_off
defparam \counter_last[4]~40 .lut_mask = 16'hC30C;
defparam \counter_last[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y3_N9
dffeas \counter_last[4] (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\counter_last[4]~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(\presentState.STOP_READ_STABLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_last[4]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_last[4] .is_wysiwyg = "true";
defparam \counter_last[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N10
cyclone10lp_lcell_comb \counter_last[5]~42 (
// Equation(s):
// \counter_last[5]~42_combout  = (counter_last[5] & (!\counter_last[4]~41 )) # (!counter_last[5] & ((\counter_last[4]~41 ) # (GND)))
// \counter_last[5]~43  = CARRY((!\counter_last[4]~41 ) # (!counter_last[5]))

	.dataa(counter_last[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter_last[4]~41 ),
	.combout(\counter_last[5]~42_combout ),
	.cout(\counter_last[5]~43 ));
// synopsys translate_off
defparam \counter_last[5]~42 .lut_mask = 16'h5A5F;
defparam \counter_last[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y3_N11
dffeas \counter_last[5] (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\counter_last[5]~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(\presentState.STOP_READ_STABLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_last[5]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_last[5] .is_wysiwyg = "true";
defparam \counter_last[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N12
cyclone10lp_lcell_comb \counter_last[6]~44 (
// Equation(s):
// \counter_last[6]~44_combout  = (counter_last[6] & (\counter_last[5]~43  $ (GND))) # (!counter_last[6] & (!\counter_last[5]~43  & VCC))
// \counter_last[6]~45  = CARRY((counter_last[6] & !\counter_last[5]~43 ))

	.dataa(counter_last[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter_last[5]~43 ),
	.combout(\counter_last[6]~44_combout ),
	.cout(\counter_last[6]~45 ));
// synopsys translate_off
defparam \counter_last[6]~44 .lut_mask = 16'hA50A;
defparam \counter_last[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y3_N13
dffeas \counter_last[6] (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\counter_last[6]~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(\presentState.STOP_READ_STABLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_last[6]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_last[6] .is_wysiwyg = "true";
defparam \counter_last[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N14
cyclone10lp_lcell_comb \counter_last[7]~46 (
// Equation(s):
// \counter_last[7]~46_combout  = (counter_last[7] & (!\counter_last[6]~45 )) # (!counter_last[7] & ((\counter_last[6]~45 ) # (GND)))
// \counter_last[7]~47  = CARRY((!\counter_last[6]~45 ) # (!counter_last[7]))

	.dataa(gnd),
	.datab(counter_last[7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter_last[6]~45 ),
	.combout(\counter_last[7]~46_combout ),
	.cout(\counter_last[7]~47 ));
// synopsys translate_off
defparam \counter_last[7]~46 .lut_mask = 16'h3C3F;
defparam \counter_last[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y3_N15
dffeas \counter_last[7] (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\counter_last[7]~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(\presentState.STOP_READ_STABLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_last[7]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_last[7] .is_wysiwyg = "true";
defparam \counter_last[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N16
cyclone10lp_lcell_comb \counter_last[8]~48 (
// Equation(s):
// \counter_last[8]~48_combout  = (counter_last[8] & (\counter_last[7]~47  $ (GND))) # (!counter_last[8] & (!\counter_last[7]~47  & VCC))
// \counter_last[8]~49  = CARRY((counter_last[8] & !\counter_last[7]~47 ))

	.dataa(gnd),
	.datab(counter_last[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter_last[7]~47 ),
	.combout(\counter_last[8]~48_combout ),
	.cout(\counter_last[8]~49 ));
// synopsys translate_off
defparam \counter_last[8]~48 .lut_mask = 16'hC30C;
defparam \counter_last[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y3_N17
dffeas \counter_last[8] (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\counter_last[8]~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(\presentState.STOP_READ_STABLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_last[8]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_last[8] .is_wysiwyg = "true";
defparam \counter_last[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N18
cyclone10lp_lcell_comb \counter_last[9]~50 (
// Equation(s):
// \counter_last[9]~50_combout  = (counter_last[9] & (!\counter_last[8]~49 )) # (!counter_last[9] & ((\counter_last[8]~49 ) # (GND)))
// \counter_last[9]~51  = CARRY((!\counter_last[8]~49 ) # (!counter_last[9]))

	.dataa(gnd),
	.datab(counter_last[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter_last[8]~49 ),
	.combout(\counter_last[9]~50_combout ),
	.cout(\counter_last[9]~51 ));
// synopsys translate_off
defparam \counter_last[9]~50 .lut_mask = 16'h3C3F;
defparam \counter_last[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y3_N19
dffeas \counter_last[9] (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\counter_last[9]~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(\presentState.STOP_READ_STABLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_last[9]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_last[9] .is_wysiwyg = "true";
defparam \counter_last[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N20
cyclone10lp_lcell_comb \counter_last[10]~52 (
// Equation(s):
// \counter_last[10]~52_combout  = (counter_last[10] & (\counter_last[9]~51  $ (GND))) # (!counter_last[10] & (!\counter_last[9]~51  & VCC))
// \counter_last[10]~53  = CARRY((counter_last[10] & !\counter_last[9]~51 ))

	.dataa(gnd),
	.datab(counter_last[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter_last[9]~51 ),
	.combout(\counter_last[10]~52_combout ),
	.cout(\counter_last[10]~53 ));
// synopsys translate_off
defparam \counter_last[10]~52 .lut_mask = 16'hC30C;
defparam \counter_last[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y3_N21
dffeas \counter_last[10] (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\counter_last[10]~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(\presentState.STOP_READ_STABLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_last[10]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_last[10] .is_wysiwyg = "true";
defparam \counter_last[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N22
cyclone10lp_lcell_comb \counter_last[11]~54 (
// Equation(s):
// \counter_last[11]~54_combout  = (counter_last[11] & (!\counter_last[10]~53 )) # (!counter_last[11] & ((\counter_last[10]~53 ) # (GND)))
// \counter_last[11]~55  = CARRY((!\counter_last[10]~53 ) # (!counter_last[11]))

	.dataa(counter_last[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter_last[10]~53 ),
	.combout(\counter_last[11]~54_combout ),
	.cout(\counter_last[11]~55 ));
// synopsys translate_off
defparam \counter_last[11]~54 .lut_mask = 16'h5A5F;
defparam \counter_last[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y3_N23
dffeas \counter_last[11] (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\counter_last[11]~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(\presentState.STOP_READ_STABLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_last[11]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_last[11] .is_wysiwyg = "true";
defparam \counter_last[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N24
cyclone10lp_lcell_comb \counter_last[12]~56 (
// Equation(s):
// \counter_last[12]~56_combout  = (counter_last[12] & (\counter_last[11]~55  $ (GND))) # (!counter_last[12] & (!\counter_last[11]~55  & VCC))
// \counter_last[12]~57  = CARRY((counter_last[12] & !\counter_last[11]~55 ))

	.dataa(gnd),
	.datab(counter_last[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter_last[11]~55 ),
	.combout(\counter_last[12]~56_combout ),
	.cout(\counter_last[12]~57 ));
// synopsys translate_off
defparam \counter_last[12]~56 .lut_mask = 16'hC30C;
defparam \counter_last[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y3_N25
dffeas \counter_last[12] (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\counter_last[12]~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(\presentState.STOP_READ_STABLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_last[12]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_last[12] .is_wysiwyg = "true";
defparam \counter_last[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y3_N26
cyclone10lp_lcell_comb \counter_last[13]~58 (
// Equation(s):
// \counter_last[13]~58_combout  = (counter_last[13] & (!\counter_last[12]~57 )) # (!counter_last[13] & ((\counter_last[12]~57 ) # (GND)))
// \counter_last[13]~59  = CARRY((!\counter_last[12]~57 ) # (!counter_last[13]))

	.dataa(counter_last[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\counter_last[12]~57 ),
	.combout(\counter_last[13]~58_combout ),
	.cout(\counter_last[13]~59 ));
// synopsys translate_off
defparam \counter_last[13]~58 .lut_mask = 16'h5A5F;
defparam \counter_last[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X36_Y3_N27
dffeas \counter_last[13] (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\counter_last[13]~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(\presentState.STOP_READ_STABLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_last[13]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_last[13] .is_wysiwyg = "true";
defparam \counter_last[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y3_N29
dffeas \counter_last[14] (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\counter_last[14]~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\LessThan3~2_combout ),
	.sload(gnd),
	.ena(\presentState.STOP_READ_STABLE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_last[14]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_last[14] .is_wysiwyg = "true";
defparam \counter_last[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N20
cyclone10lp_lcell_comb \Equal6~8 (
// Equation(s):
// \Equal6~8_combout  = (!counter_last[2] & (counter_last[4] & (!counter_last[3] & !counter_last[1])))

	.dataa(counter_last[2]),
	.datab(counter_last[4]),
	.datac(counter_last[3]),
	.datad(counter_last[1]),
	.cin(gnd),
	.combout(\Equal6~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~8 .lut_mask = 16'h0004;
defparam \Equal6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N30
cyclone10lp_lcell_comb \Equal6~9 (
// Equation(s):
// \Equal6~9_combout  = (counter_last[14] & (!counter_last[5] & (counter_last[6] & \Equal6~8_combout )))

	.dataa(counter_last[14]),
	.datab(counter_last[5]),
	.datac(counter_last[6]),
	.datad(\Equal6~8_combout ),
	.cin(gnd),
	.combout(\Equal6~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~9 .lut_mask = 16'h2000;
defparam \Equal6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N4
cyclone10lp_lcell_comb \Equal6~6 (
// Equation(s):
// \Equal6~6_combout  = (!counter_last[0] & (!counter_last[12] & (!counter_last[13] & !counter_last[11])))

	.dataa(counter_last[0]),
	.datab(counter_last[12]),
	.datac(counter_last[13]),
	.datad(counter_last[11]),
	.cin(gnd),
	.combout(\Equal6~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~6 .lut_mask = 16'h0001;
defparam \Equal6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N14
cyclone10lp_lcell_comb \Equal6~7 (
// Equation(s):
// \Equal6~7_combout  = (counter_last[9] & (!counter_last[7] & (counter_last[10] & !counter_last[8])))

	.dataa(counter_last[9]),
	.datab(counter_last[7]),
	.datac(counter_last[10]),
	.datad(counter_last[8]),
	.cin(gnd),
	.combout(\Equal6~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~7 .lut_mask = 16'h0020;
defparam \Equal6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y4_N12
cyclone10lp_lcell_comb \Equal6~10 (
// Equation(s):
// \Equal6~10_combout  = (\Equal6~9_combout  & (\Equal6~6_combout  & (\Equal6~7_combout  & \Equal6~5_combout )))

	.dataa(\Equal6~9_combout ),
	.datab(\Equal6~6_combout ),
	.datac(\Equal6~7_combout ),
	.datad(\Equal6~5_combout ),
	.cin(gnd),
	.combout(\Equal6~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal6~10 .lut_mask = 16'h8000;
defparam \Equal6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N22
cyclone10lp_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (\presentState.STOP_READ_READY~q ) # ((\presentState.STOP_READ_STABLE~q  & !\Equal6~10_combout ))

	.dataa(gnd),
	.datab(\presentState.STOP_READ_READY~q ),
	.datac(\presentState.STOP_READ_STABLE~q ),
	.datad(\Equal6~10_combout ),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'hCCFC;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N23
dffeas \presentState.STOP_READ_STABLE (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\presentState.STOP_READ_STABLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \presentState.STOP_READ_STABLE .is_wysiwyg = "true";
defparam \presentState.STOP_READ_STABLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N0
cyclone10lp_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (\presentState.STOP_WR_STABLE~q ) # ((\presentState.STOP_READ_STABLE~q  & \Equal6~10_combout ))

	.dataa(\presentState.STOP_WR_STABLE~q ),
	.datab(gnd),
	.datac(\presentState.STOP_READ_STABLE~q ),
	.datad(\Equal6~10_combout ),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'hFAAA;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N1
dffeas \presentState.START_READ (
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\presentState.START_READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \presentState.START_READ .is_wysiwyg = "true";
defparam \presentState.START_READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N12
cyclone10lp_lcell_comb \presentState~22 (
// Equation(s):
// \presentState~22_combout  = (\presentState.START_READ~q  & \reset_n~input_o )

	.dataa(gnd),
	.datab(\presentState.START_READ~q ),
	.datac(gnd),
	.datad(\reset_n~input_o ),
	.cin(gnd),
	.combout(\presentState~22_combout ),
	.cout());
// synopsys translate_off
defparam \presentState~22 .lut_mask = 16'hCC00;
defparam \presentState~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N13
dffeas \presentState.START_READ_READY (
	.clk(!\i2c_sclk_local_200khz~q ),
	.d(\presentState~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\presentState.START_READ_READY~q ),
	.prn(vcc));
// synopsys translate_off
defparam \presentState.START_READ_READY .is_wysiwyg = "true";
defparam \presentState.START_READ_READY .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N4
cyclone10lp_lcell_comb \presentState~31 (
// Equation(s):
// \presentState~31_combout  = (\presentState.START_READ_READY~q  & \reset_n~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\presentState.START_READ_READY~q ),
	.datad(\reset_n~input_o ),
	.cin(gnd),
	.combout(\presentState~31_combout ),
	.cout());
// synopsys translate_off
defparam \presentState~31 .lut_mask = 16'hF000;
defparam \presentState~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N5
dffeas \presentState.START_READ_STABLE (
	.clk(!\i2c_sclk_local_200khz~q ),
	.d(\presentState~31_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\presentState.START_READ_STABLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \presentState.START_READ_STABLE .is_wysiwyg = "true";
defparam \presentState.START_READ_STABLE .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N2
cyclone10lp_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (\presentState.START_READ_STABLE~q ) # ((!\Equal5~0_combout  & \presentState.READ~q ))

	.dataa(gnd),
	.datab(\Equal5~0_combout ),
	.datac(\presentState.READ~q ),
	.datad(\presentState.START_READ_STABLE~q ),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'hFF30;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y22_N3
dffeas \presentState.READ (
	.clk(!\i2c_sclk_local_200khz~q ),
	.d(\Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\reset_n~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\presentState.READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \presentState.READ .is_wysiwyg = "true";
defparam \presentState.READ .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N6
cyclone10lp_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = (\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout  & ((\Mod1|auto_generated|divider|divider|StageOut[53]~7_combout ) # ((\Mod1|auto_generated|divider|divider|StageOut[53]~16_combout )))) # 
// (!\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout  & (((\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ))))

	.dataa(\Mod1|auto_generated|divider|divider|StageOut[53]~7_combout ),
	.datab(\Mod1|auto_generated|divider|divider|StageOut[53]~16_combout ),
	.datac(\Mod1|auto_generated|divider|divider|add_sub_8_result_int[7]~12_combout ),
	.datad(\Mod1|auto_generated|divider|divider|add_sub_8_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~1 .lut_mask = 16'hEFE0;
defparam \Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N28
cyclone10lp_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout  & (((\Mod0|auto_generated|divider|divider|StageOut[53]~7_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[53]~16_combout )))) # 
// (!\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout  & (\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout ))

	.dataa(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[5]~6_combout ),
	.datab(\Mod0|auto_generated|divider|divider|StageOut[53]~7_combout ),
	.datac(\Mod0|auto_generated|divider|divider|StageOut[53]~16_combout ),
	.datad(\Mod0|auto_generated|divider|divider|add_sub_8_result_int[7]~10_combout ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'hFCAA;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y22_N24
cyclone10lp_lcell_comb \Selector1~2 (
// Equation(s):
// \Selector1~2_combout  = (\presentState.READ~q  & (\Selector1~1_combout )) # (!\presentState.READ~q  & ((\Selector1~0_combout )))

	.dataa(gnd),
	.datab(\presentState.READ~q ),
	.datac(\Selector1~1_combout ),
	.datad(\Selector1~0_combout ),
	.cin(gnd),
	.combout(\Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~2 .lut_mask = 16'hF3C0;
defparam \Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y22_N25
dffeas \i2c_clock_cycles[5] (
	.clk(!\i2c_sclk_local_200khz~q ),
	.d(\Selector1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr7~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(i2c_clock_cycles[5]),
	.prn(vcc));
// synopsys translate_off
defparam \i2c_clock_cycles[5] .is_wysiwyg = "true";
defparam \i2c_clock_cycles[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cyclone10lp_lcell_comb \Selector11~2 (
// Equation(s):
// \Selector11~2_combout  = (i2c_clock_cycles[2] & (\presentState.READ~q  & ((i2c_clock_cycles[4])))) # (!i2c_clock_cycles[2] & (((\presentState.WRITE~q  & !i2c_clock_cycles[4]))))

	.dataa(\presentState.READ~q ),
	.datab(\presentState.WRITE~q ),
	.datac(i2c_clock_cycles[2]),
	.datad(i2c_clock_cycles[4]),
	.cin(gnd),
	.combout(\Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~2 .lut_mask = 16'hA00C;
defparam \Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N10
cyclone10lp_lcell_comb \Selector11~3 (
// Equation(s):
// \Selector11~3_combout  = (i2c_clock_cycles[5] & (!i2c_clock_cycles[3] & (!i2c_clock_cycles[1] & \Selector11~2_combout )))

	.dataa(i2c_clock_cycles[5]),
	.datab(i2c_clock_cycles[3]),
	.datac(i2c_clock_cycles[1]),
	.datad(\Selector11~2_combout ),
	.cin(gnd),
	.combout(\Selector11~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~3 .lut_mask = 16'h0200;
defparam \Selector11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cyclone10lp_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = (!i2c_clock_cycles[4] & ((i2c_clock_cycles[2] & ((i2c_clock_cycles[3]))) # (!i2c_clock_cycles[2] & (i2c_clock_cycles[1]))))

	.dataa(i2c_clock_cycles[1]),
	.datab(i2c_clock_cycles[2]),
	.datac(i2c_clock_cycles[4]),
	.datad(i2c_clock_cycles[3]),
	.cin(gnd),
	.combout(\Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~0 .lut_mask = 16'h0E02;
defparam \Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N4
cyclone10lp_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = (i2c_clock_cycles[1] & (!i2c_clock_cycles[4] & (!i2c_clock_cycles[2]))) # (!i2c_clock_cycles[1] & (i2c_clock_cycles[3] & (i2c_clock_cycles[4] $ (i2c_clock_cycles[2]))))

	.dataa(i2c_clock_cycles[1]),
	.datab(i2c_clock_cycles[4]),
	.datac(i2c_clock_cycles[2]),
	.datad(i2c_clock_cycles[3]),
	.cin(gnd),
	.combout(\Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~0 .lut_mask = 16'h1602;
defparam \Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N22
cyclone10lp_lcell_comb \Selector11~4 (
// Equation(s):
// \Selector11~4_combout  = (\presentState.READ~q  & ((\Selector14~0_combout ) # ((\Selector12~0_combout  & \presentState.WRITE~q )))) # (!\presentState.READ~q  & (((\Selector12~0_combout  & \presentState.WRITE~q ))))

	.dataa(\presentState.READ~q ),
	.datab(\Selector14~0_combout ),
	.datac(\Selector12~0_combout ),
	.datad(\presentState.WRITE~q ),
	.cin(gnd),
	.combout(\Selector11~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~4 .lut_mask = 16'hF888;
defparam \Selector11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N0
cyclone10lp_lcell_comb \Selector11~1 (
// Equation(s):
// \Selector11~1_combout  = (\presentState.STOP_WR_STABLE~q ) # ((\presentState.STOP_READ_STABLE~q ) # (!\presentState.RESET~q ))

	.dataa(\presentState.STOP_WR_STABLE~q ),
	.datab(gnd),
	.datac(\presentState.RESET~q ),
	.datad(\presentState.STOP_READ_STABLE~q ),
	.cin(gnd),
	.combout(\Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~1 .lut_mask = 16'hFFAF;
defparam \Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N2
cyclone10lp_lcell_comb \Selector11~5 (
// Equation(s):
// \Selector11~5_combout  = (\Selector11~3_combout ) # ((\Selector11~1_combout ) # ((\Selector11~4_combout  & !i2c_clock_cycles[5])))

	.dataa(\Selector11~3_combout ),
	.datab(\Selector11~4_combout ),
	.datac(i2c_clock_cycles[5]),
	.datad(\Selector11~1_combout ),
	.cin(gnd),
	.combout(\Selector11~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~5 .lut_mask = 16'hFFAE;
defparam \Selector11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N14
cyclone10lp_lcell_comb \Selector16~3 (
// Equation(s):
// \Selector16~3_combout  = (!i2c_clock_cycles[5] & ((i2c_clock_cycles[3]) # ((i2c_clock_cycles[2]) # (i2c_clock_cycles[1]))))

	.dataa(i2c_clock_cycles[5]),
	.datab(i2c_clock_cycles[3]),
	.datac(i2c_clock_cycles[2]),
	.datad(i2c_clock_cycles[1]),
	.cin(gnd),
	.combout(\Selector16~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~3 .lut_mask = 16'h5554;
defparam \Selector16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N12
cyclone10lp_lcell_comb \Selector16~4 (
// Equation(s):
// \Selector16~4_combout  = (\Selector16~3_combout ) # (((!i2c_clock_cycles[1] & \Equal3~0_combout )) # (!\presentState.WRITE~q ))

	.dataa(i2c_clock_cycles[1]),
	.datab(\Equal3~0_combout ),
	.datac(\Selector16~3_combout ),
	.datad(\presentState.WRITE~q ),
	.cin(gnd),
	.combout(\Selector16~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~4 .lut_mask = 16'hF4FF;
defparam \Selector16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N26
cyclone10lp_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = (!\presentState.WAIT_RDWR~q  & (!\presentState.START_WR_READY~q  & (!\presentState.START_READ_STABLE~q  & !\presentState.START_READ_READY~q )))

	.dataa(\presentState.WAIT_RDWR~q ),
	.datab(\presentState.START_WR_READY~q ),
	.datac(\presentState.START_READ_STABLE~q ),
	.datad(\presentState.START_READ_READY~q ),
	.cin(gnd),
	.combout(\Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~0 .lut_mask = 16'h0001;
defparam \Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N16
cyclone10lp_lcell_comb \Selector16~1 (
// Equation(s):
// \Selector16~1_combout  = (\presentState.READ~q  & (((!\Selector11~0_combout ) # (!i2c_clock_cycles[2])) # (!i2c_clock_cycles[4])))

	.dataa(i2c_clock_cycles[4]),
	.datab(i2c_clock_cycles[2]),
	.datac(\Selector11~0_combout ),
	.datad(\presentState.READ~q ),
	.cin(gnd),
	.combout(\Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~1 .lut_mask = 16'h7F00;
defparam \Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N24
cyclone10lp_lcell_comb \WideOr1~0 (
// Equation(s):
// \WideOr1~0_combout  = (i2c_clock_cycles[5] & ((i2c_clock_cycles[3]) # ((i2c_clock_cycles[2]) # (!i2c_clock_cycles[1]))))

	.dataa(i2c_clock_cycles[5]),
	.datab(i2c_clock_cycles[3]),
	.datac(i2c_clock_cycles[2]),
	.datad(i2c_clock_cycles[1]),
	.cin(gnd),
	.combout(\WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr1~0 .lut_mask = 16'hA8AA;
defparam \WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N20
cyclone10lp_lcell_comb \Selector16~2 (
// Equation(s):
// \Selector16~2_combout  = ((!i2c_clock_cycles[4] & !\WideOr1~0_combout )) # (!\Selector16~1_combout )

	.dataa(i2c_clock_cycles[4]),
	.datab(gnd),
	.datac(\Selector16~1_combout ),
	.datad(\WideOr1~0_combout ),
	.cin(gnd),
	.combout(\Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~2 .lut_mask = 16'h0F5F;
defparam \Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N28
cyclone10lp_lcell_comb \Selector16~5 (
// Equation(s):
// \Selector16~5_combout  = (\Selector16~4_combout  & (\Selector16~0_combout  & (!\presentState.START_WR_STABLE~q  & \Selector16~2_combout )))

	.dataa(\Selector16~4_combout ),
	.datab(\Selector16~0_combout ),
	.datac(\presentState.START_WR_STABLE~q ),
	.datad(\Selector16~2_combout ),
	.cin(gnd),
	.combout(\Selector16~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector16~5 .lut_mask = 16'h0800;
defparam \Selector16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N30
cyclone10lp_lcell_comb i2c_sda_state(
// Equation(s):
// \i2c_sda_state~combout  = (\Selector16~5_combout  & ((\Selector11~5_combout ))) # (!\Selector16~5_combout  & (\i2c_sda_state~combout ))

	.dataa(\i2c_sda_state~combout ),
	.datab(gnd),
	.datac(\Selector11~5_combout ),
	.datad(\Selector16~5_combout ),
	.cin(gnd),
	.combout(\i2c_sda_state~combout ),
	.cout());
// synopsys translate_off
defparam i2c_sda_state.lut_mask = 16'hF0AA;
defparam i2c_sda_state.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N12
cyclone10lp_lcell_comb \sda_out_en~2 (
// Equation(s):
// \sda_out_en~2_combout  = (\Equal3~0_combout  & (i2c_clock_cycles[1] $ (\presentState.WRITE~q )))

	.dataa(gnd),
	.datab(i2c_clock_cycles[1]),
	.datac(\presentState.WRITE~q ),
	.datad(\Equal3~0_combout ),
	.cin(gnd),
	.combout(\sda_out_en~2_combout ),
	.cout());
// synopsys translate_off
defparam \sda_out_en~2 .lut_mask = 16'h3C00;
defparam \sda_out_en~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
cyclone10lp_lcell_comb \sda_out_en~3 (
// Equation(s):
// \sda_out_en~3_combout  = (\presentState.WRITE~q  & ((i2c_clock_cycles[3]) # ((i2c_clock_cycles[2]) # (i2c_clock_cycles[1]))))

	.dataa(i2c_clock_cycles[3]),
	.datab(i2c_clock_cycles[2]),
	.datac(i2c_clock_cycles[1]),
	.datad(\presentState.WRITE~q ),
	.cin(gnd),
	.combout(\sda_out_en~3_combout ),
	.cout());
// synopsys translate_off
defparam \sda_out_en~3 .lut_mask = 16'hFE00;
defparam \sda_out_en~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
cyclone10lp_lcell_comb \sda_out_en~4 (
// Equation(s):
// \sda_out_en~4_combout  = (!i2c_clock_cycles[5] & ((\sda_out_en~3_combout ) # (!i2c_clock_cycles[4])))

	.dataa(gnd),
	.datab(i2c_clock_cycles[5]),
	.datac(i2c_clock_cycles[4]),
	.datad(\sda_out_en~3_combout ),
	.cin(gnd),
	.combout(\sda_out_en~4_combout ),
	.cout());
// synopsys translate_off
defparam \sda_out_en~4 .lut_mask = 16'h3303;
defparam \sda_out_en~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
cyclone10lp_lcell_comb \sda_out_en~5 (
// Equation(s):
// \sda_out_en~5_combout  = (\sda_out_en~2_combout ) # ((\sda_out_en~4_combout ) # ((!\Selector16~1_combout  & !\presentState.WRITE~q )))

	.dataa(\sda_out_en~2_combout ),
	.datab(\Selector16~1_combout ),
	.datac(\presentState.WRITE~q ),
	.datad(\sda_out_en~4_combout ),
	.cin(gnd),
	.combout(\sda_out_en~5_combout ),
	.cout());
// synopsys translate_off
defparam \sda_out_en~5 .lut_mask = 16'hFFAB;
defparam \sda_out_en~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N16
cyclone10lp_lcell_comb \WideOr14~1 (
// Equation(s):
// \WideOr14~1_combout  = (!\presentState.STOP_READ~q  & !\presentState.START_READ~q )

	.dataa(gnd),
	.datab(\presentState.STOP_READ~q ),
	.datac(\presentState.START_READ~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\WideOr14~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr14~1 .lut_mask = 16'h0303;
defparam \WideOr14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N14
cyclone10lp_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ((\presentState.STOP_READ_READY~q ) # ((\i2c_sclk_local_output~q  & \WideOr7~0_combout ))) # (!\WideOr14~1_combout )

	.dataa(\WideOr14~1_combout ),
	.datab(\i2c_sclk_local_output~q ),
	.datac(\WideOr7~0_combout ),
	.datad(\presentState.STOP_READ_READY~q ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'hFFD5;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N8
cyclone10lp_lcell_comb \WideOr15~0 (
// Equation(s):
// \WideOr15~0_combout  = (!\presentState.STOP_WR~q  & !\presentState.START_WR~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\presentState.STOP_WR~q ),
	.datad(\presentState.START_WR~q ),
	.cin(gnd),
	.combout(\WideOr15~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr15~0 .lut_mask = 16'h000F;
defparam \WideOr15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N10
cyclone10lp_lcell_comb \WideOr12~0 (
// Equation(s):
// \WideOr12~0_combout  = (!\presentState.WAIT_RDWR~q  & (\presentState.RESET~q  & (\WideOr15~0_combout  & !\presentState.STOP_WR_READY~q )))

	.dataa(\presentState.WAIT_RDWR~q ),
	.datab(\presentState.RESET~q ),
	.datac(\WideOr15~0_combout ),
	.datad(\presentState.STOP_WR_READY~q ),
	.cin(gnd),
	.combout(\WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr12~0 .lut_mask = 16'h0040;
defparam \WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N8
cyclone10lp_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (\presentState.STOP_READ_STABLE~q ) # ((\presentState.START_WR_STABLE~q ) # ((\presentState.STOP_WR_STABLE~q ) # (\presentState.START_READ_STABLE~q )))

	.dataa(\presentState.STOP_READ_STABLE~q ),
	.datab(\presentState.START_WR_STABLE~q ),
	.datac(\presentState.STOP_WR_STABLE~q ),
	.datad(\presentState.START_READ_STABLE~q ),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'hFFFE;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N24
cyclone10lp_lcell_comb \Selector0~2 (
// Equation(s):
// \Selector0~2_combout  = (!\Selector0~0_combout  & (\WideOr12~0_combout  & ((\i2c_sclk_local_output~q ) # (!\Selector0~1_combout ))))

	.dataa(\Selector0~0_combout ),
	.datab(\WideOr12~0_combout ),
	.datac(\i2c_sclk_local_output~q ),
	.datad(\Selector0~1_combout ),
	.cin(gnd),
	.combout(\Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~2 .lut_mask = 16'h4044;
defparam \Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y22_N25
dffeas i2c_sclk_local_output(
	.clk(!\i2c_sclk_local_200khz~clkctrl_outclk ),
	.d(\Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_sclk_local_output~q ),
	.prn(vcc));
// synopsys translate_off
defparam i2c_sclk_local_output.is_wysiwyg = "true";
defparam i2c_sclk_local_output.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N2
cyclone10lp_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (count[1] & (!\Add0~1 )) # (!count[1] & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!count[1]))

	.dataa(gnd),
	.datab(count[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h3C3F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y24_N3
dffeas \count[1] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[1]),
	.prn(vcc));
// synopsys translate_off
defparam \count[1] .is_wysiwyg = "true";
defparam \count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N4
cyclone10lp_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (count[2] & (\Add0~3  $ (GND))) # (!count[2] & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((count[2] & !\Add0~3 ))

	.dataa(count[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hA50A;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N14
cyclone10lp_lcell_comb \count~0 (
// Equation(s):
// \count~0_combout  = (\Add0~4_combout  & !\Equal0~10_combout )

	.dataa(\Add0~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Equal0~10_combout ),
	.cin(gnd),
	.combout(\count~0_combout ),
	.cout());
// synopsys translate_off
defparam \count~0 .lut_mask = 16'h00AA;
defparam \count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N15
dffeas \count[2] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[2]),
	.prn(vcc));
// synopsys translate_off
defparam \count[2] .is_wysiwyg = "true";
defparam \count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N6
cyclone10lp_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (count[3] & (!\Add0~5 )) # (!count[3] & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!count[3]))

	.dataa(count[3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h5A5F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y24_N7
dffeas \count[3] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[3]),
	.prn(vcc));
// synopsys translate_off
defparam \count[3] .is_wysiwyg = "true";
defparam \count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N8
cyclone10lp_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (count[4] & (\Add0~7  $ (GND))) # (!count[4] & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((count[4] & !\Add0~7 ))

	.dataa(count[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hA50A;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N10
cyclone10lp_lcell_comb \count~1 (
// Equation(s):
// \count~1_combout  = (\Add0~8_combout  & !\Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~8_combout ),
	.datad(\Equal0~10_combout ),
	.cin(gnd),
	.combout(\count~1_combout ),
	.cout());
// synopsys translate_off
defparam \count~1 .lut_mask = 16'h00F0;
defparam \count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N11
dffeas \count[4] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\count~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[4]),
	.prn(vcc));
// synopsys translate_off
defparam \count[4] .is_wysiwyg = "true";
defparam \count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N10
cyclone10lp_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (count[5] & (!\Add0~9 )) # (!count[5] & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!count[5]))

	.dataa(count[5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h5A5F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N8
cyclone10lp_lcell_comb \count~2 (
// Equation(s):
// \count~2_combout  = (\Add0~10_combout  & !\Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~10_combout ),
	.datad(\Equal0~10_combout ),
	.cin(gnd),
	.combout(\count~2_combout ),
	.cout());
// synopsys translate_off
defparam \count~2 .lut_mask = 16'h00F0;
defparam \count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N9
dffeas \count[5] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[5]),
	.prn(vcc));
// synopsys translate_off
defparam \count[5] .is_wysiwyg = "true";
defparam \count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N12
cyclone10lp_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (count[6] & (\Add0~11  $ (GND))) # (!count[6] & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((count[6] & !\Add0~11 ))

	.dataa(count[6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hA50A;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N16
cyclone10lp_lcell_comb \count~3 (
// Equation(s):
// \count~3_combout  = (\Add0~12_combout  & !\Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~12_combout ),
	.datad(\Equal0~10_combout ),
	.cin(gnd),
	.combout(\count~3_combout ),
	.cout());
// synopsys translate_off
defparam \count~3 .lut_mask = 16'h00F0;
defparam \count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N17
dffeas \count[6] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[6]),
	.prn(vcc));
// synopsys translate_off
defparam \count[6] .is_wysiwyg = "true";
defparam \count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N14
cyclone10lp_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (count[7] & (!\Add0~13 )) # (!count[7] & ((\Add0~13 ) # (GND)))
// \Add0~15  = CARRY((!\Add0~13 ) # (!count[7]))

	.dataa(count[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h5A5F;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N26
cyclone10lp_lcell_comb \count~4 (
// Equation(s):
// \count~4_combout  = (\Add0~14_combout  & !\Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~14_combout ),
	.datad(\Equal0~10_combout ),
	.cin(gnd),
	.combout(\count~4_combout ),
	.cout());
// synopsys translate_off
defparam \count~4 .lut_mask = 16'h00F0;
defparam \count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N27
dffeas \count[7] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[7]),
	.prn(vcc));
// synopsys translate_off
defparam \count[7] .is_wysiwyg = "true";
defparam \count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N16
cyclone10lp_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (count[8] & (\Add0~15  $ (GND))) # (!count[8] & (!\Add0~15  & VCC))
// \Add0~17  = CARRY((count[8] & !\Add0~15 ))

	.dataa(gnd),
	.datab(count[8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'hC30C;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N6
cyclone10lp_lcell_comb \count~5 (
// Equation(s):
// \count~5_combout  = (!\Equal0~10_combout  & \Add0~16_combout )

	.dataa(\Equal0~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~16_combout ),
	.cin(gnd),
	.combout(\count~5_combout ),
	.cout());
// synopsys translate_off
defparam \count~5 .lut_mask = 16'h5500;
defparam \count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N7
dffeas \count[8] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\count~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[8]),
	.prn(vcc));
// synopsys translate_off
defparam \count[8] .is_wysiwyg = "true";
defparam \count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N18
cyclone10lp_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (count[9] & (!\Add0~17 )) # (!count[9] & ((\Add0~17 ) # (GND)))
// \Add0~19  = CARRY((!\Add0~17 ) # (!count[9]))

	.dataa(gnd),
	.datab(count[9]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h3C3F;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y24_N19
dffeas \count[9] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[9]),
	.prn(vcc));
// synopsys translate_off
defparam \count[9] .is_wysiwyg = "true";
defparam \count[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N20
cyclone10lp_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (count[10] & (\Add0~19  $ (GND))) # (!count[10] & (!\Add0~19  & VCC))
// \Add0~21  = CARRY((count[10] & !\Add0~19 ))

	.dataa(gnd),
	.datab(count[10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'hC30C;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y24_N21
dffeas \count[10] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[10]),
	.prn(vcc));
// synopsys translate_off
defparam \count[10] .is_wysiwyg = "true";
defparam \count[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N22
cyclone10lp_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (count[11] & (!\Add0~21 )) # (!count[11] & ((\Add0~21 ) # (GND)))
// \Add0~23  = CARRY((!\Add0~21 ) # (!count[11]))

	.dataa(count[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'h5A5F;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y24_N23
dffeas \count[11] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[11]),
	.prn(vcc));
// synopsys translate_off
defparam \count[11] .is_wysiwyg = "true";
defparam \count[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N24
cyclone10lp_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (count[12] & (\Add0~23  $ (GND))) # (!count[12] & (!\Add0~23  & VCC))
// \Add0~25  = CARRY((count[12] & !\Add0~23 ))

	.dataa(gnd),
	.datab(count[12]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'hC30C;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y24_N25
dffeas \count[12] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[12]),
	.prn(vcc));
// synopsys translate_off
defparam \count[12] .is_wysiwyg = "true";
defparam \count[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N26
cyclone10lp_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (count[13] & (!\Add0~25 )) # (!count[13] & ((\Add0~25 ) # (GND)))
// \Add0~27  = CARRY((!\Add0~25 ) # (!count[13]))

	.dataa(count[13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'h5A5F;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y24_N27
dffeas \count[13] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[13]),
	.prn(vcc));
// synopsys translate_off
defparam \count[13] .is_wysiwyg = "true";
defparam \count[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N28
cyclone10lp_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = (count[14] & (\Add0~27  $ (GND))) # (!count[14] & (!\Add0~27  & VCC))
// \Add0~29  = CARRY((count[14] & !\Add0~27 ))

	.dataa(gnd),
	.datab(count[14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout(\Add0~29 ));
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'hC30C;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y24_N29
dffeas \count[14] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[14]),
	.prn(vcc));
// synopsys translate_off
defparam \count[14] .is_wysiwyg = "true";
defparam \count[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N30
cyclone10lp_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (count[15] & (!\Add0~29 )) # (!count[15] & ((\Add0~29 ) # (GND)))
// \Add0~31  = CARRY((!\Add0~29 ) # (!count[15]))

	.dataa(count[15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~29 ),
	.combout(\Add0~30_combout ),
	.cout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'h5A5F;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y24_N31
dffeas \count[15] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[15]),
	.prn(vcc));
// synopsys translate_off
defparam \count[15] .is_wysiwyg = "true";
defparam \count[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N30
cyclone10lp_lcell_comb \Equal0~4 (
// Equation(s):
// \Equal0~4_combout  = (!count[13] & (!count[14] & (!count[15] & !count[12])))

	.dataa(count[13]),
	.datab(count[14]),
	.datac(count[15]),
	.datad(count[12]),
	.cin(gnd),
	.combout(\Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~4 .lut_mask = 16'h0001;
defparam \Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N0
cyclone10lp_lcell_comb \Add0~32 (
// Equation(s):
// \Add0~32_combout  = (count[16] & (\Add0~31  $ (GND))) # (!count[16] & (!\Add0~31  & VCC))
// \Add0~33  = CARRY((count[16] & !\Add0~31 ))

	.dataa(gnd),
	.datab(count[16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~31 ),
	.combout(\Add0~32_combout ),
	.cout(\Add0~33 ));
// synopsys translate_off
defparam \Add0~32 .lut_mask = 16'hC30C;
defparam \Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y23_N1
dffeas \count[16] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[16]),
	.prn(vcc));
// synopsys translate_off
defparam \count[16] .is_wysiwyg = "true";
defparam \count[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N2
cyclone10lp_lcell_comb \Add0~34 (
// Equation(s):
// \Add0~34_combout  = (count[17] & (!\Add0~33 )) # (!count[17] & ((\Add0~33 ) # (GND)))
// \Add0~35  = CARRY((!\Add0~33 ) # (!count[17]))

	.dataa(gnd),
	.datab(count[17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~33 ),
	.combout(\Add0~34_combout ),
	.cout(\Add0~35 ));
// synopsys translate_off
defparam \Add0~34 .lut_mask = 16'h3C3F;
defparam \Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y23_N3
dffeas \count[17] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[17]),
	.prn(vcc));
// synopsys translate_off
defparam \count[17] .is_wysiwyg = "true";
defparam \count[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N4
cyclone10lp_lcell_comb \Add0~36 (
// Equation(s):
// \Add0~36_combout  = (count[18] & (\Add0~35  $ (GND))) # (!count[18] & (!\Add0~35  & VCC))
// \Add0~37  = CARRY((count[18] & !\Add0~35 ))

	.dataa(gnd),
	.datab(count[18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~35 ),
	.combout(\Add0~36_combout ),
	.cout(\Add0~37 ));
// synopsys translate_off
defparam \Add0~36 .lut_mask = 16'hC30C;
defparam \Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y23_N5
dffeas \count[18] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[18]),
	.prn(vcc));
// synopsys translate_off
defparam \count[18] .is_wysiwyg = "true";
defparam \count[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N6
cyclone10lp_lcell_comb \Add0~38 (
// Equation(s):
// \Add0~38_combout  = (count[19] & (!\Add0~37 )) # (!count[19] & ((\Add0~37 ) # (GND)))
// \Add0~39  = CARRY((!\Add0~37 ) # (!count[19]))

	.dataa(count[19]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~37 ),
	.combout(\Add0~38_combout ),
	.cout(\Add0~39 ));
// synopsys translate_off
defparam \Add0~38 .lut_mask = 16'h5A5F;
defparam \Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y23_N7
dffeas \count[19] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[19]),
	.prn(vcc));
// synopsys translate_off
defparam \count[19] .is_wysiwyg = "true";
defparam \count[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N8
cyclone10lp_lcell_comb \Add0~40 (
// Equation(s):
// \Add0~40_combout  = (count[20] & (\Add0~39  $ (GND))) # (!count[20] & (!\Add0~39  & VCC))
// \Add0~41  = CARRY((count[20] & !\Add0~39 ))

	.dataa(gnd),
	.datab(count[20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~39 ),
	.combout(\Add0~40_combout ),
	.cout(\Add0~41 ));
// synopsys translate_off
defparam \Add0~40 .lut_mask = 16'hC30C;
defparam \Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y23_N9
dffeas \count[20] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add0~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[20]),
	.prn(vcc));
// synopsys translate_off
defparam \count[20] .is_wysiwyg = "true";
defparam \count[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N10
cyclone10lp_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_combout  = (count[21] & (!\Add0~41 )) # (!count[21] & ((\Add0~41 ) # (GND)))
// \Add0~43  = CARRY((!\Add0~41 ) # (!count[21]))

	.dataa(count[21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~41 ),
	.combout(\Add0~42_combout ),
	.cout(\Add0~43 ));
// synopsys translate_off
defparam \Add0~42 .lut_mask = 16'h5A5F;
defparam \Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y23_N11
dffeas \count[21] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add0~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[21]),
	.prn(vcc));
// synopsys translate_off
defparam \count[21] .is_wysiwyg = "true";
defparam \count[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N12
cyclone10lp_lcell_comb \Add0~44 (
// Equation(s):
// \Add0~44_combout  = (count[22] & (\Add0~43  $ (GND))) # (!count[22] & (!\Add0~43  & VCC))
// \Add0~45  = CARRY((count[22] & !\Add0~43 ))

	.dataa(count[22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~43 ),
	.combout(\Add0~44_combout ),
	.cout(\Add0~45 ));
// synopsys translate_off
defparam \Add0~44 .lut_mask = 16'hA50A;
defparam \Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y23_N13
dffeas \count[22] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[22]),
	.prn(vcc));
// synopsys translate_off
defparam \count[22] .is_wysiwyg = "true";
defparam \count[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N14
cyclone10lp_lcell_comb \Add0~46 (
// Equation(s):
// \Add0~46_combout  = (count[23] & (!\Add0~45 )) # (!count[23] & ((\Add0~45 ) # (GND)))
// \Add0~47  = CARRY((!\Add0~45 ) # (!count[23]))

	.dataa(gnd),
	.datab(count[23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~45 ),
	.combout(\Add0~46_combout ),
	.cout(\Add0~47 ));
// synopsys translate_off
defparam \Add0~46 .lut_mask = 16'h3C3F;
defparam \Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y23_N15
dffeas \count[23] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[23]),
	.prn(vcc));
// synopsys translate_off
defparam \count[23] .is_wysiwyg = "true";
defparam \count[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N16
cyclone10lp_lcell_comb \Add0~48 (
// Equation(s):
// \Add0~48_combout  = (count[24] & (\Add0~47  $ (GND))) # (!count[24] & (!\Add0~47  & VCC))
// \Add0~49  = CARRY((count[24] & !\Add0~47 ))

	.dataa(gnd),
	.datab(count[24]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~47 ),
	.combout(\Add0~48_combout ),
	.cout(\Add0~49 ));
// synopsys translate_off
defparam \Add0~48 .lut_mask = 16'hC30C;
defparam \Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y23_N17
dffeas \count[24] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add0~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[24]),
	.prn(vcc));
// synopsys translate_off
defparam \count[24] .is_wysiwyg = "true";
defparam \count[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N18
cyclone10lp_lcell_comb \Add0~50 (
// Equation(s):
// \Add0~50_combout  = (count[25] & (!\Add0~49 )) # (!count[25] & ((\Add0~49 ) # (GND)))
// \Add0~51  = CARRY((!\Add0~49 ) # (!count[25]))

	.dataa(gnd),
	.datab(count[25]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~49 ),
	.combout(\Add0~50_combout ),
	.cout(\Add0~51 ));
// synopsys translate_off
defparam \Add0~50 .lut_mask = 16'h3C3F;
defparam \Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y23_N19
dffeas \count[25] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add0~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[25]),
	.prn(vcc));
// synopsys translate_off
defparam \count[25] .is_wysiwyg = "true";
defparam \count[25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N20
cyclone10lp_lcell_comb \Add0~52 (
// Equation(s):
// \Add0~52_combout  = (count[26] & (\Add0~51  $ (GND))) # (!count[26] & (!\Add0~51  & VCC))
// \Add0~53  = CARRY((count[26] & !\Add0~51 ))

	.dataa(gnd),
	.datab(count[26]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~51 ),
	.combout(\Add0~52_combout ),
	.cout(\Add0~53 ));
// synopsys translate_off
defparam \Add0~52 .lut_mask = 16'hC30C;
defparam \Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y23_N21
dffeas \count[26] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add0~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[26]),
	.prn(vcc));
// synopsys translate_off
defparam \count[26] .is_wysiwyg = "true";
defparam \count[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N22
cyclone10lp_lcell_comb \Add0~54 (
// Equation(s):
// \Add0~54_combout  = (count[27] & (!\Add0~53 )) # (!count[27] & ((\Add0~53 ) # (GND)))
// \Add0~55  = CARRY((!\Add0~53 ) # (!count[27]))

	.dataa(count[27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~53 ),
	.combout(\Add0~54_combout ),
	.cout(\Add0~55 ));
// synopsys translate_off
defparam \Add0~54 .lut_mask = 16'h5A5F;
defparam \Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y23_N23
dffeas \count[27] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add0~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[27]),
	.prn(vcc));
// synopsys translate_off
defparam \count[27] .is_wysiwyg = "true";
defparam \count[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N12
cyclone10lp_lcell_comb \Equal0~7 (
// Equation(s):
// \Equal0~7_combout  = (!count[27] & (!count[25] & (!count[26] & !count[24])))

	.dataa(count[27]),
	.datab(count[25]),
	.datac(count[26]),
	.datad(count[24]),
	.cin(gnd),
	.combout(\Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~7 .lut_mask = 16'h0001;
defparam \Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N18
cyclone10lp_lcell_comb \Equal0~6 (
// Equation(s):
// \Equal0~6_combout  = (!count[23] & (!count[22] & (!count[20] & !count[21])))

	.dataa(count[23]),
	.datab(count[22]),
	.datac(count[20]),
	.datad(count[21]),
	.cin(gnd),
	.combout(\Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~6 .lut_mask = 16'h0001;
defparam \Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N24
cyclone10lp_lcell_comb \Add0~56 (
// Equation(s):
// \Add0~56_combout  = (count[28] & (\Add0~55  $ (GND))) # (!count[28] & (!\Add0~55  & VCC))
// \Add0~57  = CARRY((count[28] & !\Add0~55 ))

	.dataa(gnd),
	.datab(count[28]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~55 ),
	.combout(\Add0~56_combout ),
	.cout(\Add0~57 ));
// synopsys translate_off
defparam \Add0~56 .lut_mask = 16'hC30C;
defparam \Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y23_N25
dffeas \count[28] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add0~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[28]),
	.prn(vcc));
// synopsys translate_off
defparam \count[28] .is_wysiwyg = "true";
defparam \count[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N26
cyclone10lp_lcell_comb \Add0~58 (
// Equation(s):
// \Add0~58_combout  = (count[29] & (!\Add0~57 )) # (!count[29] & ((\Add0~57 ) # (GND)))
// \Add0~59  = CARRY((!\Add0~57 ) # (!count[29]))

	.dataa(count[29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~57 ),
	.combout(\Add0~58_combout ),
	.cout(\Add0~59 ));
// synopsys translate_off
defparam \Add0~58 .lut_mask = 16'h5A5F;
defparam \Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y23_N27
dffeas \count[29] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add0~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[29]),
	.prn(vcc));
// synopsys translate_off
defparam \count[29] .is_wysiwyg = "true";
defparam \count[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N28
cyclone10lp_lcell_comb \Add0~60 (
// Equation(s):
// \Add0~60_combout  = (count[30] & (\Add0~59  $ (GND))) # (!count[30] & (!\Add0~59  & VCC))
// \Add0~61  = CARRY((count[30] & !\Add0~59 ))

	.dataa(gnd),
	.datab(count[30]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~59 ),
	.combout(\Add0~60_combout ),
	.cout(\Add0~61 ));
// synopsys translate_off
defparam \Add0~60 .lut_mask = 16'hC30C;
defparam \Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y23_N29
dffeas \count[30] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add0~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[30]),
	.prn(vcc));
// synopsys translate_off
defparam \count[30] .is_wysiwyg = "true";
defparam \count[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N30
cyclone10lp_lcell_comb \Add0~62 (
// Equation(s):
// \Add0~62_combout  = count[31] $ (\Add0~61 )

	.dataa(count[31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add0~61 ),
	.combout(\Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~62 .lut_mask = 16'h5A5A;
defparam \Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y23_N31
dffeas \count[31] (
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\Add0~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(count[31]),
	.prn(vcc));
// synopsys translate_off
defparam \count[31] .is_wysiwyg = "true";
defparam \count[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N30
cyclone10lp_lcell_comb \Equal0~8 (
// Equation(s):
// \Equal0~8_combout  = (!count[31] & (!count[30] & (!count[29] & !count[28])))

	.dataa(count[31]),
	.datab(count[30]),
	.datac(count[29]),
	.datad(count[28]),
	.cin(gnd),
	.combout(\Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~8 .lut_mask = 16'h0001;
defparam \Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N28
cyclone10lp_lcell_comb \Equal0~5 (
// Equation(s):
// \Equal0~5_combout  = (!count[18] & (!count[19] & (!count[16] & !count[17])))

	.dataa(count[18]),
	.datab(count[19]),
	.datac(count[16]),
	.datad(count[17]),
	.cin(gnd),
	.combout(\Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~5 .lut_mask = 16'h0001;
defparam \Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N0
cyclone10lp_lcell_comb \Equal0~9 (
// Equation(s):
// \Equal0~9_combout  = (\Equal0~7_combout  & (\Equal0~6_combout  & (\Equal0~8_combout  & \Equal0~5_combout )))

	.dataa(\Equal0~7_combout ),
	.datab(\Equal0~6_combout ),
	.datac(\Equal0~8_combout ),
	.datad(\Equal0~5_combout ),
	.cin(gnd),
	.combout(\Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~9 .lut_mask = 16'h8000;
defparam \Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N4
cyclone10lp_lcell_comb \Equal0~3 (
// Equation(s):
// \Equal0~3_combout  = (count[8] & (!count[11] & (!count[10] & !count[9])))

	.dataa(count[8]),
	.datab(count[11]),
	.datac(count[10]),
	.datad(count[9]),
	.cin(gnd),
	.combout(\Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~3 .lut_mask = 16'h0002;
defparam \Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N22
cyclone10lp_lcell_comb \Equal0~1 (
// Equation(s):
// \Equal0~1_combout  = (count[5] & count[4])

	.dataa(gnd),
	.datab(gnd),
	.datac(count[5]),
	.datad(count[4]),
	.cin(gnd),
	.combout(\Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~1 .lut_mask = 16'hF000;
defparam \Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N28
cyclone10lp_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (!count[1] & (count[2] & (!count[0] & !count[3])))

	.dataa(count[1]),
	.datab(count[2]),
	.datac(count[0]),
	.datad(count[3]),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0004;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N20
cyclone10lp_lcell_comb \Equal0~2 (
// Equation(s):
// \Equal0~2_combout  = (\Equal0~1_combout  & (count[6] & (count[7] & \Equal0~0_combout )))

	.dataa(\Equal0~1_combout ),
	.datab(count[6]),
	.datac(count[7]),
	.datad(\Equal0~0_combout ),
	.cin(gnd),
	.combout(\Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~2 .lut_mask = 16'h8000;
defparam \Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N12
cyclone10lp_lcell_comb \Equal0~10 (
// Equation(s):
// \Equal0~10_combout  = (\Equal0~4_combout  & (\Equal0~9_combout  & (\Equal0~3_combout  & \Equal0~2_combout )))

	.dataa(\Equal0~4_combout ),
	.datab(\Equal0~9_combout ),
	.datac(\Equal0~3_combout ),
	.datad(\Equal0~2_combout ),
	.cin(gnd),
	.combout(\Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~10 .lut_mask = 16'h8000;
defparam \Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N24
cyclone10lp_lcell_comb \i2c_sclk_local~0 (
// Equation(s):
// \i2c_sclk_local~0_combout  = \i2c_sclk_local~q  $ (\Equal0~10_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\i2c_sclk_local~q ),
	.datad(\Equal0~10_combout ),
	.cin(gnd),
	.combout(\i2c_sclk_local~0_combout ),
	.cout());
// synopsys translate_off
defparam \i2c_sclk_local~0 .lut_mask = 16'h0FF0;
defparam \i2c_sclk_local~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y24_N25
dffeas i2c_sclk_local(
	.clk(\system_clock~inputclkctrl_outclk ),
	.d(\i2c_sclk_local~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\i2c_sclk_local~q ),
	.prn(vcc));
// synopsys translate_off
defparam i2c_sclk_local.is_wysiwyg = "true";
defparam i2c_sclk_local.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N22
cyclone10lp_lcell_comb \WideOr14~0 (
// Equation(s):
// \WideOr14~0_combout  = (!\presentState.STOP_WR_STABLE~q  & (!\presentState.START_WR_STABLE~q  & (\presentState.RESET~q  & !\presentState.READ~q )))

	.dataa(\presentState.STOP_WR_STABLE~q ),
	.datab(\presentState.START_WR_STABLE~q ),
	.datac(\presentState.RESET~q ),
	.datad(\presentState.READ~q ),
	.cin(gnd),
	.combout(\WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr14~0 .lut_mask = 16'h0010;
defparam \WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N2
cyclone10lp_lcell_comb WideOr15(
// Equation(s):
// \WideOr15~combout  = (\presentState.START_READ_READY~q ) # ((\presentState.STOP_READ_READY~q ) # ((!\WideOr14~0_combout ) # (!\WideOr15~0_combout )))

	.dataa(\presentState.START_READ_READY~q ),
	.datab(\presentState.STOP_READ_READY~q ),
	.datac(\WideOr15~0_combout ),
	.datad(\WideOr14~0_combout ),
	.cin(gnd),
	.combout(\WideOr15~combout ),
	.cout());
// synopsys translate_off
defparam WideOr15.lut_mask = 16'hEFFF;
defparam WideOr15.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N30
cyclone10lp_lcell_comb WideOr14(
// Equation(s):
// \WideOr14~combout  = (\presentState.WAIT_RDWR~q ) # (((\presentState.WRITE~q ) # (!\WideOr14~0_combout )) # (!\WideOr14~1_combout ))

	.dataa(\presentState.WAIT_RDWR~q ),
	.datab(\WideOr14~1_combout ),
	.datac(\presentState.WRITE~q ),
	.datad(\WideOr14~0_combout ),
	.cin(gnd),
	.combout(\WideOr14~combout ),
	.cout());
// synopsys translate_off
defparam WideOr14.lut_mask = 16'hFBFF;
defparam WideOr14.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N28
cyclone10lp_lcell_comb \WideOr13~0 (
// Equation(s):
// \WideOr13~0_combout  = (\presentState.START_WR~q ) # ((\presentState.START_READ~q ) # ((\presentState.STOP_WR_STABLE~q ) # (!\presentState.RESET~q )))

	.dataa(\presentState.START_WR~q ),
	.datab(\presentState.START_READ~q ),
	.datac(\presentState.STOP_WR_STABLE~q ),
	.datad(\presentState.RESET~q ),
	.cin(gnd),
	.combout(\WideOr13~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr13~0 .lut_mask = 16'hFEFF;
defparam \WideOr13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N16
cyclone10lp_lcell_comb WideOr13(
// Equation(s):
// \WideOr13~combout  = (\WideOr13~0_combout ) # (!\Selector16~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Selector16~0_combout ),
	.datad(\WideOr13~0_combout ),
	.cin(gnd),
	.combout(\WideOr13~combout ),
	.cout());
// synopsys translate_off
defparam WideOr13.lut_mask = 16'hFF0F;
defparam WideOr13.sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N6
cyclone10lp_lcell_comb WideOr12(
// Equation(s):
// \WideOr12~combout  = ((\presentState.START_WR_STABLE~q ) # ((\presentState.WRITE~q ) # (\presentState.START_WR_READY~q ))) # (!\WideOr12~0_combout )

	.dataa(\WideOr12~0_combout ),
	.datab(\presentState.START_WR_STABLE~q ),
	.datac(\presentState.WRITE~q ),
	.datad(\presentState.START_WR_READY~q ),
	.cin(gnd),
	.combout(\WideOr12~combout ),
	.cout());
// synopsys translate_off
defparam WideOr12.lut_mask = 16'hFFFD;
defparam WideOr12.sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y4_N22
cyclone10lp_io_ibuf \read_I2C_SDA~input (
	.i(read_I2C_SDA),
	.ibar(gnd),
	.o(\read_I2C_SDA~input_o ));
// synopsys translate_off
defparam \read_I2C_SDA~input .bus_hold = "false";
defparam \read_I2C_SDA~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y5_N22
cyclone10lp_io_ibuf \read_I2C_SCLK~input (
	.i(read_I2C_SCLK),
	.ibar(gnd),
	.o(\read_I2C_SCLK~input_o ));
// synopsys translate_off
defparam \read_I2C_SCLK~input .bus_hold = "false";
defparam \read_I2C_SCLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y10_N15
cyclone10lp_io_ibuf \I2C_SDA~input (
	.i(I2C_SDA),
	.ibar(gnd),
	.o(\I2C_SDA~input_o ));
// synopsys translate_off
defparam \I2C_SDA~input .bus_hold = "false";
defparam \I2C_SDA~input .simulate_z_as = "z";
// synopsys translate_on

assign I2C_SCLK = \I2C_SCLK~output_o ;

assign I2C_SCLK_Ref = \I2C_SCLK_Ref~output_o ;

assign I2C_SCLK_Ref_200k = \I2C_SCLK_Ref_200k~output_o ;

assign presentState_output[0] = \presentState_output[0]~output_o ;

assign presentState_output[1] = \presentState_output[1]~output_o ;

assign presentState_output[2] = \presentState_output[2]~output_o ;

assign presentState_output[3] = \presentState_output[3]~output_o ;

assign i2c_clock_cycles_output[0] = \i2c_clock_cycles_output[0]~output_o ;

assign i2c_clock_cycles_output[1] = \i2c_clock_cycles_output[1]~output_o ;

assign i2c_clock_cycles_output[2] = \i2c_clock_cycles_output[2]~output_o ;

assign i2c_clock_cycles_output[3] = \i2c_clock_cycles_output[3]~output_o ;

assign i2c_clock_cycles_output[4] = \i2c_clock_cycles_output[4]~output_o ;

assign i2c_clock_cycles_output[5] = \i2c_clock_cycles_output[5]~output_o ;

assign i2c_clock_cycles_output[6] = \i2c_clock_cycles_output[6]~output_o ;

assign i2c_clock_cycles_output[7] = \i2c_clock_cycles_output[7]~output_o ;

assign i2c_bit_count_output[0] = \i2c_bit_count_output[0]~output_o ;

assign i2c_bit_count_output[1] = \i2c_bit_count_output[1]~output_o ;

assign i2c_bit_count_output[2] = \i2c_bit_count_output[2]~output_o ;

assign i2c_bit_count_output[3] = \i2c_bit_count_output[3]~output_o ;

assign i2c_bit_count_output[4] = \i2c_bit_count_output[4]~output_o ;

assign i2c_bit_count_output[5] = \i2c_bit_count_output[5]~output_o ;

assign i2c_bit_count_output[6] = \i2c_bit_count_output[6]~output_o ;

assign i2c_bit_count_output[7] = \i2c_bit_count_output[7]~output_o ;

assign sda_out_en_output = \sda_out_en_output~output_o ;

assign counter_last_output[0] = \counter_last_output[0]~output_o ;

assign counter_last_output[1] = \counter_last_output[1]~output_o ;

assign counter_last_output[2] = \counter_last_output[2]~output_o ;

assign counter_last_output[3] = \counter_last_output[3]~output_o ;

assign counter_last_output[4] = \counter_last_output[4]~output_o ;

assign counter_last_output[5] = \counter_last_output[5]~output_o ;

assign counter_last_output[6] = \counter_last_output[6]~output_o ;

assign counter_last_output[7] = \counter_last_output[7]~output_o ;

assign counter_last_output[8] = \counter_last_output[8]~output_o ;

assign counter_last_output[9] = \counter_last_output[9]~output_o ;

assign counter_last_output[10] = \counter_last_output[10]~output_o ;

assign counter_last_output[11] = \counter_last_output[11]~output_o ;

assign counter_last_output[12] = \counter_last_output[12]~output_o ;

assign counter_last_output[13] = \counter_last_output[13]~output_o ;

assign counter_last_output[14] = \counter_last_output[14]~output_o ;

assign counter_last_output[15] = \counter_last_output[15]~output_o ;

assign counter_last_output[16] = \counter_last_output[16]~output_o ;

assign counter_last_output[17] = \counter_last_output[17]~output_o ;

assign counter_last_output[18] = \counter_last_output[18]~output_o ;

assign counter_last_output[19] = \counter_last_output[19]~output_o ;

assign counter_last_output[20] = \counter_last_output[20]~output_o ;

assign counter_last_output[21] = \counter_last_output[21]~output_o ;

assign counter_last_output[22] = \counter_last_output[22]~output_o ;

assign counter_last_output[23] = \counter_last_output[23]~output_o ;

assign counter_last_output[24] = \counter_last_output[24]~output_o ;

assign counter_last_output[25] = \counter_last_output[25]~output_o ;

assign counter_last_output[26] = \counter_last_output[26]~output_o ;

assign counter_last_output[27] = \counter_last_output[27]~output_o ;

assign counter_last_output[28] = \counter_last_output[28]~output_o ;

assign counter_last_output[29] = \counter_last_output[29]~output_o ;

assign counter_last_output[30] = \counter_last_output[30]~output_o ;

assign counter_last_output[31] = \counter_last_output[31]~output_o ;

assign ack_bit = \ack_bit~output_o ;

assign I2C_SDA = \I2C_SDA~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 3.0-V LVTTL,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
