/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  wire [23:0] _02_;
  wire [10:0] _03_;
  reg [5:0] _04_;
  reg [3:0] _05_;
  wire [12:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [9:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire [34:0] celloutsig_0_28z;
  wire [21:0] celloutsig_0_2z;
  wire [23:0] celloutsig_0_32z;
  wire celloutsig_0_38z;
  wire [10:0] celloutsig_0_39z;
  wire [6:0] celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire [3:0] celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_15z;
  wire [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [15:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_38z = !(celloutsig_0_11z ? celloutsig_0_28z[21] : celloutsig_0_32z[20]);
  assign celloutsig_1_1z = !(in_data[162] ? in_data[159] : in_data[160]);
  assign celloutsig_1_7z = !(celloutsig_1_2z[0] ? celloutsig_1_5z : celloutsig_1_0z[4]);
  assign celloutsig_0_7z = !(celloutsig_0_4z ? celloutsig_0_2z[13] : celloutsig_0_3z[5]);
  assign celloutsig_0_10z = !(celloutsig_0_1z ? in_data[28] : celloutsig_0_8z);
  assign celloutsig_1_5z = ~(celloutsig_1_3z[1] | celloutsig_1_1z);
  assign celloutsig_0_8z = ~(in_data[34] | celloutsig_0_1z);
  assign celloutsig_0_4z = ~((celloutsig_0_3z[3] | celloutsig_0_1z) & celloutsig_0_0z);
  assign celloutsig_1_18z = ~((celloutsig_1_9z[1] | celloutsig_1_3z[0]) & celloutsig_1_17z[3]);
  assign celloutsig_0_45z = ~(celloutsig_0_4z ^ celloutsig_0_38z);
  assign celloutsig_0_53z = ~(celloutsig_0_0z ^ celloutsig_0_25z);
  assign celloutsig_0_26z = { _01_[6], _00_, _01_[4:0] } + celloutsig_0_17z[7:1];
  assign celloutsig_0_32z = { celloutsig_0_24z[4], _02_[22:12], celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_12z } + { in_data[22:14], celloutsig_0_0z, celloutsig_0_11z, _02_[22:12], celloutsig_0_12z, celloutsig_0_23z };
  assign celloutsig_0_3z = in_data[43:37] + in_data[30:24];
  assign celloutsig_0_39z = { _01_[6], _00_, _01_[4:0], _03_[3:0] } + { celloutsig_0_28z[18:16], celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_12z };
  assign celloutsig_1_0z = in_data[120:115] + in_data[169:164];
  assign celloutsig_1_9z = { celloutsig_1_4z[13:11], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_3z } + { celloutsig_1_4z[14:10], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z } + { celloutsig_0_5z[1:0], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_0_13z = { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_11z } + { celloutsig_0_2z[8:7], celloutsig_0_1z };
  assign celloutsig_0_17z = { celloutsig_0_3z, celloutsig_0_15z, celloutsig_0_15z, celloutsig_0_8z } + { _01_[3:0], _03_[3:0], celloutsig_0_7z, celloutsig_0_16z };
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _04_ <= 6'h00;
    else _04_ <= { celloutsig_0_39z[9:7], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_10z };
  always_ff @(posedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _05_ <= 4'h0;
    else _05_ <= celloutsig_1_11z[5:2];
  reg [10:0] _29_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _29_ <= 11'h000;
    else _29_ <= { celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_6z };
  assign _02_[22:12] = _29_;
  reg [12:0] _30_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _30_ <= 13'h0000;
    else _30_ <= { celloutsig_0_2z[8:6], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_7z };
  assign { _06_[12], _01_[6], _00_, _01_[4:0], _03_[3:0], _06_[0] } = _30_;
  assign celloutsig_1_8z = { celloutsig_1_3z[1:0], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_1z } == { celloutsig_1_0z[5:4], celloutsig_1_3z };
  assign celloutsig_0_20z = { in_data[47:42], celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_7z } == { in_data[10:2], celloutsig_0_13z };
  assign celloutsig_0_28z = { celloutsig_0_2z[20:12], celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_21z, celloutsig_0_8z, celloutsig_0_26z, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_12z, celloutsig_0_10z } * { in_data[25:18], celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_26z, celloutsig_0_24z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_2z = in_data[90:69] * { in_data[71:53], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_2z = { celloutsig_1_0z[3:1], celloutsig_1_1z } * { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_5z = celloutsig_0_2z[19:16] * { celloutsig_0_2z[11:9], celloutsig_0_4z };
  assign celloutsig_1_3z = { celloutsig_1_2z[2:1], celloutsig_1_1z } * celloutsig_1_0z[5:3];
  assign celloutsig_1_4z = { in_data[152:141], celloutsig_1_2z } * { celloutsig_1_0z[3:2], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_11z = { celloutsig_1_2z[1], celloutsig_1_2z, celloutsig_1_5z } * celloutsig_1_9z[6:1];
  assign celloutsig_1_15z = { celloutsig_1_0z[1], celloutsig_1_3z, celloutsig_1_6z } * { celloutsig_1_2z[2], _05_ };
  assign celloutsig_1_17z = celloutsig_1_9z[8:4] * { celloutsig_1_0z[4:1], celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_15z[4:1], _05_ } * { celloutsig_1_18z, celloutsig_1_11z, celloutsig_1_6z };
  assign celloutsig_0_21z = { in_data[61:53], celloutsig_0_1z } * { celloutsig_0_17z[7:2], celloutsig_0_5z };
  assign celloutsig_0_24z = { celloutsig_0_23z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_0z } * celloutsig_0_17z[7:2];
  assign celloutsig_0_43z = | { celloutsig_0_5z[1], _04_ };
  assign celloutsig_1_6z = ~((celloutsig_1_0z[3] & celloutsig_1_0z[2]) | celloutsig_1_2z[1]);
  assign celloutsig_0_16z = ~((celloutsig_0_5z[2] & celloutsig_0_6z[2]) | celloutsig_0_10z);
  assign celloutsig_0_25z = ~((celloutsig_0_4z & in_data[1]) | celloutsig_0_5z[3]);
  assign celloutsig_0_0z = ~((in_data[4] & in_data[0]) | (in_data[47] & in_data[41]));
  assign celloutsig_0_54z = ~((celloutsig_0_45z & celloutsig_0_15z) | (celloutsig_0_17z[1] & celloutsig_0_43z));
  assign celloutsig_0_11z = ~((_02_[16] & celloutsig_0_4z) | (celloutsig_0_7z & celloutsig_0_8z));
  assign celloutsig_0_12z = ~((celloutsig_0_5z[2] & celloutsig_0_5z[1]) | (celloutsig_0_7z & in_data[20]));
  assign celloutsig_0_1z = ~((celloutsig_0_0z & celloutsig_0_0z) | (celloutsig_0_0z & in_data[41]));
  assign celloutsig_0_15z = ~((celloutsig_0_13z[1] & celloutsig_0_2z[21]) | (celloutsig_0_3z[3] & celloutsig_0_5z[1]));
  assign celloutsig_0_23z = ~((celloutsig_0_16z & celloutsig_0_6z[0]) | (celloutsig_0_6z[3] & celloutsig_0_3z[6]));
  assign _01_[5] = _00_;
  assign { _02_[23], _02_[11:0] } = { celloutsig_0_24z[4], celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_12z };
  assign _03_[10:4] = { _01_[6], _00_, _01_[4:0] };
  assign _06_[11:1] = { _01_[6], _00_, _01_[4:0], _03_[3:0] };
  assign { out_data[128], out_data[103:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z, celloutsig_0_54z };
endmodule
