

================================================================
== Vitis HLS Report for 'load_rows_Loop_LOAD_ROW_proc1'
================================================================
* Date:           Fri Oct  3 15:43:25 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1547|     1547|  15.470 us|  15.470 us|  1547|  1547|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                  |                                                        |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                             Instance                             |                         Module                         |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W_fu_76  |load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W  |     1539|     1539|  15.390 us|  15.390 us|  1539|  1539|       no|
        +------------------------------------------------------------------+--------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       4|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|    1041|     109|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     363|    -|
|Register         |        -|     -|     127|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1168|     476|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+-----+-----+
    |                             Instance                             |                         Module                         | BRAM_18K| DSP|  FF  | LUT | URAM|
    +------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+-----+-----+
    |grp_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W_fu_76  |load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W  |        0|   0|  1041|  109|    0|
    +------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+-----+-----+
    |Total                                                             |                                                        |        0|   0|  1041|  109|    0|
    +------------------------------------------------------------------+--------------------------------------------------------+---------+----+------+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |ap_block_state1     |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_io  |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|   4|           2|           2|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  54|         10|    1|         10|
    |ap_done               |   9|          2|    1|          2|
    |gmem0_blk_n_AR        |   9|          2|    1|          2|
    |gmem1_blk_n_AR        |   9|          2|    1|          2|
    |m_axi_gmem0_ARADDR    |  14|          3|   64|        192|
    |m_axi_gmem0_ARBURST   |   9|          2|    2|          4|
    |m_axi_gmem0_ARCACHE   |   9|          2|    4|          8|
    |m_axi_gmem0_ARID      |   9|          2|    1|          2|
    |m_axi_gmem0_ARLEN     |  14|          3|   32|         96|
    |m_axi_gmem0_ARLOCK    |   9|          2|    2|          4|
    |m_axi_gmem0_ARPROT    |   9|          2|    3|          6|
    |m_axi_gmem0_ARQOS     |   9|          2|    4|          8|
    |m_axi_gmem0_ARREGION  |   9|          2|    4|          8|
    |m_axi_gmem0_ARSIZE    |   9|          2|    3|          6|
    |m_axi_gmem0_ARUSER    |   9|          2|    1|          2|
    |m_axi_gmem0_ARVALID   |  14|          3|    1|          3|
    |m_axi_gmem0_RREADY    |   9|          2|    1|          2|
    |m_axi_gmem1_ARADDR    |  14|          3|   64|        192|
    |m_axi_gmem1_ARBURST   |   9|          2|    2|          4|
    |m_axi_gmem1_ARCACHE   |   9|          2|    4|          8|
    |m_axi_gmem1_ARID      |   9|          2|    1|          2|
    |m_axi_gmem1_ARLEN     |  14|          3|   32|         96|
    |m_axi_gmem1_ARLOCK    |   9|          2|    2|          4|
    |m_axi_gmem1_ARPROT    |   9|          2|    3|          6|
    |m_axi_gmem1_ARQOS     |   9|          2|    4|          8|
    |m_axi_gmem1_ARREGION  |   9|          2|    4|          8|
    |m_axi_gmem1_ARSIZE    |   9|          2|    3|          6|
    |m_axi_gmem1_ARUSER    |   9|          2|    1|          2|
    |m_axi_gmem1_ARVALID   |  14|          3|    1|          3|
    |m_axi_gmem1_RREADY    |   9|          2|    1|          2|
    |s_in01_write          |   9|          2|    1|          2|
    |s_in12_write          |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 363|         78|  250|        702|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                      Name                                     | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                      |   9|   0|    9|          0|
    |ap_done_reg                                                                    |   1|   0|    1|          0|
    |grp_load_rows_Loop_LOAD_ROW_proc1_Pipeline_LOAD_ROW_LOAD_W_fu_76_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln579_1_reg_142                                                          |  58|   0|   58|          0|
    |trunc_ln_reg_132                                                               |  58|   0|   58|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                          | 127|   0|  127|          0|
    +-------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+-----------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  load_rows_Loop_LOAD_ROW_proc1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  load_rows_Loop_LOAD_ROW_proc1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  load_rows_Loop_LOAD_ROW_proc1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  load_rows_Loop_LOAD_ROW_proc1|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  load_rows_Loop_LOAD_ROW_proc1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  load_rows_Loop_LOAD_ROW_proc1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  load_rows_Loop_LOAD_ROW_proc1|  return value|
|in0                    |   in|   64|     ap_none|                            in0|        scalar|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|   32|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|  512|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|   64|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|   32|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|  512|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_RFIFONUM   |   in|   10|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|                          gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|                          gmem0|       pointer|
|in1                    |   in|   64|     ap_none|                            in1|        scalar|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|   32|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|  512|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|   64|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|   32|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|  512|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_RFIFONUM   |   in|   10|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|                          gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|                          gmem1|       pointer|
|s_in01_din             |  out|  512|     ap_fifo|                         s_in01|       pointer|
|s_in01_num_data_valid  |   in|    7|     ap_fifo|                         s_in01|       pointer|
|s_in01_fifo_cap        |   in|    7|     ap_fifo|                         s_in01|       pointer|
|s_in01_full_n          |   in|    1|     ap_fifo|                         s_in01|       pointer|
|s_in01_write           |  out|    1|     ap_fifo|                         s_in01|       pointer|
|s_in12_din             |  out|  512|     ap_fifo|                         s_in12|       pointer|
|s_in12_num_data_valid  |   in|    7|     ap_fifo|                         s_in12|       pointer|
|s_in12_fifo_cap        |   in|    7|     ap_fifo|                         s_in12|       pointer|
|s_in12_full_n          |   in|    1|     ap_fifo|                         s_in12|       pointer|
|s_in12_write           |  out|    1|     ap_fifo|                         s_in12|       pointer|
+-----------------------+-----+-----+------------+-------------------------------+--------------+

