$comment
	File created using the following command:
		vcd file Aula4.msim.vcd -direction
$end
$date
	Fri Sep 02 09:32:36 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula4_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & LEDR [9] $end
$var wire 1 ' LEDR [8] $end
$var wire 1 ( LEDR [7] $end
$var wire 1 ) LEDR [6] $end
$var wire 1 * LEDR [5] $end
$var wire 1 + LEDR [4] $end
$var wire 1 , LEDR [3] $end
$var wire 1 - LEDR [2] $end
$var wire 1 . LEDR [1] $end
$var wire 1 / LEDR [0] $end
$var wire 1 0 PC_OUT [7] $end
$var wire 1 1 PC_OUT [6] $end
$var wire 1 2 PC_OUT [5] $end
$var wire 1 3 PC_OUT [4] $end
$var wire 1 4 PC_OUT [3] $end
$var wire 1 5 PC_OUT [2] $end
$var wire 1 6 PC_OUT [1] $end
$var wire 1 7 PC_OUT [0] $end
$var wire 1 8 REG_OUT [7] $end
$var wire 1 9 REG_OUT [6] $end
$var wire 1 : REG_OUT [5] $end
$var wire 1 ; REG_OUT [4] $end
$var wire 1 < REG_OUT [3] $end
$var wire 1 = REG_OUT [2] $end
$var wire 1 > REG_OUT [1] $end
$var wire 1 ? REG_OUT [0] $end

$scope module i1 $end
$var wire 1 @ gnd $end
$var wire 1 A vcc $end
$var wire 1 B unknown $end
$var wire 1 C devoe $end
$var wire 1 D devclrn $end
$var wire 1 E devpor $end
$var wire 1 F ww_devoe $end
$var wire 1 G ww_devclrn $end
$var wire 1 H ww_devpor $end
$var wire 1 I ww_CLOCK_50 $end
$var wire 1 J ww_KEY [3] $end
$var wire 1 K ww_KEY [2] $end
$var wire 1 L ww_KEY [1] $end
$var wire 1 M ww_KEY [0] $end
$var wire 1 N ww_PC_OUT [7] $end
$var wire 1 O ww_PC_OUT [6] $end
$var wire 1 P ww_PC_OUT [5] $end
$var wire 1 Q ww_PC_OUT [4] $end
$var wire 1 R ww_PC_OUT [3] $end
$var wire 1 S ww_PC_OUT [2] $end
$var wire 1 T ww_PC_OUT [1] $end
$var wire 1 U ww_PC_OUT [0] $end
$var wire 1 V ww_LEDR [9] $end
$var wire 1 W ww_LEDR [8] $end
$var wire 1 X ww_LEDR [7] $end
$var wire 1 Y ww_LEDR [6] $end
$var wire 1 Z ww_LEDR [5] $end
$var wire 1 [ ww_LEDR [4] $end
$var wire 1 \ ww_LEDR [3] $end
$var wire 1 ] ww_LEDR [2] $end
$var wire 1 ^ ww_LEDR [1] $end
$var wire 1 _ ww_LEDR [0] $end
$var wire 1 ` ww_REG_OUT [7] $end
$var wire 1 a ww_REG_OUT [6] $end
$var wire 1 b ww_REG_OUT [5] $end
$var wire 1 c ww_REG_OUT [4] $end
$var wire 1 d ww_REG_OUT [3] $end
$var wire 1 e ww_REG_OUT [2] $end
$var wire 1 f ww_REG_OUT [1] $end
$var wire 1 g ww_REG_OUT [0] $end
$var wire 1 h \KEY[1]~input_o\ $end
$var wire 1 i \KEY[2]~input_o\ $end
$var wire 1 j \KEY[3]~input_o\ $end
$var wire 1 k \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 l \KEY[0]~input_o\ $end
$var wire 1 m \CLOCK_50~input_o\ $end
$var wire 1 n \gravar:detectorSub0|saidaQ~0_combout\ $end
$var wire 1 o \gravar:detectorSub0|saidaQ~q\ $end
$var wire 1 p \gravar:detectorSub0|saida~combout\ $end
$var wire 1 q \PC|DOUT[0]~0_combout\ $end
$var wire 1 r \incrementaPC|Add0~1_sumout\ $end
$var wire 1 s \incrementaPC|Add0~2\ $end
$var wire 1 t \incrementaPC|Add0~5_sumout\ $end
$var wire 1 u \PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 v \incrementaPC|Add0~6\ $end
$var wire 1 w \incrementaPC|Add0~9_sumout\ $end
$var wire 1 x \incrementaPC|Add0~10\ $end
$var wire 1 y \incrementaPC|Add0~13_sumout\ $end
$var wire 1 z \incrementaPC|Add0~14\ $end
$var wire 1 { \incrementaPC|Add0~17_sumout\ $end
$var wire 1 | \incrementaPC|Add0~18\ $end
$var wire 1 } \incrementaPC|Add0~21_sumout\ $end
$var wire 1 ~ \incrementaPC|Add0~22\ $end
$var wire 1 !! \incrementaPC|Add0~25_sumout\ $end
$var wire 1 "! \ROM1|memROM~1_combout\ $end
$var wire 1 #! \ROM1|memROM~2_combout\ $end
$var wire 1 $! \ROM1|memROM~0_combout\ $end
$var wire 1 %! \decoderInstru1|Equal5~0_combout\ $end
$var wire 1 &! \decoderInstru1|saida[3]~0_combout\ $end
$var wire 1 '! \ROM1|memROM~3_combout\ $end
$var wire 1 (! \ROM1|memROM~6_combout\ $end
$var wire 1 )! \ROM1|memROM~4_combout\ $end
$var wire 1 *! \RAM1|ram~185_combout\ $end
$var wire 1 +! \RAM1|ram~180_combout\ $end
$var wire 1 ,! \RAM1|ram~41_q\ $end
$var wire 1 -! \RAM1|ram~33feeder_combout\ $end
$var wire 1 .! \RAM1|ram~179_combout\ $end
$var wire 1 /! \RAM1|ram~33_q\ $end
$var wire 1 0! \RAM1|ram~178_combout\ $end
$var wire 1 1! \RAM1|ram~25_q\ $end
$var wire 1 2! \RAM1|ram~177_combout\ $end
$var wire 1 3! \RAM1|ram~17_q\ $end
$var wire 1 4! \RAM1|ram~145_combout\ $end
$var wire 1 5! \ROM1|memROM~5_combout\ $end
$var wire 1 6! \RAM1|ram~183_combout\ $end
$var wire 1 7! \RAM1|ram~97_q\ $end
$var wire 1 8! \RAM1|ram~181_combout\ $end
$var wire 1 9! \RAM1|ram~81_q\ $end
$var wire 1 :! \RAM1|ram~89feeder_combout\ $end
$var wire 1 ;! \RAM1|ram~182_combout\ $end
$var wire 1 <! \RAM1|ram~89_q\ $end
$var wire 1 =! \RAM1|ram~184_combout\ $end
$var wire 1 >! \RAM1|ram~105_q\ $end
$var wire 1 ?! \RAM1|ram~146_combout\ $end
$var wire 1 @! \RAM1|ram~147_combout\ $end
$var wire 1 A! \decoderInstru1|Equal5~1_combout\ $end
$var wire 1 B! \ULA1|Add0~34_cout\ $end
$var wire 1 C! \ULA1|Add0~1_sumout\ $end
$var wire 1 D! \ULA1|saida[0]~0_combout\ $end
$var wire 1 E! \decoderInstru1|saida[4]~1_combout\ $end
$var wire 1 F! \RAM1|ram~82_q\ $end
$var wire 1 G! \RAM1|ram~18_q\ $end
$var wire 1 H! \RAM1|ram~148_combout\ $end
$var wire 1 I! \RAM1|ram~34_q\ $end
$var wire 1 J! \RAM1|ram~98_q\ $end
$var wire 1 K! \RAM1|ram~150_combout\ $end
$var wire 1 L! \RAM1|ram~42_q\ $end
$var wire 1 M! \RAM1|ram~106feeder_combout\ $end
$var wire 1 N! \RAM1|ram~106_q\ $end
$var wire 1 O! \RAM1|ram~151_combout\ $end
$var wire 1 P! \RAM1|ram~90_q\ $end
$var wire 1 Q! \RAM1|ram~26_q\ $end
$var wire 1 R! \RAM1|ram~149_combout\ $end
$var wire 1 S! \RAM1|ram~152_combout\ $end
$var wire 1 T! \ULA1|Add0~2\ $end
$var wire 1 U! \ULA1|Add0~5_sumout\ $end
$var wire 1 V! \ULA1|saida[1]~1_combout\ $end
$var wire 1 W! \RAM1|ram~83_q\ $end
$var wire 1 X! \RAM1|ram~99_q\ $end
$var wire 1 Y! \RAM1|ram~91feeder_combout\ $end
$var wire 1 Z! \RAM1|ram~91_q\ $end
$var wire 1 [! \RAM1|ram~107_q\ $end
$var wire 1 \! \RAM1|ram~154_combout\ $end
$var wire 1 ]! \RAM1|ram~19_q\ $end
$var wire 1 ^! \RAM1|ram~27_q\ $end
$var wire 1 _! \RAM1|ram~43feeder_combout\ $end
$var wire 1 `! \RAM1|ram~43_q\ $end
$var wire 1 a! \RAM1|ram~35feeder_combout\ $end
$var wire 1 b! \RAM1|ram~35_q\ $end
$var wire 1 c! \RAM1|ram~153_combout\ $end
$var wire 1 d! \RAM1|ram~155_combout\ $end
$var wire 1 e! \ULA1|Add0~6\ $end
$var wire 1 f! \ULA1|Add0~9_sumout\ $end
$var wire 1 g! \ULA1|saida[2]~2_combout\ $end
$var wire 1 h! \RAM1|ram~28_q\ $end
$var wire 1 i! \RAM1|ram~92_q\ $end
$var wire 1 j! \RAM1|ram~157_combout\ $end
$var wire 1 k! \RAM1|ram~20_q\ $end
$var wire 1 l! \RAM1|ram~84feeder_combout\ $end
$var wire 1 m! \RAM1|ram~84_q\ $end
$var wire 1 n! \RAM1|ram~156_combout\ $end
$var wire 1 o! \RAM1|ram~44_q\ $end
$var wire 1 p! \RAM1|ram~108_q\ $end
$var wire 1 q! \RAM1|ram~159_combout\ $end
$var wire 1 r! \RAM1|ram~36_q\ $end
$var wire 1 s! \RAM1|ram~100_q\ $end
$var wire 1 t! \RAM1|ram~158_combout\ $end
$var wire 1 u! \RAM1|ram~160_combout\ $end
$var wire 1 v! \ULA1|Add0~10\ $end
$var wire 1 w! \ULA1|Add0~13_sumout\ $end
$var wire 1 x! \ULA1|saida[3]~3_combout\ $end
$var wire 1 y! \REGA|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 z! \RAM1|ram~45_q\ $end
$var wire 1 {! \RAM1|ram~29_q\ $end
$var wire 1 |! \RAM1|ram~21_q\ $end
$var wire 1 }! \RAM1|ram~37_q\ $end
$var wire 1 ~! \RAM1|ram~161_combout\ $end
$var wire 1 !" \RAM1|ram~101_q\ $end
$var wire 1 "" \RAM1|ram~85_q\ $end
$var wire 1 #" \RAM1|ram~109_q\ $end
$var wire 1 $" \RAM1|ram~93_q\ $end
$var wire 1 %" \RAM1|ram~162_combout\ $end
$var wire 1 &" \RAM1|ram~163_combout\ $end
$var wire 1 '" \ULA1|Add0~14\ $end
$var wire 1 (" \ULA1|Add0~17_sumout\ $end
$var wire 1 )" \ULA1|saida[4]~4_combout\ $end
$var wire 1 *" \RAM1|ram~38_q\ $end
$var wire 1 +" \RAM1|ram~102_q\ $end
$var wire 1 ," \RAM1|ram~166_combout\ $end
$var wire 1 -" \RAM1|ram~30feeder_combout\ $end
$var wire 1 ." \RAM1|ram~30_q\ $end
$var wire 1 /" \RAM1|ram~94feeder_combout\ $end
$var wire 1 0" \RAM1|ram~94_q\ $end
$var wire 1 1" \RAM1|ram~165_combout\ $end
$var wire 1 2" \RAM1|ram~46_q\ $end
$var wire 1 3" \RAM1|ram~110feeder_combout\ $end
$var wire 1 4" \RAM1|ram~110_q\ $end
$var wire 1 5" \RAM1|ram~167_combout\ $end
$var wire 1 6" \RAM1|ram~86feeder_combout\ $end
$var wire 1 7" \RAM1|ram~86_q\ $end
$var wire 1 8" \RAM1|ram~22feeder_combout\ $end
$var wire 1 9" \RAM1|ram~22_q\ $end
$var wire 1 :" \RAM1|ram~164_combout\ $end
$var wire 1 ;" \RAM1|ram~168_combout\ $end
$var wire 1 <" \ULA1|Add0~18\ $end
$var wire 1 =" \ULA1|Add0~21_sumout\ $end
$var wire 1 >" \ULA1|saida[5]~5_combout\ $end
$var wire 1 ?" \REGA|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 @" \RAM1|ram~47feeder_combout\ $end
$var wire 1 A" \RAM1|ram~47_q\ $end
$var wire 1 B" \RAM1|ram~23_q\ $end
$var wire 1 C" \RAM1|ram~31_q\ $end
$var wire 1 D" \RAM1|ram~39_q\ $end
$var wire 1 E" \RAM1|ram~169_combout\ $end
$var wire 1 F" \RAM1|ram~95_q\ $end
$var wire 1 G" \RAM1|ram~111_q\ $end
$var wire 1 H" \RAM1|ram~87feeder_combout\ $end
$var wire 1 I" \RAM1|ram~87_q\ $end
$var wire 1 J" \RAM1|ram~103_q\ $end
$var wire 1 K" \RAM1|ram~170_combout\ $end
$var wire 1 L" \RAM1|ram~171_combout\ $end
$var wire 1 M" \ULA1|Add0~22\ $end
$var wire 1 N" \ULA1|Add0~25_sumout\ $end
$var wire 1 O" \ULA1|saida[6]~6_combout\ $end
$var wire 1 P" \REGA|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 Q" \RAM1|ram~48feeder_combout\ $end
$var wire 1 R" \RAM1|ram~48_q\ $end
$var wire 1 S" \RAM1|ram~112_q\ $end
$var wire 1 T" \RAM1|ram~175_combout\ $end
$var wire 1 U" \RAM1|ram~88_q\ $end
$var wire 1 V" \RAM1|ram~24_q\ $end
$var wire 1 W" \RAM1|ram~172_combout\ $end
$var wire 1 X" \RAM1|ram~104feeder_combout\ $end
$var wire 1 Y" \RAM1|ram~104_q\ $end
$var wire 1 Z" \RAM1|ram~40feeder_combout\ $end
$var wire 1 [" \RAM1|ram~40_q\ $end
$var wire 1 \" \RAM1|ram~174_combout\ $end
$var wire 1 ]" \RAM1|ram~96_q\ $end
$var wire 1 ^" \RAM1|ram~32_q\ $end
$var wire 1 _" \RAM1|ram~173_combout\ $end
$var wire 1 `" \RAM1|ram~176_combout\ $end
$var wire 1 a" \ULA1|Add0~26\ $end
$var wire 1 b" \ULA1|Add0~29_sumout\ $end
$var wire 1 c" \ULA1|saida[7]~7_combout\ $end
$var wire 1 d" \REGA|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 e" \PC|DOUT\ [8] $end
$var wire 1 f" \PC|DOUT\ [7] $end
$var wire 1 g" \PC|DOUT\ [6] $end
$var wire 1 h" \PC|DOUT\ [5] $end
$var wire 1 i" \PC|DOUT\ [4] $end
$var wire 1 j" \PC|DOUT\ [3] $end
$var wire 1 k" \PC|DOUT\ [2] $end
$var wire 1 l" \PC|DOUT\ [1] $end
$var wire 1 m" \PC|DOUT\ [0] $end
$var wire 1 n" \REGA|DOUT\ [7] $end
$var wire 1 o" \REGA|DOUT\ [6] $end
$var wire 1 p" \REGA|DOUT\ [5] $end
$var wire 1 q" \REGA|DOUT\ [4] $end
$var wire 1 r" \REGA|DOUT\ [3] $end
$var wire 1 s" \REGA|DOUT\ [2] $end
$var wire 1 t" \REGA|DOUT\ [1] $end
$var wire 1 u" \REGA|DOUT\ [0] $end
$var wire 1 v" \RAM1|ALT_INV_ram~97_q\ $end
$var wire 1 w" \RAM1|ALT_INV_ram~89_q\ $end
$var wire 1 x" \RAM1|ALT_INV_ram~81_q\ $end
$var wire 1 y" \RAM1|ALT_INV_ram~145_combout\ $end
$var wire 1 z" \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 {" \RAM1|ALT_INV_ram~41_q\ $end
$var wire 1 |" \RAM1|ALT_INV_ram~33_q\ $end
$var wire 1 }" \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 ~" \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 !# \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 "# \decoderInstru1|ALT_INV_Equal5~0_combout\ $end
$var wire 1 ## \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 $# \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 %# \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 &# \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 '# \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 (# \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 )# \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 *# \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 +# \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 ,# \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 -# \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 .# \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 /# \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 0# \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 1# \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 2# \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 3# \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 4# \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 5# \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 6# \ULA1|ALT_INV_Add0~29_sumout\ $end
$var wire 1 7# \ULA1|ALT_INV_Add0~25_sumout\ $end
$var wire 1 8# \ULA1|ALT_INV_Add0~21_sumout\ $end
$var wire 1 9# \ULA1|ALT_INV_Add0~17_sumout\ $end
$var wire 1 :# \ULA1|ALT_INV_Add0~13_sumout\ $end
$var wire 1 ;# \ULA1|ALT_INV_Add0~9_sumout\ $end
$var wire 1 <# \ULA1|ALT_INV_Add0~5_sumout\ $end
$var wire 1 =# \ULA1|ALT_INV_Add0~1_sumout\ $end
$var wire 1 ># \ALT_INV_KEY[0]~input_o\ $end
$var wire 1 ?# \RAM1|ALT_INV_ram~185_combout\ $end
$var wire 1 @# \decoderInstru1|ALT_INV_Equal5~1_combout\ $end
$var wire 1 A# \gravar:detectorSub0|ALT_INV_saidaQ~q\ $end
$var wire 1 B# \RAM1|ALT_INV_ram~176_combout\ $end
$var wire 1 C# \RAM1|ALT_INV_ram~175_combout\ $end
$var wire 1 D# \RAM1|ALT_INV_ram~112_q\ $end
$var wire 1 E# \RAM1|ALT_INV_ram~48_q\ $end
$var wire 1 F# \RAM1|ALT_INV_ram~174_combout\ $end
$var wire 1 G# \RAM1|ALT_INV_ram~104_q\ $end
$var wire 1 H# \RAM1|ALT_INV_ram~40_q\ $end
$var wire 1 I# \RAM1|ALT_INV_ram~173_combout\ $end
$var wire 1 J# \RAM1|ALT_INV_ram~96_q\ $end
$var wire 1 K# \RAM1|ALT_INV_ram~32_q\ $end
$var wire 1 L# \RAM1|ALT_INV_ram~172_combout\ $end
$var wire 1 M# \RAM1|ALT_INV_ram~88_q\ $end
$var wire 1 N# \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 O# \RAM1|ALT_INV_ram~171_combout\ $end
$var wire 1 P# \RAM1|ALT_INV_ram~170_combout\ $end
$var wire 1 Q# \RAM1|ALT_INV_ram~111_q\ $end
$var wire 1 R# \RAM1|ALT_INV_ram~103_q\ $end
$var wire 1 S# \RAM1|ALT_INV_ram~95_q\ $end
$var wire 1 T# \RAM1|ALT_INV_ram~87_q\ $end
$var wire 1 U# \RAM1|ALT_INV_ram~169_combout\ $end
$var wire 1 V# \RAM1|ALT_INV_ram~47_q\ $end
$var wire 1 W# \RAM1|ALT_INV_ram~39_q\ $end
$var wire 1 X# \RAM1|ALT_INV_ram~31_q\ $end
$var wire 1 Y# \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 Z# \RAM1|ALT_INV_ram~168_combout\ $end
$var wire 1 [# \RAM1|ALT_INV_ram~167_combout\ $end
$var wire 1 \# \RAM1|ALT_INV_ram~110_q\ $end
$var wire 1 ]# \RAM1|ALT_INV_ram~46_q\ $end
$var wire 1 ^# \RAM1|ALT_INV_ram~166_combout\ $end
$var wire 1 _# \RAM1|ALT_INV_ram~102_q\ $end
$var wire 1 `# \RAM1|ALT_INV_ram~38_q\ $end
$var wire 1 a# \RAM1|ALT_INV_ram~165_combout\ $end
$var wire 1 b# \RAM1|ALT_INV_ram~94_q\ $end
$var wire 1 c# \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 d# \RAM1|ALT_INV_ram~164_combout\ $end
$var wire 1 e# \RAM1|ALT_INV_ram~86_q\ $end
$var wire 1 f# \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 g# \RAM1|ALT_INV_ram~163_combout\ $end
$var wire 1 h# \RAM1|ALT_INV_ram~162_combout\ $end
$var wire 1 i# \RAM1|ALT_INV_ram~109_q\ $end
$var wire 1 j# \RAM1|ALT_INV_ram~101_q\ $end
$var wire 1 k# \RAM1|ALT_INV_ram~93_q\ $end
$var wire 1 l# \RAM1|ALT_INV_ram~85_q\ $end
$var wire 1 m# \RAM1|ALT_INV_ram~161_combout\ $end
$var wire 1 n# \RAM1|ALT_INV_ram~45_q\ $end
$var wire 1 o# \RAM1|ALT_INV_ram~37_q\ $end
$var wire 1 p# \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 q# \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 r# \RAM1|ALT_INV_ram~160_combout\ $end
$var wire 1 s# \RAM1|ALT_INV_ram~159_combout\ $end
$var wire 1 t# \RAM1|ALT_INV_ram~108_q\ $end
$var wire 1 u# \RAM1|ALT_INV_ram~44_q\ $end
$var wire 1 v# \RAM1|ALT_INV_ram~158_combout\ $end
$var wire 1 w# \RAM1|ALT_INV_ram~100_q\ $end
$var wire 1 x# \RAM1|ALT_INV_ram~36_q\ $end
$var wire 1 y# \RAM1|ALT_INV_ram~157_combout\ $end
$var wire 1 z# \RAM1|ALT_INV_ram~92_q\ $end
$var wire 1 {# \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 |# \RAM1|ALT_INV_ram~156_combout\ $end
$var wire 1 }# \RAM1|ALT_INV_ram~84_q\ $end
$var wire 1 ~# \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 !$ \RAM1|ALT_INV_ram~155_combout\ $end
$var wire 1 "$ \RAM1|ALT_INV_ram~154_combout\ $end
$var wire 1 #$ \RAM1|ALT_INV_ram~107_q\ $end
$var wire 1 $$ \RAM1|ALT_INV_ram~99_q\ $end
$var wire 1 %$ \RAM1|ALT_INV_ram~91_q\ $end
$var wire 1 &$ \RAM1|ALT_INV_ram~83_q\ $end
$var wire 1 '$ \RAM1|ALT_INV_ram~153_combout\ $end
$var wire 1 ($ \RAM1|ALT_INV_ram~43_q\ $end
$var wire 1 )$ \RAM1|ALT_INV_ram~35_q\ $end
$var wire 1 *$ \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 +$ \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 ,$ \RAM1|ALT_INV_ram~152_combout\ $end
$var wire 1 -$ \RAM1|ALT_INV_ram~151_combout\ $end
$var wire 1 .$ \RAM1|ALT_INV_ram~106_q\ $end
$var wire 1 /$ \RAM1|ALT_INV_ram~42_q\ $end
$var wire 1 0$ \RAM1|ALT_INV_ram~150_combout\ $end
$var wire 1 1$ \RAM1|ALT_INV_ram~98_q\ $end
$var wire 1 2$ \RAM1|ALT_INV_ram~34_q\ $end
$var wire 1 3$ \RAM1|ALT_INV_ram~149_combout\ $end
$var wire 1 4$ \RAM1|ALT_INV_ram~90_q\ $end
$var wire 1 5$ \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 6$ \RAM1|ALT_INV_ram~148_combout\ $end
$var wire 1 7$ \RAM1|ALT_INV_ram~82_q\ $end
$var wire 1 8$ \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 9$ \decoderInstru1|ALT_INV_saida[3]~0_combout\ $end
$var wire 1 :$ \RAM1|ALT_INV_ram~147_combout\ $end
$var wire 1 ;$ \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 <$ \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 =$ \RAM1|ALT_INV_ram~146_combout\ $end
$var wire 1 >$ \RAM1|ALT_INV_ram~105_q\ $end
$var wire 1 ?$ \REGA|ALT_INV_DOUT[7]~DUPLICATE_q\ $end
$var wire 1 @$ \REGA|ALT_INV_DOUT[6]~DUPLICATE_q\ $end
$var wire 1 A$ \REGA|ALT_INV_DOUT[5]~DUPLICATE_q\ $end
$var wire 1 B$ \REGA|ALT_INV_DOUT[4]~DUPLICATE_q\ $end
$var wire 1 C$ \PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0@
1A
xB
1C
1D
1E
1F
1G
1H
xI
xh
xi
xj
xk
1l
xm
0n
0o
0p
1q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
1$!
1%!
1&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
1B!
0C!
0D!
1E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
1T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
1e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
1v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
1'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
1<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
1M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
1a"
0b"
0c"
0d"
1v"
1w"
1x"
1y"
1z"
1{"
1|"
1}"
1~"
1!#
0"#
1##
1$#
0%#
16#
17#
18#
19#
1:#
1;#
1<#
1=#
0>#
1?#
1@#
1A#
1B#
1C#
1D#
1E#
1F#
1G#
1H#
1I#
1J#
1K#
1L#
1M#
1N#
1O#
1P#
1Q#
1R#
1S#
1T#
1U#
1V#
1W#
1X#
1Y#
1Z#
1[#
1\#
1]#
1^#
1_#
1`#
1a#
1b#
1c#
1d#
1e#
1f#
1g#
1h#
1i#
1j#
1k#
1l#
1m#
1n#
1o#
1p#
1q#
1r#
1s#
1t#
1u#
1v#
1w#
1x#
1y#
1z#
1{#
1|#
1}#
1~#
1!$
1"$
1#$
1$$
1%$
1&$
1'$
1($
1)$
1*$
1+$
1,$
1-$
1.$
1/$
10$
11$
12$
13$
14$
15$
16$
17$
18$
09$
1:$
1;$
1<$
1=$
1>$
1?$
1@$
1A$
1B$
1C$
x"
x#
x$
1%
xJ
xK
xL
1M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
xe"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
1&#
1'#
1(#
x)#
1*#
1+#
1,#
1-#
1.#
1/#
10#
11#
12#
13#
14#
15#
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
$end
#20000
0%
0M
0l
1>#
1n
1p
1m"
05#
0q
1r
1(!
1)!
0z"
0;$
1U
1w!
0'"
1x!
1U!
0e!
1V!
17
0<#
0:#
1f!
0v!
1("
0<"
09#
0;#
1="
0M"
0w!
1:#
08#
1N"
0a"
07#
1b"
06#
#40000
1%
1M
1l
0>#
0n
0p
#60000
0%
0M
0l
1>#
1n
1p
0m"
1l"
1t"
1r"
0*#
0,#
04#
15#
1q
1"!
0(!
0)!
1*!
1M!
0U!
1e!
1l!
1w!
0:#
1<#
0?#
1z"
1;$
0$#
1\
1d
1^
1f
1T
0U
0f!
1v!
0%!
0&!
1)"
1>"
1O"
1c"
0w!
1'"
1U!
12!
0V!
0x!
1;#
1.
1,
1>
1<
07
16
1w!
0<#
1:#
19$
1"#
0("
1<"
0:#
1V!
19#
1x!
0="
1M"
0)"
18#
0N"
1a"
0>"
17#
0b"
0O"
16#
0c"
#80000
1%
1M
1l
0>#
0n
0p
#100000
0%
0M
0l
1>#
1n
1p
1m"
1G!
1k!
0~#
08$
05#
0q
0r
1s
0"!
1#!
0$!
0*!
1H!
1n!
0|#
06$
1?#
1%#
0##
1$#
1U
1t
1A!
02!
1S!
1u!
17
0r#
0,$
0@#
0B!
1C!
0T!
1f!
0v!
1("
0<"
1="
0M"
1N"
0a"
1b"
06#
07#
08#
09#
0;#
0=#
0b"
0N"
0="
0w!
0U!
0C!
1D!
1g!
1)"
1>"
1O"
1c"
1=#
1<#
1:#
18#
17#
16#
0c"
0O"
0>"
0x!
0V!
0D!
#120000
1%
1M
1l
0>#
0n
0p
#140000
0%
0M
0l
1>#
1n
1p
0m"
0l"
1u
1k"
0t"
1s"
0r"
1y!
1q"
0B$
1*#
0+#
1,#
03#
0C$
14#
15#
1q
0s
0t
1v
0M!
1U!
0e!
1Y!
1_!
1a!
0f!
1v!
0l!
1w!
0'"
0("
1<"
19#
0:#
1;#
0<#
1[
1c
0\
0d
1]
1e
0^
0f
1S
0T
0U
1="
1("
0<"
0w!
1'"
1f!
0v!
1w
1t
0v
1V!
0g!
1x!
0)"
0;#
1:#
09#
08#
0.
1-
0,
1+
0>
1=
0<
1;
07
06
15
0w
1w!
0'"
0("
1<"
0="
1>"
1)"
0x!
1g!
18#
19#
0:#
1="
1("
0<"
1x!
0)"
0>"
09#
08#
0="
1>"
1)"
18#
0>"
#160000
1%
1M
1l
0>#
0n
0p
#180000
0%
0M
0l
1>#
1n
1p
1m"
1t"
1r"
0*#
0,#
05#
0q
1r
1"!
0#!
1$!
1'!
1*!
1M!
0U!
1e!
1l!
0w!
1'"
1:#
1<#
0?#
0!#
0%#
1##
0$#
1\
1d
1^
1f
1U
0("
1<"
0f!
1v!
0A!
0S!
0u!
10!
0V!
0x!
1;#
19#
1.
1,
1>
1<
17
1w!
1="
1r#
1,$
1@#
0)"
0g!
08#
0:#
1B!
1C!
1f!
1("
0="
1M"
1N"
1b"
1x!
1>"
06#
07#
18#
09#
0;#
0=#
0N"
1a"
0C!
1T!
1D!
1g!
1)"
0>"
1O"
1c"
1=#
17#
1U!
0b"
0O"
0D!
16#
0<#
1V!
0c"
#200000
1%
1M
1l
0>#
0n
0p
#220000
0%
0M
0l
1>#
1n
1p
0m"
1l"
1Q!
1^!
1h!
1{!
0p#
0{#
0*$
05$
04#
15#
1q
0"!
0'!
0*!
15!
1R!
1c!
1j!
1~!
0m#
0y#
0'$
03$
0<$
1?#
1!#
1$#
1T
0U
1%!
1&!
0)"
0c!
0~!
00!
0H!
0R!
0j!
0n!
1S!
1u!
07
16
0r#
0,$
1|#
1y#
13$
16$
1m#
1'$
09$
0"#
0f!
0S!
0u!
0V!
0x!
1r#
1,$
1;#
#240000
1%
1M
1l
0>#
0n
0p
#260000
0%
0M
0l
1>#
1n
1p
1m"
0t"
0r"
0y!
0q"
1B$
1*#
1,#
05#
0q
0r
1s
1"!
1)!
1*!
05!
0M!
0U!
0l!
0w!
0("
19#
1:#
1<#
1<$
0?#
0z"
0$#
0[
0c
0\
0d
0^
0f
1U
0t
1v
0%!
0&!
1U!
0e!
1.!
1H!
1R!
1f!
0g!
1j!
1n!
1V!
0.
0,
0+
0>
0<
0;
17
1w
0|#
0y#
0;#
03$
06$
0<#
19$
1"#
0f!
0U!
1e!
1g!
1;#
1<#
0g!
1f!
0V!
0;#
1g!
#280000
1%
1M
1l
0>#
0n
0p
#300000
0%
0M
0l
1>#
1n
1p
0m"
0l"
0u
1j"
0k"
1b!
0)$
13#
02#
1C$
14#
15#
1q
0s
1t
0v
0w
1x
0*!
0$!
1'!
0)!
1c!
0'$
1z"
0!#
1%#
1?#
1R
0S
0T
0U
1y
1w
0x
0t
1&!
0.!
1S!
1u!
1~!
1d!
07
06
05
14
0y
0!$
0m#
0r#
0,$
09$
1U!
0e!
1V!
1w!
0'"
1x!
1&"
0f!
1;#
0g#
0:#
0<#
1("
0<"
1f!
0v!
0("
1)"
0;#
09#
0w!
1="
0M"
19#
08#
1:#
1N"
0a"
07#
1b"
06#
#320000
1%
1M
1l
0>#
0n
0p
#340000
0%
0M
0l
1>#
1n
1p
1m"
1t"
1r"
1y!
1q"
0B$
0*#
0,#
05#
0q
1r
1#!
0'!
1)!
1M!
0U!
1e!
1l!
1w!
1("
09#
0:#
1<#
0z"
1!#
0##
1[
1c
1\
1d
1^
1f
1U
0f!
1v!
0&!
1>"
1O"
1c"
0S!
0u!
0~!
1;#
1.
1,
1+
1>
1<
1;
17
0w!
1'"
1m#
1r#
1,$
19$
1:#
0g!
1U!
0V!
1w!
0&"
0("
1<"
0x!
19#
1g#
0:#
0<#
0="
1M"
1V!
1x!
1("
0)"
18#
0N"
1a"
09#
0>"
17#
1)"
0b"
0O"
16#
0c"
#360000
1%
1M
1l
0>#
0n
0p
#380000
0%
0M
0l
1>#
1n
1p
0m"
1l"
0s"
1+#
04#
15#
1q
0#!
1$!
1'!
1*!
0Y!
0_!
0a!
1f!
0v!
0;#
0?#
0!#
0%#
1##
0]
0e
1T
0U
0w!
0c!
1+!
1g!
1:#
0-
0=
07
16
1'$
0x!
0d!
1!$
0f!
1v!
1;#
1w!
0g!
0:#
1x!
#400000
1%
1M
1l
0>#
0n
0p
#420000
