$date
	Tue Jul  6 19:51:31 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module BUF $end
$var wire 1 ! A $end
$var wire 1 " Y $end
$upscope $end
$scope module Banco_Fifo $end
$var wire 1 # empty_fifo $end
$var wire 1 $ error $end
$var wire 1 % full_fifo_synth $end
$var wire 1 & wr_enable_synth $end
$var wire 1 ' wr_enable $end
$var wire 1 ( reset $end
$var wire 1 ) rd_enable_synth $end
$var wire 1 * rd_enable $end
$var wire 1 + push $end
$var wire 1 , pop $end
$var wire 1 - clk $end
$var wire 1 . almost_full_fifo_synth $end
$var wire 1 / almost_empty_fifo $end
$var wire 10 0 FIFO_data_out_synth [9:0] $end
$var wire 10 1 FIFO_data_out [9:0] $end
$var wire 10 2 FIFO_data_in [9:0] $end
$scope module u_fifo $end
$var wire 1 3 error $end
$var wire 1 ( reset $end
$var wire 1 + push $end
$var wire 1 , pop $end
$var wire 1 - clk $end
$var wire 10 4 FIFO_data_out [9:0] $end
$var wire 10 5 FIFO_data_in [9:0] $end
$var reg 1 6 almost_empty_fifo $end
$var reg 1 7 almost_full_fifo $end
$var reg 3 8 cnt [2:0] $end
$var reg 1 9 empty_fifo $end
$var reg 1 : full_fifo $end
$var reg 1 * rd_enable $end
$var reg 1 ' wr_enable $end
$scope module mem $end
$var wire 1 * rdmem_enable $end
$var wire 1 ' wrmem_enable $end
$var wire 1 ( reset $end
$var wire 10 ; memo_data_in [9:0] $end
$var wire 1 - clk $end
$var reg 10 < memo_data_out [9:0] $end
$var reg 3 = rd_ptr [2:0] $end
$var reg 3 > wr_ptr [2:0] $end
$var integer 32 ? i [31:0] $end
$upscope $end
$upscope $end
$scope module u_fifosynth $end
$var wire 1 # empty_fifo $end
$var wire 1 $ error $end
$var wire 1 % full_fifo_synth $end
$var wire 1 & wr_enable_synth $end
$var wire 1 ( reset $end
$var wire 1 ) rd_enable_synth $end
$var wire 1 + push $end
$var wire 1 , pop $end
$var wire 3 @ cnt [2:0] $end
$var wire 1 - clk $end
$var wire 1 . almost_full_fifo_synth $end
$var wire 1 / almost_empty_fifo $end
$var wire 1 A _046_ $end
$var wire 1 B _045_ $end
$var wire 1 C _044_ $end
$var wire 1 D _043_ $end
$var wire 1 E _042_ $end
$var wire 1 F _041_ $end
$var wire 1 G _040_ $end
$var wire 1 H _039_ $end
$var wire 1 I _038_ $end
$var wire 1 J _037_ $end
$var wire 1 K _036_ $end
$var wire 1 L _035_ $end
$var wire 1 M _034_ $end
$var wire 1 N _033_ $end
$var wire 1 O _032_ $end
$var wire 1 P _031_ $end
$var wire 1 Q _030_ $end
$var wire 1 R _029_ $end
$var wire 1 S _028_ $end
$var wire 1 T _027_ $end
$var wire 1 U _026_ $end
$var wire 1 V _025_ $end
$var wire 1 W _024_ $end
$var wire 1 X _023_ $end
$var wire 1 Y _022_ $end
$var wire 1 Z _021_ $end
$var wire 1 [ _020_ $end
$var wire 1 \ _019_ $end
$var wire 1 ] _018_ $end
$var wire 1 ^ _017_ $end
$var wire 1 _ _016_ $end
$var wire 1 ` _015_ $end
$var wire 1 a _014_ $end
$var wire 1 b _013_ $end
$var wire 1 c _012_ $end
$var wire 1 d _011_ $end
$var wire 1 e _010_ $end
$var wire 1 f _009_ $end
$var wire 1 g _008_ $end
$var wire 1 h _007_ $end
$var wire 1 i _006_ $end
$var wire 1 j _005_ $end
$var wire 1 k _004_ $end
$var wire 1 l _003_ $end
$var wire 3 m _002_ [2:0] $end
$var wire 1 n _001_ $end
$var wire 1 o _000_ $end
$var wire 10 p FIFO_data_out_synth [9:0] $end
$var wire 10 q FIFO_data_in [9:0] $end
$scope module _047_ $end
$var wire 1 r A $end
$var wire 1 j Y $end
$upscope $end
$scope module _048_ $end
$var wire 1 s A $end
$var wire 1 i Y $end
$upscope $end
$scope module _049_ $end
$var wire 1 t A $end
$var wire 1 h Y $end
$upscope $end
$scope module _050_ $end
$var wire 1 g Y $end
$var wire 1 & A $end
$upscope $end
$scope module _051_ $end
$var wire 1 f Y $end
$var wire 1 ) A $end
$upscope $end
$scope module _052_ $end
$var wire 1 e Y $end
$var wire 1 , A $end
$upscope $end
$scope module _053_ $end
$var wire 1 d Y $end
$var wire 1 + A $end
$upscope $end
$scope module _054_ $end
$var wire 1 h A $end
$var wire 1 c Y $end
$var wire 1 ) B $end
$upscope $end
$scope module _055_ $end
$var wire 1 u A $end
$var wire 1 f B $end
$var wire 1 b Y $end
$upscope $end
$scope module _056_ $end
$var wire 1 i A $end
$var wire 1 b B $end
$var wire 1 a Y $end
$upscope $end
$scope module _057_ $end
$var wire 1 v A $end
$var wire 1 c B $end
$var wire 1 ` Y $end
$upscope $end
$scope module _058_ $end
$var wire 1 i A $end
$var wire 1 b B $end
$var wire 1 _ Y $end
$upscope $end
$scope module _059_ $end
$var wire 1 _ B $end
$var wire 1 ^ Y $end
$var wire 1 & A $end
$upscope $end
$scope module _060_ $end
$var wire 1 a A $end
$var wire 1 ^ B $end
$var wire 1 ] Y $end
$upscope $end
$scope module _061_ $end
$var wire 1 w A $end
$var wire 1 f B $end
$var wire 1 \ Y $end
$upscope $end
$scope module _062_ $end
$var wire 1 h A $end
$var wire 1 [ Y $end
$var wire 1 ) B $end
$upscope $end
$scope module _063_ $end
$var wire 1 x A $end
$var wire 1 Z Y $end
$var wire 1 & B $end
$upscope $end
$scope module _064_ $end
$var wire 1 Z A $end
$var wire 1 Y Y $end
$upscope $end
$scope module _065_ $end
$var wire 1 [ A $end
$var wire 1 Y B $end
$var wire 1 X Y $end
$upscope $end
$scope module _066_ $end
$var wire 1 y A $end
$var wire 1 X B $end
$var wire 1 W Y $end
$upscope $end
$scope module _067_ $end
$var wire 1 z A $end
$var wire 1 { B $end
$var wire 1 V Y $end
$upscope $end
$scope module _068_ $end
$var wire 1 b A $end
$var wire 1 V B $end
$var wire 1 U Y $end
$upscope $end
$scope module _069_ $end
$var wire 1 | A $end
$var wire 1 a B $end
$var wire 1 T Y $end
$upscope $end
$scope module _070_ $end
$var wire 1 } A $end
$var wire 1 g B $end
$var wire 1 S Y $end
$upscope $end
$scope module _071_ $end
$var wire 1 \ A $end
$var wire 1 S B $end
$var wire 1 R Y $end
$upscope $end
$scope module _072_ $end
$var wire 1 U A $end
$var wire 1 R B $end
$var wire 1 Q Y $end
$upscope $end
$scope module _073_ $end
$var wire 1 ~ A $end
$var wire 1 !" B $end
$var wire 1 P Y $end
$upscope $end
$scope module _074_ $end
$var wire 1 W A $end
$var wire 1 Q B $end
$var wire 1 O Y $end
$upscope $end
$scope module _075_ $end
$var wire 1 ] A $end
$var wire 1 O B $end
$var wire 1 N Y $end
$upscope $end
$scope module _076_ $end
$var wire 1 N B $end
$var wire 1 "" Y $end
$var wire 1 ( A $end
$upscope $end
$scope module _077_ $end
$var wire 1 h A $end
$var wire 1 P B $end
$var wire 1 M Y $end
$upscope $end
$scope module _078_ $end
$var wire 1 c A $end
$var wire 1 \ B $end
$var wire 1 L Y $end
$upscope $end
$scope module _079_ $end
$var wire 1 b A $end
$var wire 1 [ B $end
$var wire 1 K Y $end
$upscope $end
$scope module _080_ $end
$var wire 1 M A $end
$var wire 1 K B $end
$var wire 1 J Y $end
$upscope $end
$scope module _081_ $end
$var wire 1 J B $end
$var wire 1 I Y $end
$var wire 1 & A $end
$upscope $end
$scope module _082_ $end
$var wire 1 L B $end
$var wire 1 H Y $end
$var wire 1 & A $end
$upscope $end
$scope module _083_ $end
$var wire 1 T A $end
$var wire 1 H B $end
$var wire 1 G Y $end
$upscope $end
$scope module _084_ $end
$var wire 1 I A $end
$var wire 1 G B $end
$var wire 1 F Y $end
$upscope $end
$scope module _085_ $end
$var wire 1 F B $end
$var wire 1 #" Y $end
$var wire 1 ( A $end
$upscope $end
$scope module _086_ $end
$var wire 1 $" A $end
$var wire 1 V B $end
$var wire 1 n Y $end
$upscope $end
$scope module _087_ $end
$var wire 1 %" A $end
$var wire 1 P B $end
$var wire 1 E Y $end
$upscope $end
$scope module _088_ $end
$var wire 1 E A $end
$var wire 1 o Y $end
$upscope $end
$scope module _089_ $end
$var wire 1 j A $end
$var wire 1 X B $end
$var wire 1 D Y $end
$upscope $end
$scope module _090_ $end
$var wire 1 &" A $end
$var wire 1 C Y $end
$var wire 1 & B $end
$upscope $end
$scope module _091_ $end
$var wire 1 ` A $end
$var wire 1 C B $end
$var wire 1 B Y $end
$upscope $end
$scope module _092_ $end
$var wire 1 D A $end
$var wire 1 B B $end
$var wire 1 A Y $end
$upscope $end
$scope module _093_ $end
$var wire 1 A B $end
$var wire 1 '" Y $end
$var wire 1 ( A $end
$upscope $end
$scope module _094_ $end
$var wire 1 e B $end
$var wire 1 l Y $end
$var wire 1 ( A $end
$upscope $end
$scope module _095_ $end
$var wire 1 d B $end
$var wire 1 k Y $end
$var wire 1 ( A $end
$upscope $end
$scope module _096_ $end
$var wire 1 o D $end
$var wire 1 - C $end
$var reg 1 / Q $end
$upscope $end
$scope module _097_ $end
$var wire 1 n D $end
$var wire 1 - C $end
$var reg 1 . Q $end
$upscope $end
$scope module _098_ $end
$var wire 1 (" D $end
$var wire 1 - C $end
$var reg 1 )" Q $end
$upscope $end
$scope module _099_ $end
$var wire 1 *" D $end
$var wire 1 - C $end
$var reg 1 +" Q $end
$upscope $end
$scope module _100_ $end
$var wire 1 ," D $end
$var wire 1 - C $end
$var reg 1 -" Q $end
$upscope $end
$scope module _101_ $end
$var wire 1 k D $end
$var wire 1 - C $end
$var reg 1 & Q $end
$upscope $end
$scope module _102_ $end
$var wire 1 l D $end
$var wire 1 - C $end
$var reg 1 ) Q $end
$upscope $end
$scope module mem $end
$var wire 1 ) rdmem_enable $end
$var wire 1 & wrmem_enable $end
$var wire 1 ( reset $end
$var wire 10 ." memo_data_in [9:0] $end
$var wire 1 - clk $end
$var reg 10 /" memo_data_out [9:0] $end
$var reg 3 0" rd_ptr [2:0] $end
$var reg 3 1" wr_ptr [2:0] $end
$var integer 32 2" i [31:0] $end
$upscope $end
$upscope $end
$scope module u_probador_fifos $end
$var wire 10 3" FIFO_data_out [9:0] $end
$var wire 10 4" FIFO_data_out_synth [9:0] $end
$var wire 1 * rd_enable $end
$var wire 1 5" rd_enable_synth $end
$var wire 1 ' wr_enable $end
$var wire 1 6" wr_enable_synth $end
$var reg 10 7" FIFO_data_in [9:0] $end
$var reg 1 - clk $end
$var reg 1 , pop $end
$var reg 1 + push $end
$var reg 1 ( reset $end
$upscope $end
$upscope $end
$scope module DFFSR $end
$var wire 1 8" C $end
$var wire 1 9" D $end
$var wire 1 :" R $end
$var wire 1 ;" S $end
$var reg 1 <" Q $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x<"
z;"
z:"
z9"
z8"
b0 7"
z6"
z5"
b0 4"
b0 3"
b1000 2"
b0 1"
b0 0"
b0 /"
b0 ."
x-"
0,"
x+"
0*"
x)"
0("
0'"
x&"
x%"
x$"
0#"
0""
x!"
x~
x}
x|
x{
xz
xy
xx
xw
xv
xu
xt
xs
xr
b0 q
b0 p
xo
xn
b0 m
0l
0k
xj
xi
xh
xg
xf
1e
0d
xc
xb
xa
x`
x_
x^
x]
x\
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
bx @
b1000 ?
b0 >
b0 =
b0 <
b0 ;
0:
09
b0 8
07
06
b0 5
b0 4
z3
b0 2
b0 1
b0 0
x/
x.
1-
0,
1+
0*
x)
1(
0'
x&
0%
z$
0#
z"
z!
$end
#1
0-
#2
1N
1F
0O
0I
1Q
1J
1A
0M
0n
0R
1L
0U
0X
0K
0B
0G
0]
0D
0a
0_
0o
0c
0Y
1T
1W
1P
1S
1V
1`
1E
0\
1b
0,"
0("
0*"
1[
1C
1H
1Z
1^
1j
1i
1h
1k
0'"
0#"
b0 m
0""
1f
1g
0&"
0~
0|
0z
0y
0r
0!"
0}
0{
0x
0v
0s
0%"
0$"
0w
0u
0t
0)
0&
0-"
0+"
b0 @
0)"
19
b10010000 2
b10010000 5
b10010000 ;
b10010000 q
b10010000 ."
b10010000 7"
0(
b1000 2"
b1000 ?
1-
#3
0-
#4
1("
b1 m
1#"
0F
1G
1Y
0C
0H
0Z
0g
b10010001 2
b10010001 5
b10010001 ;
b10010001 q
b10010001 ."
b10010001 7"
1'
0/
0.
1&
1-
#5
0-
#6
0("
1*"
0#"
b10 m
1""
1F
0N
0G
1]
1H
0^
0J
0L
1_
1K
1o
1c
1M
0E
0b
0h
1%"
1$"
1w
1u
1t
b1 1"
b1 @
1)"
b1 8
b1 >
b10010010 2
b10010010 5
b10010010 ;
b10010010 q
b10010010 ."
b10010010 7"
1-
#7
0-
#8
1("
1#"
0F
1*"
1G
0,"
1""
b11 m
0'"
0H
0N
1J
1A
1L
1]
0K
0B
0o
0c
0a
1E
1b
0P
1`
1h
0i
0%"
0$"
0w
0u
0t
1!"
1}
1{
1x
1v
1s
b10010011 2
b10010011 5
b10010011 ;
b10010011 q
b10010011 ."
b10010011 7"
b10 >
b10 8
16
09
1/
0)"
b10 @
1+"
b10 1"
1-
#9
0-
#10
0("
0#"
1,"
0*"
1'"
1F
b100 m
0""
0A
0G
1N
1B
1H
0]
0J
0`
0L
1a
1K
1c
0b
0h
1%"
1$"
1w
1u
1t
b11 1"
b11 @
1)"
0/
06
b11 8
b11 >
b10010100 2
b10010100 5
b10010100 ;
b10010100 q
b10010100 ."
b10010100 7"
1-
#11
0-
#12
0*"
0""
1("
b101 m
1#"
0H
1N
1^
1J
0F
1L
0]
0_
0K
0B
1G
0c
0a
1D
1b
1`
1T
1h
1i
0j
0%"
0$"
0w
0u
0t
0!"
0}
0{
0x
0v
0s
1&"
1~
1|
1z
1y
1r
b10010101 2
b10010101 5
b10010101 ;
b10010101 q
b10010101 ."
b10010101 7"
b100 >
b100 8
0)"
0+"
b100 @
1-"
b100 1"
1-
#13
0-
#14
0("
1*"
0#"
b110 m
1""
1F
0N
0G
1]
1H
0^
0J
0L
1_
1K
1c
0b
0h
1%"
1$"
1w
1u
1t
b101 1"
b101 @
1)"
b101 8
b101 >
b10010110 2
b10010110 5
b10010110 ;
b10010110 q
b10010110 ."
b10010110 7"
1-
#15
0-
#16
1("
1#"
1*"
b111 m
1""
0F
0H
0N
1G
1J
1L
1]
1T
0K
1n
0B
0c
0a
1b
0V
1`
1h
0i
0%"
0$"
0w
0u
0t
1!"
1}
1{
1x
1v
1s
b10010111 2
b10010111 5
b10010111 ;
b10010111 q
b10010111 ."
b10010111 7"
b110 >
b110 8
0)"
b110 @
1+"
b110 1"
1-
#17
0-
#18
1*"
b111 m
1""
0N
1O
1B
1H
0]
0T
0Q
0J
0`
0L
1a
1U
1K
1c
0n
0b
0h
1%"
1$"
1w
1u
1t
b111 1"
b111 @
1)"
1.
17
b111 8
b111 >
b10011000 2
b10011000 5
b10011000 ;
b10011000 q
b10011000 ."
b10011000 7"
1-
#19
0-
#20
b10011001 2
b10011001 5
b10011001 ;
b10011001 q
b10011001 ."
b10011001 7"
b0 >
b111 8
07
1:
0.
b0 1"
1-
#21
0-
#22
b1 1"
b111 8
b1 >
b10011010 2
b10011010 5
b10011010 ;
b10011010 q
b10011010 ."
b10011010 7"
1-
#23
0-
#24
b10011011 2
b10011011 5
b10011011 ;
b10011011 q
b10011011 ."
b10011011 7"
b10 >
b111 8
b10 1"
1-
#25
0-
#26
b11 1"
b111 8
b11 >
b10011100 2
b10011100 5
b10011100 ;
b10011100 q
b10011100 ."
b10011100 7"
1-
#27
0-
#28
0k
1l
1d
0e
0+
1,
b10011101 2
b10011101 5
b10011101 ;
b10011101 q
b10011101 ."
b10011101 7"
b100 >
b111 8
b100 1"
1-
#29
0-
#30
0("
b110 m
0#"
1F
0G
1T
1J
0B
0a
0U
0K
1R
1`
1L
1b
0S
0c
0I
1^
0f
1g
b101 1"
1)
0&
b111 8
1*
0'
b101 >
1-
#31
0-
#32
1("
0*"
1#"
b101 m
0""
0F
1N
1I
0O
0J
1Q
1K
0R
0L
0[
1n
1\
1h
0%"
0$"
0w
0u
0t
b1 =
b10011001 1
b10011001 4
b10011001 <
b10011001 3"
b110 8
b110 @
0)"
b1 0"
b10011001 0
b10011001 p
b10011001 /"
b10011001 4"
1-
#33
0-
#34
0("
b100 m
0#"
1F
0I
1J
0K
1L
0Y
0_
1[
1S
1V
1Z
0n
0\
1i
0h
0!"
0}
0{
0x
0v
0s
1%"
1$"
1w
1u
1t
b10 0"
b10011010 0
b10011010 p
b10011010 /"
b10011010 4"
0+"
b101 @
1)"
1.
17
0:
b101 8
b10 =
b10011010 1
b10011010 4
b10011010 <
b10011010 3"
1-
#35
0-
#36
1*"
1("
1""
1#"
0,"
0N
b11 m
0'"
0F
1O
1A
1I
0W
0D
0J
1X
1K
0L
0[
1\
1h
0%"
0$"
0w
0u
0t
b11 =
b10011011 1
b10011011 4
b10011011 <
b10011011 3"
b100 8
07
0.
b100 @
0)"
b11 0"
b10011011 0
b10011011 p
b10011011 /"
b10011011 4"
1-
#37
0-
#38
0("
0#"
1F
1*"
0I
b10 m
1""
1J
0N
0Q
0X
0K
1O
1R
1L
1Y
1_
1[
1C
1W
0S
0Z
0\
1j
0i
0h
0&"
0~
0|
0z
0y
0r
1!"
1}
1{
1x
1v
1s
1%"
1$"
1w
1u
1t
b100 0"
b10011100 0
b10011100 p
b10011100 /"
b10011100 4"
0-"
1+"
b11 @
1)"
b11 8
b100 =
b10011100 1
b10011100 4
b10011100 <
b10011100 3"
1-
#39
0-
#40
1("
0*"
1#"
b1 m
0""
0F
1N
1I
0O
0J
1Q
1K
0R
0L
0[
1\
1h
0%"
0$"
0w
0u
0t
b101 =
b10011101 1
b10011101 4
b10011101 <
b10011101 3"
b10 8
b10 @
0)"
b101 0"
b10011101 0
b10011101 p
b10011101 /"
b10011101 4"
1-
#41
0-
#42
0("
b0 m
0#"
1F
0I
1J
1o
0K
0E
1L
0Y
0_
1[
1P
1S
1Z
0\
1i
0h
0!"
0}
0{
0x
0v
0s
1%"
1$"
1w
1u
1t
b110 0"
b10010110 0
b10010110 p
b10010110 /"
b10010110 4"
0+"
b1 @
1)"
b1 8
b110 =
b10010110 1
b10010110 4
b10010110 <
b10010110 3"
1-
#43
0-
#44
1X
1K
0L
0o
0[
0M
1E
1\
1h
0%"
0$"
0w
0u
0t
b111 =
b10010111 1
b10010111 4
b10010111 <
b10010111 3"
b0 8
16
1/
b0 @
0)"
b111 0"
b10010111 0
b10010111 p
b10010111 /"
b10010111 4"
1-
#45
0-
#46
b0 0"
b10011000 0
b10011000 p
b10011000 /"
b10011000 4"
0/
06
19
b0 =
b10011000 1
b10011000 4
b10011000 <
b10011000 3"
1-
#47
0-
#48
b1 =
b0 1
b0 4
b0 <
b0 3"
b1 0"
b0 0
b0 p
b0 /"
b0 4"
1-
#49
0-
#50
b10 0"
b10 =
1-
#51
0-
#52
b11 =
b11 0"
1-
#53
0-
#54
b100 0"
b100 =
1-
#55
0-
#56
b101 =
b101 0"
1-
#57
0-
#58
b110 0"
b110 =
1-
#59
0-
#60
b111 =
b111 0"
1-
#61
0-
#62
b0 0"
b0 =
1-
#63
0-
#64
b1 =
b1 0"
1-
#65
0-
#66
b10 0"
b10 =
1-
#67
0-
#68
b11 =
b11 0"
1-
#69
0-
#70
b100 0"
b100 =
1-
#71
0-
#72
b101 =
b101 0"
1-
#73
0-
#74
b110 0"
b110 =
1-
#75
0-
#76
b111 =
b111 0"
1-
#77
0-
#78
b0 0"
b0 =
b10011110 2
b10011110 5
b10011110 ;
b10011110 q
b10011110 ."
b10011110 7"
1-
#79
0-
#80
b1 =
b1 0"
1-
#81
0-
#82
b10 0"
b10 =
1-
#83
0-
#84
b11 =
b11 0"
1-
#85
0-
#86
b100 0"
b100 =
1-
#87
0-
#88
b101 =
b101 0"
1-
#89
0-
#90
b110 0"
b110 =
1-
#91
0-
#92
b111 =
b111 0"
1-
#93
0-
#94
b0 0"
b0 =
1-
#95
0-
#96
b1 =
b1 0"
1-
