Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Feb 11 19:18:45 2020
| Host         : DESKTOP-5FBN0UR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file gcd_timing_summary_routed.rpt -pb gcd_timing_summary_routed.pb -rpx gcd_timing_summary_routed.rpx -warn_on_violation
| Design       : gcd
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: cntrlPath/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: cntrlPath/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: cntrlPath/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cntrlPath/ld_in1_in2_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cntrlPath/update_Xr_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: cntrlPath/update_Yr_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 74 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.296        0.000                      0                  100        0.144        0.000                      0                  100        0.700        0.000                       0                   133  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.100}        2.200           454.545         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.296        0.000                      0                  100        0.144        0.000                      0                  100        0.700        0.000                       0                   133  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 XrReg/out_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            cntrlPath/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        1.861ns  (logic 0.827ns (44.438%)  route 1.034ns (55.562%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.000ns = ( 5.200 - 2.200 ) 
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.659     0.659 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.461     2.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.200 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.116     3.316    XrReg/CLK
    SLICE_X105Y242       FDRE                                         r  XrReg/out_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y242       FDRE (Prop_fdre_C_Q)         0.216     3.532 r  XrReg/out_reg_reg[4]/Q
                         net (fo=7, routed)           0.421     3.953    cntrlPath/Q[4]
    SLICE_X105Y241       LUT6 (Prop_lut6_I0_O)        0.043     3.996 f  cntrlPath/FSM_sequential_state[2]_i_44/O
                         net (fo=1, routed)           0.425     4.421    cntrlPath/FSM_sequential_state[2]_i_44_n_2
    SLICE_X102Y243       LUT3 (Prop_lut3_I2_O)        0.043     4.464 r  cntrlPath/FSM_sequential_state[2]_i_22/O
                         net (fo=1, routed)           0.000     4.464    cntrlPath/FSM_sequential_state[2]_i_22_n_2
    SLICE_X102Y243       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     4.710 r  cntrlPath/FSM_sequential_state_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.710    cntrlPath/FSM_sequential_state_reg[2]_i_7_n_2
    SLICE_X102Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.760 r  cntrlPath/FSM_sequential_state_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.760    cntrlPath/FSM_sequential_state_reg[2]_i_3_n_2
    SLICE_X102Y245       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.867 f  cntrlPath/FSM_sequential_state_reg[2]_i_2/CO[2]
                         net (fo=3, routed)           0.187     5.055    cntrlPath/FSM_sequential_state_reg[2]_i_2_n_3
    SLICE_X103Y245       LUT6 (Prop_lut6_I1_O)        0.122     5.177 r  cntrlPath/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     5.177    cntrlPath/FSM_sequential_state[0]_i_1_n_2
    SLICE_X103Y245       FDRE                                         r  cntrlPath/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    AL31                                              0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.544     2.744 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.376     4.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.008     5.200    cntrlPath/CLK
    SLICE_X103Y245       FDRE                                         r  cntrlPath/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.275     5.475    
                         clock uncertainty           -0.035     5.439    
    SLICE_X103Y245       FDRE (Setup_fdre_C_D)        0.033     5.472    cntrlPath/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          5.472    
                         arrival time                          -5.177    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 XrReg/out_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            cntrlPath/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        1.850ns  (logic 0.827ns (44.714%)  route 1.023ns (55.286%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.000ns = ( 5.200 - 2.200 ) 
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.659     0.659 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.461     2.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.200 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.116     3.316    XrReg/CLK
    SLICE_X105Y242       FDRE                                         r  XrReg/out_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y242       FDRE (Prop_fdre_C_Q)         0.216     3.532 r  XrReg/out_reg_reg[4]/Q
                         net (fo=7, routed)           0.421     3.953    cntrlPath/Q[4]
    SLICE_X105Y241       LUT6 (Prop_lut6_I0_O)        0.043     3.996 f  cntrlPath/FSM_sequential_state[2]_i_44/O
                         net (fo=1, routed)           0.425     4.421    cntrlPath/FSM_sequential_state[2]_i_44_n_2
    SLICE_X102Y243       LUT3 (Prop_lut3_I2_O)        0.043     4.464 r  cntrlPath/FSM_sequential_state[2]_i_22/O
                         net (fo=1, routed)           0.000     4.464    cntrlPath/FSM_sequential_state[2]_i_22_n_2
    SLICE_X102Y243       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     4.710 r  cntrlPath/FSM_sequential_state_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.710    cntrlPath/FSM_sequential_state_reg[2]_i_7_n_2
    SLICE_X102Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.760 r  cntrlPath/FSM_sequential_state_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.760    cntrlPath/FSM_sequential_state_reg[2]_i_3_n_2
    SLICE_X102Y245       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.867 r  cntrlPath/FSM_sequential_state_reg[2]_i_2/CO[2]
                         net (fo=3, routed)           0.176     5.043    cntrlPath/FSM_sequential_state_reg[2]_i_2_n_3
    SLICE_X103Y245       LUT6 (Prop_lut6_I1_O)        0.122     5.165 r  cntrlPath/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     5.165    cntrlPath/FSM_sequential_state[2]_i_1_n_2
    SLICE_X103Y245       FDRE                                         r  cntrlPath/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    AL31                                              0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.544     2.744 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.376     4.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.008     5.200    cntrlPath/CLK
    SLICE_X103Y245       FDRE                                         r  cntrlPath/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.275     5.475    
                         clock uncertainty           -0.035     5.439    
    SLICE_X103Y245       FDRE (Setup_fdre_C_D)        0.032     5.471    cntrlPath/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          5.471    
                         arrival time                          -5.165    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 XrReg/out_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            cntrlPath/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        1.848ns  (logic 0.827ns (44.762%)  route 1.021ns (55.238%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.000ns = ( 5.200 - 2.200 ) 
    Source Clock Delay      (SCD):    3.316ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.659     0.659 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.461     2.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.200 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.116     3.316    XrReg/CLK
    SLICE_X105Y242       FDRE                                         r  XrReg/out_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y242       FDRE (Prop_fdre_C_Q)         0.216     3.532 r  XrReg/out_reg_reg[4]/Q
                         net (fo=7, routed)           0.421     3.953    cntrlPath/Q[4]
    SLICE_X105Y241       LUT6 (Prop_lut6_I0_O)        0.043     3.996 f  cntrlPath/FSM_sequential_state[2]_i_44/O
                         net (fo=1, routed)           0.425     4.421    cntrlPath/FSM_sequential_state[2]_i_44_n_2
    SLICE_X102Y243       LUT3 (Prop_lut3_I2_O)        0.043     4.464 r  cntrlPath/FSM_sequential_state[2]_i_22/O
                         net (fo=1, routed)           0.000     4.464    cntrlPath/FSM_sequential_state[2]_i_22_n_2
    SLICE_X102Y243       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     4.710 r  cntrlPath/FSM_sequential_state_reg[2]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.710    cntrlPath/FSM_sequential_state_reg[2]_i_7_n_2
    SLICE_X102Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.760 r  cntrlPath/FSM_sequential_state_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.760    cntrlPath/FSM_sequential_state_reg[2]_i_3_n_2
    SLICE_X102Y245       CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.867 r  cntrlPath/FSM_sequential_state_reg[2]_i_2/CO[2]
                         net (fo=3, routed)           0.174     5.041    cntrlPath/FSM_sequential_state_reg[2]_i_2_n_3
    SLICE_X103Y245       LUT6 (Prop_lut6_I1_O)        0.122     5.163 r  cntrlPath/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     5.163    cntrlPath/FSM_sequential_state[1]_i_1_n_2
    SLICE_X103Y245       FDRE                                         r  cntrlPath/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    AL31                                              0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.544     2.744 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.376     4.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.008     5.200    cntrlPath/CLK
    SLICE_X103Y245       FDRE                                         r  cntrlPath/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.275     5.475    
                         clock uncertainty           -0.035     5.439    
    SLICE_X103Y245       FDRE (Setup_fdre_C_D)        0.031     5.470    cntrlPath/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          5.470    
                         arrival time                          -5.163    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 upc/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            upc/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.913ns (53.091%)  route 0.807ns (46.909%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.988ns = ( 5.188 - 2.200 ) 
    Source Clock Delay      (SCD):    3.308ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.659     0.659 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.461     2.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.200 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.108     3.308    upc/CLK
    SLICE_X109Y240       FDRE                                         r  upc/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y240       FDRE (Prop_fdre_C_Q)         0.216     3.524 r  upc/out_reg[1]/Q
                         net (fo=2, routed)           0.332     3.856    cntrlPath/out_reg[1]
    SLICE_X108Y240       LUT3 (Prop_lut3_I2_O)        0.043     3.899 r  cntrlPath/out[0]_i_8/O
                         net (fo=1, routed)           0.000     3.899    cntrlPath/out[0]_i_8_n_2
    SLICE_X108Y240       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     4.145 r  cntrlPath/out_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.145    cntrlPath/out_reg[0]_i_1_n_2
    SLICE_X108Y241       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.195 r  cntrlPath/out_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.195    cntrlPath/out_reg[4]_i_1_n_2
    SLICE_X108Y242       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.245 r  cntrlPath/out_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.245    cntrlPath/out_reg[8]_i_1_n_2
    SLICE_X108Y243       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.295 r  cntrlPath/out_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.295    cntrlPath/out_reg[12]_i_1_n_2
    SLICE_X108Y244       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.345 r  cntrlPath/out_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.345    cntrlPath/out_reg[16]_i_1_n_2
    SLICE_X108Y245       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.395 r  cntrlPath/out_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.395    cntrlPath/out_reg[20]_i_1_n_2
    SLICE_X108Y246       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     4.445 r  cntrlPath/out_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.445    cntrlPath/out_reg[24]_i_1_n_2
    SLICE_X108Y247       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     4.553 r  cntrlPath/out_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.474     5.027    upc/out_reg[31]_0[2]
    SLICE_X108Y240       FDRE                                         r  upc/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    AL31                                              0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.544     2.744 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.376     4.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.996     5.188    upc/CLK
    SLICE_X108Y240       FDRE                                         r  upc/out_reg[30]/C
                         clock pessimism              0.301     5.489    
                         clock uncertainty           -0.035     5.453    
    SLICE_X108Y240       FDRE (Setup_fdre_C_D)       -0.092     5.361    upc/out_reg[30]
  -------------------------------------------------------------------
                         required time                          5.361    
                         arrival time                          -5.027    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 upc/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            out_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.383ns (23.771%)  route 1.228ns (76.229%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.991ns = ( 5.191 - 2.200 ) 
    Source Clock Delay      (SCD):    3.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.659     0.659 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.461     2.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.200 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.108     3.308    upc/CLK
    SLICE_X108Y240       FDRE                                         r  upc/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y240       FDRE (Prop_fdre_C_Q)         0.254     3.562 f  upc/out_reg[2]/Q
                         net (fo=2, routed)           0.451     4.012    upc/out_reg[2]
    SLICE_X109Y240       LUT5 (Prop_lut5_I1_O)        0.043     4.055 f  upc/update_Xr_reg_i_3/O
                         net (fo=1, routed)           0.414     4.470    upc/update_Xr_reg_i_3_n_2
    SLICE_X109Y243       LUT4 (Prop_lut4_I0_O)        0.043     4.513 f  upc/update_Xr_reg_i_2/O
                         net (fo=5, routed)           0.098     4.610    cntrlPath/out_reg_14_sn_1
    SLICE_X109Y243       LUT4 (Prop_lut4_I3_O)        0.043     4.653 r  cntrlPath/out[31]_i_1/O
                         net (fo=32, routed)          0.266     4.919    cntrlPath_n_7
    SLICE_X110Y243       FDRE                                         r  out_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    AL31                                              0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.544     2.744 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.376     4.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.999     5.191    clk_IBUF_BUFG
    SLICE_X110Y243       FDRE                                         r  out_reg[3]/C
                         clock pessimism              0.275     5.466    
                         clock uncertainty           -0.035     5.430    
    SLICE_X110Y243       FDRE (Setup_fdre_C_CE)      -0.169     5.261    out_reg[3]
  -------------------------------------------------------------------
                         required time                          5.261    
                         arrival time                          -4.919    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 upc/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            out_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        1.611ns  (logic 0.383ns (23.771%)  route 1.228ns (76.229%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.991ns = ( 5.191 - 2.200 ) 
    Source Clock Delay      (SCD):    3.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.659     0.659 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.461     2.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.200 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.108     3.308    upc/CLK
    SLICE_X108Y240       FDRE                                         r  upc/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y240       FDRE (Prop_fdre_C_Q)         0.254     3.562 f  upc/out_reg[2]/Q
                         net (fo=2, routed)           0.451     4.012    upc/out_reg[2]
    SLICE_X109Y240       LUT5 (Prop_lut5_I1_O)        0.043     4.055 f  upc/update_Xr_reg_i_3/O
                         net (fo=1, routed)           0.414     4.470    upc/update_Xr_reg_i_3_n_2
    SLICE_X109Y243       LUT4 (Prop_lut4_I0_O)        0.043     4.513 f  upc/update_Xr_reg_i_2/O
                         net (fo=5, routed)           0.098     4.610    cntrlPath/out_reg_14_sn_1
    SLICE_X109Y243       LUT4 (Prop_lut4_I3_O)        0.043     4.653 r  cntrlPath/out[31]_i_1/O
                         net (fo=32, routed)          0.266     4.919    cntrlPath_n_7
    SLICE_X110Y243       FDRE                                         r  out_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    AL31                                              0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.544     2.744 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.376     4.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.999     5.191    clk_IBUF_BUFG
    SLICE_X110Y243       FDRE                                         r  out_reg[8]/C
                         clock pessimism              0.275     5.466    
                         clock uncertainty           -0.035     5.430    
    SLICE_X110Y243       FDRE (Setup_fdre_C_CE)      -0.169     5.261    out_reg[8]
  -------------------------------------------------------------------
                         required time                          5.261    
                         arrival time                          -4.919    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 upc/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 0.383ns (24.900%)  route 1.155ns (75.100%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.990ns = ( 5.190 - 2.200 ) 
    Source Clock Delay      (SCD):    3.308ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.659     0.659 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.461     2.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.200 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.108     3.308    upc/CLK
    SLICE_X108Y240       FDRE                                         r  upc/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y240       FDRE (Prop_fdre_C_Q)         0.254     3.562 f  upc/out_reg[2]/Q
                         net (fo=2, routed)           0.451     4.012    upc/out_reg[2]
    SLICE_X109Y240       LUT5 (Prop_lut5_I1_O)        0.043     4.055 f  upc/update_Xr_reg_i_3/O
                         net (fo=1, routed)           0.414     4.470    upc/update_Xr_reg_i_3_n_2
    SLICE_X109Y243       LUT4 (Prop_lut4_I0_O)        0.043     4.513 f  upc/update_Xr_reg_i_2/O
                         net (fo=5, routed)           0.098     4.610    cntrlPath/out_reg_14_sn_1
    SLICE_X109Y243       LUT4 (Prop_lut4_I3_O)        0.043     4.653 r  cntrlPath/out[31]_i_1/O
                         net (fo=32, routed)          0.193     4.846    cntrlPath_n_7
    SLICE_X109Y245       FDRE                                         r  out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    AL31                                              0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.544     2.744 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.376     4.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.998     5.190    clk_IBUF_BUFG
    SLICE_X109Y245       FDRE                                         r  out_reg[0]/C
                         clock pessimism              0.297     5.487    
                         clock uncertainty           -0.035     5.451    
    SLICE_X109Y245       FDRE (Setup_fdre_C_CE)      -0.194     5.257    out_reg[0]
  -------------------------------------------------------------------
                         required time                          5.257    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 upc/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 0.383ns (24.900%)  route 1.155ns (75.100%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.990ns = ( 5.190 - 2.200 ) 
    Source Clock Delay      (SCD):    3.308ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.659     0.659 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.461     2.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.200 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.108     3.308    upc/CLK
    SLICE_X108Y240       FDRE                                         r  upc/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y240       FDRE (Prop_fdre_C_Q)         0.254     3.562 f  upc/out_reg[2]/Q
                         net (fo=2, routed)           0.451     4.012    upc/out_reg[2]
    SLICE_X109Y240       LUT5 (Prop_lut5_I1_O)        0.043     4.055 f  upc/update_Xr_reg_i_3/O
                         net (fo=1, routed)           0.414     4.470    upc/update_Xr_reg_i_3_n_2
    SLICE_X109Y243       LUT4 (Prop_lut4_I0_O)        0.043     4.513 f  upc/update_Xr_reg_i_2/O
                         net (fo=5, routed)           0.098     4.610    cntrlPath/out_reg_14_sn_1
    SLICE_X109Y243       LUT4 (Prop_lut4_I3_O)        0.043     4.653 r  cntrlPath/out[31]_i_1/O
                         net (fo=32, routed)          0.193     4.846    cntrlPath_n_7
    SLICE_X109Y245       FDRE                                         r  out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    AL31                                              0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.544     2.744 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.376     4.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.998     5.190    clk_IBUF_BUFG
    SLICE_X109Y245       FDRE                                         r  out_reg[10]/C
                         clock pessimism              0.297     5.487    
                         clock uncertainty           -0.035     5.451    
    SLICE_X109Y245       FDRE (Setup_fdre_C_CE)      -0.194     5.257    out_reg[10]
  -------------------------------------------------------------------
                         required time                          5.257    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 upc/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 0.383ns (24.900%)  route 1.155ns (75.100%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.990ns = ( 5.190 - 2.200 ) 
    Source Clock Delay      (SCD):    3.308ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.659     0.659 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.461     2.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.200 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.108     3.308    upc/CLK
    SLICE_X108Y240       FDRE                                         r  upc/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y240       FDRE (Prop_fdre_C_Q)         0.254     3.562 f  upc/out_reg[2]/Q
                         net (fo=2, routed)           0.451     4.012    upc/out_reg[2]
    SLICE_X109Y240       LUT5 (Prop_lut5_I1_O)        0.043     4.055 f  upc/update_Xr_reg_i_3/O
                         net (fo=1, routed)           0.414     4.470    upc/update_Xr_reg_i_3_n_2
    SLICE_X109Y243       LUT4 (Prop_lut4_I0_O)        0.043     4.513 f  upc/update_Xr_reg_i_2/O
                         net (fo=5, routed)           0.098     4.610    cntrlPath/out_reg_14_sn_1
    SLICE_X109Y243       LUT4 (Prop_lut4_I3_O)        0.043     4.653 r  cntrlPath/out[31]_i_1/O
                         net (fo=32, routed)          0.193     4.846    cntrlPath_n_7
    SLICE_X109Y245       FDRE                                         r  out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    AL31                                              0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.544     2.744 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.376     4.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.998     5.190    clk_IBUF_BUFG
    SLICE_X109Y245       FDRE                                         r  out_reg[11]/C
                         clock pessimism              0.297     5.487    
                         clock uncertainty           -0.035     5.451    
    SLICE_X109Y245       FDRE (Setup_fdre_C_CE)      -0.194     5.257    out_reg[11]
  -------------------------------------------------------------------
                         required time                          5.257    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 upc/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.200ns  (clk rise@2.200ns - clk rise@0.000ns)
  Data Path Delay:        1.538ns  (logic 0.383ns (24.900%)  route 1.155ns (75.100%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.990ns = ( 5.190 - 2.200 ) 
    Source Clock Delay      (SCD):    3.308ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.659     0.659 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.461     2.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.080     2.200 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.108     3.308    upc/CLK
    SLICE_X108Y240       FDRE                                         r  upc/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y240       FDRE (Prop_fdre_C_Q)         0.254     3.562 f  upc/out_reg[2]/Q
                         net (fo=2, routed)           0.451     4.012    upc/out_reg[2]
    SLICE_X109Y240       LUT5 (Prop_lut5_I1_O)        0.043     4.055 f  upc/update_Xr_reg_i_3/O
                         net (fo=1, routed)           0.414     4.470    upc/update_Xr_reg_i_3_n_2
    SLICE_X109Y243       LUT4 (Prop_lut4_I0_O)        0.043     4.513 f  upc/update_Xr_reg_i_2/O
                         net (fo=5, routed)           0.098     4.610    cntrlPath/out_reg_14_sn_1
    SLICE_X109Y243       LUT4 (Prop_lut4_I3_O)        0.043     4.653 r  cntrlPath/out[31]_i_1/O
                         net (fo=32, routed)          0.193     4.846    cntrlPath_n_7
    SLICE_X109Y245       FDRE                                         r  out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.200     2.200 r  
    AL31                                              0.000     2.200 r  clk (IN)
                         net (fo=0)                   0.000     2.200    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.544     2.744 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.376     4.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.192 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.998     5.190    clk_IBUF_BUFG
    SLICE_X109Y245       FDRE                                         r  out_reg[12]/C
                         clock pessimism              0.297     5.487    
                         clock uncertainty           -0.035     5.451    
    SLICE_X109Y245       FDRE (Setup_fdre_C_CE)      -0.194     5.257    out_reg[12]
  -------------------------------------------------------------------
                         required time                          5.257    
                         arrival time                          -4.846    
  -------------------------------------------------------------------
                         slack                                  0.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 XrReg/out_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.100ns (27.298%)  route 0.266ns (72.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.197     0.197 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.890    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.544     1.460    XrReg/CLK
    SLICE_X103Y244       FDRE                                         r  XrReg/out_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y244       FDRE (Prop_fdre_C_Q)         0.100     1.560 r  XrReg/out_reg_reg[18]/Q
                         net (fo=7, routed)           0.266     1.826    out_reg__0[18]
    SLICE_X109Y244       FDRE                                         r  out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.364     0.364 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.742     1.897    clk_IBUF_BUFG
    SLICE_X109Y244       FDRE                                         r  out_reg[18]/C
                         clock pessimism             -0.247     1.650    
    SLICE_X109Y244       FDRE (Hold_fdre_C_D)         0.032     1.682    out_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 XrReg/out_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.100ns (26.014%)  route 0.284ns (73.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.899ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.197     0.197 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.890    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.544     1.460    XrReg/CLK
    SLICE_X103Y243       FDRE                                         r  XrReg/out_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y243       FDRE (Prop_fdre_C_Q)         0.100     1.560 r  XrReg/out_reg_reg[8]/Q
                         net (fo=7, routed)           0.284     1.844    out_reg__0[8]
    SLICE_X110Y243       FDRE                                         r  out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.364     0.364 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.744     1.899    clk_IBUF_BUFG
    SLICE_X110Y243       FDRE                                         r  out_reg[8]/C
                         clock pessimism             -0.247     1.652    
    SLICE_X110Y243       FDRE (Hold_fdre_C_D)         0.042     1.694    out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 cntrlPath/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            done_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.587%)  route 0.277ns (68.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.197     0.197 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.890    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.544     1.460    cntrlPath/CLK
    SLICE_X103Y245       FDRE                                         r  cntrlPath/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y245       FDRE (Prop_fdre_C_Q)         0.100     1.560 f  cntrlPath/FSM_sequential_state_reg[2]/Q
                         net (fo=14, routed)          0.277     1.837    cntrlPath/state__0[2]
    SLICE_X107Y245       LUT6 (Prop_lut6_I5_O)        0.028     1.865 r  cntrlPath/done_i_1/O
                         net (fo=1, routed)           0.000     1.865    cntrlPath_n_106
    SLICE_X107Y245       FDRE                                         r  done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.364     0.364 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.742     1.897    clk_IBUF_BUFG
    SLICE_X107Y245       FDRE                                         r  done_reg/C
                         clock pessimism             -0.247     1.650    
    SLICE_X107Y245       FDRE (Hold_fdre_C_D)         0.060     1.710    done_reg
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 XrReg/out_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.100ns (25.082%)  route 0.299ns (74.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.197     0.197 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.890    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.540     1.456    XrReg/CLK
    SLICE_X105Y242       FDRE                                         r  XrReg/out_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y242       FDRE (Prop_fdre_C_Q)         0.100     1.556 r  XrReg/out_reg_reg[4]/Q
                         net (fo=7, routed)           0.299     1.854    out_reg__0[4]
    SLICE_X109Y242       FDRE                                         r  out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.364     0.364 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.741     1.896    clk_IBUF_BUFG
    SLICE_X109Y242       FDRE                                         r  out_reg[4]/C
                         clock pessimism             -0.247     1.649    
    SLICE_X109Y242       FDRE (Hold_fdre_C_D)         0.049     1.698    out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 XrReg/out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.100ns (24.915%)  route 0.301ns (75.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.197     0.197 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.890    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.540     1.456    XrReg/CLK
    SLICE_X105Y242       FDRE                                         r  XrReg/out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y242       FDRE (Prop_fdre_C_Q)         0.100     1.556 r  XrReg/out_reg_reg[2]/Q
                         net (fo=7, routed)           0.301     1.857    out_reg__0[2]
    SLICE_X109Y241       FDRE                                         r  out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.364     0.364 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.741     1.896    clk_IBUF_BUFG
    SLICE_X109Y241       FDRE                                         r  out_reg[2]/C
                         clock pessimism             -0.247     1.649    
    SLICE_X109Y241       FDRE (Hold_fdre_C_D)         0.043     1.692    out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 XrReg/out_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.100ns (25.693%)  route 0.289ns (74.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.197     0.197 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.890    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.544     1.460    XrReg/CLK
    SLICE_X103Y243       FDRE                                         r  XrReg/out_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y243       FDRE (Prop_fdre_C_Q)         0.100     1.560 r  XrReg/out_reg_reg[11]/Q
                         net (fo=7, routed)           0.289     1.849    out_reg__0[11]
    SLICE_X109Y245       FDRE                                         r  out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.364     0.364 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.742     1.897    clk_IBUF_BUFG
    SLICE_X109Y245       FDRE                                         r  out_reg[11]/C
                         clock pessimism             -0.247     1.650    
    SLICE_X109Y245       FDRE (Hold_fdre_C_D)         0.033     1.683    out_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 XrReg/out_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.100ns (24.594%)  route 0.307ns (75.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.197     0.197 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.890    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.544     1.460    XrReg/CLK
    SLICE_X103Y244       FDRE                                         r  XrReg/out_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y244       FDRE (Prop_fdre_C_Q)         0.100     1.560 r  XrReg/out_reg_reg[16]/Q
                         net (fo=7, routed)           0.307     1.866    out_reg__0[16]
    SLICE_X109Y245       FDRE                                         r  out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.364     0.364 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.742     1.897    clk_IBUF_BUFG
    SLICE_X109Y245       FDRE                                         r  out_reg[16]/C
                         clock pessimism             -0.247     1.650    
    SLICE_X109Y245       FDRE (Hold_fdre_C_D)         0.049     1.699    out_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 XrReg/out_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.091ns (24.421%)  route 0.282ns (75.579%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.197     0.197 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.890    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.544     1.460    XrReg/CLK
    SLICE_X103Y244       FDRE                                         r  XrReg/out_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y244       FDRE (Prop_fdre_C_Q)         0.091     1.551 r  XrReg/out_reg_reg[14]/Q
                         net (fo=7, routed)           0.282     1.832    out_reg__0[14]
    SLICE_X109Y245       FDRE                                         r  out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.364     0.364 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.742     1.897    clk_IBUF_BUFG
    SLICE_X109Y245       FDRE                                         r  out_reg[14]/C
                         clock pessimism             -0.247     1.650    
    SLICE_X109Y245       FDRE (Hold_fdre_C_D)         0.008     1.658    out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 XrReg/out_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.118ns (28.100%)  route 0.302ns (71.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.197     0.197 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.890    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.541     1.457    XrReg/CLK
    SLICE_X104Y246       FDRE                                         r  XrReg/out_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y246       FDRE (Prop_fdre_C_Q)         0.118     1.575 r  XrReg/out_reg_reg[26]/Q
                         net (fo=7, routed)           0.302     1.877    out_reg__0[26]
    SLICE_X109Y244       FDRE                                         r  out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.364     0.364 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.742     1.897    clk_IBUF_BUFG
    SLICE_X109Y244       FDRE                                         r  out_reg[26]/C
                         clock pessimism             -0.247     1.650    
    SLICE_X109Y244       FDRE (Hold_fdre_C_D)         0.047     1.697    out_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 XrReg/out_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Destination:            out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.100ns period=2.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.100ns (43.440%)  route 0.130ns (56.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.197     0.197 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.693     0.890    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.916 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.540     1.456    XrReg/CLK
    SLICE_X109Y243       FDRE                                         r  XrReg/out_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y243       FDRE (Prop_fdre_C_Q)         0.100     1.556 r  XrReg/out_reg_reg[12]/Q
                         net (fo=7, routed)           0.130     1.686    out_reg__0[12]
    SLICE_X109Y245       FDRE                                         r  out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.364     0.364 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.761     1.125    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.155 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.742     1.897    clk_IBUF_BUFG
    SLICE_X109Y245       FDRE                                         r  out_reg[12]/C
                         clock pessimism             -0.427     1.470    
    SLICE_X109Y245       FDRE (Hold_fdre_C_D)         0.033     1.503    out_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.100 }
Period(ns):         2.200
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.349         2.200       0.851      BUFGCTRL_X0Y0   clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         2.200       1.450      SLICE_X109Y244  out_reg[23]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.200       1.450      SLICE_X109Y244  out_reg[25]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.200       1.450      SLICE_X109Y244  out_reg[26]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.200       1.450      SLICE_X109Y241  out_reg[30]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.200       1.450      SLICE_X109Y244  out_reg[31]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.200       1.450      SLICE_X109Y242  out_reg[4]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.200       1.450      SLICE_X109Y242  out_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.200       1.450      SLICE_X109Y242  out_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.750         2.200       1.450      SLICE_X109Y242  out_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.100       0.700      SLICE_X109Y244  out_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.100       0.700      SLICE_X109Y244  out_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.100       0.700      SLICE_X109Y244  out_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.100       0.700      SLICE_X109Y241  out_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.100       0.700      SLICE_X109Y244  out_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.100       0.700      SLICE_X109Y242  out_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.100       0.700      SLICE_X109Y242  out_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.100       0.700      SLICE_X109Y242  out_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.100       0.700      SLICE_X109Y242  out_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         1.100       0.700      SLICE_X109Y241  out_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.100       0.750      SLICE_X107Y247  YrReg/out_reg_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.100       0.750      SLICE_X107Y247  YrReg/out_reg_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.100       0.750      SLICE_X107Y247  YrReg/out_reg_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.100       0.750      SLICE_X107Y249  YrReg/out_reg_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.100       0.750      SLICE_X108Y247  upc/out_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.100       0.750      SLICE_X108Y247  upc/out_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.100       0.750      SLICE_X106Y249  XrReg/out_reg_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.100       0.750      SLICE_X103Y243  XrReg/out_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.100       0.750      SLICE_X105Y241  XrReg/out_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.100       0.750      SLICE_X103Y243  XrReg/out_reg_reg[11]/C



