// Seed: 1493458462
module module_0 (
    output wor id_0,
    input tri1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    output supply0 id_4,
    output wor id_5,
    output uwire id_6,
    input wor id_7,
    output tri1 id_8,
    input tri1 id_9
    , id_15,
    output wor id_10,
    input supply1 id_11,
    input wor id_12,
    input wire id_13
);
  supply0 id_16 = 1;
endmodule
module module_1 (
    inout tri1 id_0,
    output supply0 id_1,
    output tri id_2
);
  wire id_4;
  module_0(
      id_2, id_0, id_0, id_0, id_2, id_1, id_2, id_0, id_2, id_0, id_1, id_0, id_0, id_0
  );
endmodule
