
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 152294                       # Simulator instruction rate (inst/s)
host_mem_usage                              202151844                       # Number of bytes of host memory used
host_op_rate                                   182065                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 96047.22                       # Real time elapsed on the host
host_tick_rate                               11064195                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                 14627402038                       # Number of instructions simulated
sim_ops                                   17486879803                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.062685                       # Number of seconds simulated
sim_ticks                                1062685133970                       # Number of ticks simulated
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.idle_fraction                          0                       # Percentage of idle cycles
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu00.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu00.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu00.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu00.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.workload.numSyscalls               10275                       # Number of system calls
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.idle_fraction                          0                       # Percentage of idle cycles
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu01.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu01.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu01.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu01.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.idle_fraction                          0                       # Percentage of idle cycles
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu02.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu02.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu02.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu02.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.idle_fraction                          0                       # Percentage of idle cycles
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu03.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu03.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu03.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu03.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu04.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu04.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu04.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu04.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.idle_fraction                          0                       # Percentage of idle cycles
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu05.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu05.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu05.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu05.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.idle_fraction                          0                       # Percentage of idle cycles
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu06.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu06.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu06.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu06.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.idle_fraction                          0                       # Percentage of idle cycles
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu07.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu07.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu07.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu07.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.idle_fraction                          0                       # Percentage of idle cycles
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu08.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu08.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu08.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu08.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.idle_fraction                          0                       # Percentage of idle cycles
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu09.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu09.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu09.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu09.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.idle_fraction                          0                       # Percentage of idle cycles
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu10.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu10.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu10.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu10.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.idle_fraction                          0                       # Percentage of idle cycles
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu11.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu11.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu11.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu11.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.idle_fraction                          0                       # Percentage of idle cycles
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu12.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu12.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu12.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu12.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.idle_fraction                          0                       # Percentage of idle cycles
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu13.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu13.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu13.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu13.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.idle_fraction                          0                       # Percentage of idle cycles
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu14.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu14.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu14.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu14.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.idle_fraction                          0                       # Percentage of idle cycles
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu15.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu15.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu15.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu15.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu16.committedInsts                         0                       # Number of instructions committed
system.cpu16.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu16.dtb.accesses                           0                       # DTB accesses
system.cpu16.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.hits                               0                       # DTB hits
system.cpu16.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.dtb.inst_hits                          0                       # ITB inst hits
system.cpu16.dtb.inst_misses                        0                       # ITB inst misses
system.cpu16.dtb.misses                             0                       # DTB misses
system.cpu16.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.read_accesses                      0                       # DTB read accesses
system.cpu16.dtb.read_hits                          0                       # DTB read hits
system.cpu16.dtb.read_misses                        0                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu16.dtb.write_accesses                     0                       # DTB write accesses
system.cpu16.dtb.write_hits                         0                       # DTB write hits
system.cpu16.dtb.write_misses                       0                       # DTB write misses
system.cpu16.idle_fraction                          0                       # Percentage of idle cycles
system.cpu16.itb.accesses                           0                       # DTB accesses
system.cpu16.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu16.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.hits                               0                       # DTB hits
system.cpu16.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu16.itb.inst_hits                          0                       # ITB inst hits
system.cpu16.itb.inst_misses                        0                       # ITB inst misses
system.cpu16.itb.misses                             0                       # DTB misses
system.cpu16.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu16.itb.read_accesses                      0                       # DTB read accesses
system.cpu16.itb.read_hits                          0                       # DTB read hits
system.cpu16.itb.read_misses                        0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu16.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu16.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu16.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu16.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu16.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu16.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu16.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu16.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu16.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu16.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu16.itb.walker.walks                       0                       # Table walker walks requested
system.cpu16.itb.write_accesses                     0                       # DTB write accesses
system.cpu16.itb.write_hits                         0                       # DTB write hits
system.cpu16.itb.write_misses                       0                       # DTB write misses
system.cpu16.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu16.numCycles                              0                       # number of cpu cycles simulated
system.cpu16.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu16.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu16.num_busy_cycles                        0                       # Number of busy cycles
system.cpu16.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu16.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu16.num_fp_insts                           0                       # number of float instructions
system.cpu16.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu16.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu16.num_func_calls                         0                       # number of times a function call or return occured
system.cpu16.num_idle_cycles                        0                       # Number of idle cycles
system.cpu16.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu16.num_int_insts                          0                       # number of integer instructions
system.cpu16.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu16.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu16.num_load_insts                         0                       # Number of load instructions
system.cpu16.num_mem_refs                           0                       # number of memory refs
system.cpu16.num_store_insts                        0                       # Number of store instructions
system.cpu16.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu16.num_vec_insts                          0                       # number of vector instructions
system.cpu16.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu16.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu16.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu16.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu16.op_class::IntMult                      0                       # Class of executed instruction
system.cpu16.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu16.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu16.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu16.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu16.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu16.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu16.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu16.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu16.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu16.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu16.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu16.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu16.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu16.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu16.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu16.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu16.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu16.op_class::SimdDiv                      0                       # Class of executed instruction
system.cpu16.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceAdd                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceAlu                0                       # Class of executed instruction
system.cpu16.op_class::SimdReduceCmp                0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.cpu16.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.cpu16.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu16.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu16.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu16.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu16.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu16.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu16.op_class::SimdPredAlu                  0                       # Class of executed instruction
system.cpu16.op_class::MemRead                      0                       # Class of executed instruction
system.cpu16.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu16.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu16.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu16.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu16.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu16.op_class::total                        0                       # Class of executed instruction
system.membus.snoop_filter.hit_multi_requests    166300841                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     80596529                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     310769177                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus00.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus00.branchPred.BTBHitPct    72.610296                       # BTB Hit Percentage
system.switch_cpus00.branchPred.BTBHits     144164813                       # Number of BTB hits
system.switch_cpus00.branchPred.BTBLookups    198545965                       # Number of BTB lookups
system.switch_cpus00.branchPred.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus00.branchPred.condIncorrect     10351330                       # Number of conditional branches incorrect
system.switch_cpus00.branchPred.condPredicted    380722707                       # Number of conditional branches predicted
system.switch_cpus00.branchPred.indirectHits     18644105                       # Number of indirect target hits.
system.switch_cpus00.branchPred.indirectLookups     21687482                       # Number of indirect predictor lookups.
system.switch_cpus00.branchPred.indirectMisses      3043377                       # Number of indirect misses.
system.switch_cpus00.branchPred.lookups     489816732                       # Number of BP lookups
system.switch_cpus00.branchPred.usedRAS      27485422                       # Number of times the RAS was used to get a target.
system.switch_cpus00.branchPredindirectMispredicted       131435                       # Number of mispredicted indirect branches.
system.switch_cpus00.cc_regfile_reads       642405942                       # number of cc regfile reads
system.switch_cpus00.cc_regfile_writes      627244897                       # number of cc regfile writes
system.switch_cpus00.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus00.commit.branchMispredicts      7372936                       # The number of times a branch was mispredicted
system.switch_cpus00.commit.branches        390129442                       # Number of branches committed
system.switch_cpus00.commit.bw_lim_events    117398395                       # number cycles where commit BW limit reached
system.switch_cpus00.commit.commitNonSpecStalls     32431264                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus00.commit.commitSquashedInsts    249656418                       # The number of squashed insts skipped by commit
system.switch_cpus00.commit.committedInsts   1981586307                       # Number of instructions committed
system.switch_cpus00.commit.committedOps   2209510881                       # Number of ops (including micro ops) committed
system.switch_cpus00.commit.committed_per_cycle::samples   2511812539                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::mean     0.879648                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::stdev     1.981244                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::0   1813519493     72.20%     72.20% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::1    299751780     11.93%     84.13% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::2     96422727      3.84%     87.97% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::3     76872468      3.06%     91.03% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::4     47926798      1.91%     92.94% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::5     21056416      0.84%     93.78% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::6     21931423      0.87%     94.65% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::7     16933039      0.67%     95.33% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::8    117398395      4.67%    100.00% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus00.commit.committed_per_cycle::total   2511812539                       # Number of insts commited each cycle
system.switch_cpus00.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus00.commit.function_calls     22085931                       # Number of function calls committed.
system.switch_cpus00.commit.int_insts      1765755838                       # Number of committed integer instructions.
system.switch_cpus00.commit.loads           437551786                       # Number of loads committed
system.switch_cpus00.commit.membars          46791187                       # Number of memory barriers committed
system.switch_cpus00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IntAlu   1235046521     55.90%     55.90% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IntMult      8189488      0.37%     56.27% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IntDiv            0      0.00%     56.27% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatAdd     45251134      2.05%     58.32% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatCmp     29937103      1.35%     59.67% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatCvt     12318552      0.56%     60.23% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMult     40823032      1.85%     62.08% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMultAcc     49124646      2.22%     64.30% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatDiv      6873011      0.31%     64.61% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMisc     42529173      1.92%     66.53% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatSqrt            0      0.00%     66.53% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAdd            0      0.00%     66.53% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAddAcc            0      0.00%     66.53% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAlu      2721440      0.12%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdCmp            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdCvt            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdMisc            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdMult            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdMultAcc            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShift            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShiftAcc            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdDiv            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSqrt            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatAdd            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatAlu            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatCmp            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatCvt            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatDiv            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatMisc            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatMult            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdReduceAdd            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdReduceAlu            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdReduceCmp            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAes            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdAesMix            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha1Hash            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha256Hash            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShaSigma2            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdShaSigma3            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::SimdPredAlu            0      0.00%     66.66% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::MemRead    437551786     19.80%     86.46% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::MemWrite    299144995     13.54%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus00.commit.op_class_0::total   2209510881                       # Class of committed instruction
system.switch_cpus00.commit.refs            736696781                       # Number of memory references committed
system.switch_cpus00.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus00.commit.vec_insts       311537027                       # Number of committed Vector instructions.
system.switch_cpus00.committedInsts        1981586307                       # Number of Instructions Simulated
system.switch_cpus00.committedOps          2209510881                       # Number of Ops (including micro ops) Simulated
system.switch_cpus00.cpi                     1.285306                       # CPI: Cycles Per Instruction
system.switch_cpus00.cpi_total               1.285306                       # CPI: Total CPI of All Threads
system.switch_cpus00.decode.BlockedCycles   2010751990                       # Number of cycles decode is blocked
system.switch_cpus00.decode.BranchMispred      2978923                       # Number of times decode detected a branch misprediction
system.switch_cpus00.decode.BranchResolved    139161054                       # Number of times decode resolved a branch
system.switch_cpus00.decode.DecodedInsts   2522808798                       # Number of instructions handled by decode
system.switch_cpus00.decode.IdleCycles      151364617                       # Number of cycles decode is idle
system.switch_cpus00.decode.RunCycles       296395587                       # Number of cycles decode is running
system.switch_cpus00.decode.SquashCycles      7397879                       # Number of cycles decode is squashing
system.switch_cpus00.decode.SquashedInsts     22809052                       # Number of squashed instructions handled by decode
system.switch_cpus00.decode.UnblockCycles     81032830                       # Number of cycles decode is unblocking
system.switch_cpus00.dtb.accesses                   0                       # DTB accesses
system.switch_cpus00.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus00.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.dtb.hits                       0                       # DTB hits
system.switch_cpus00.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus00.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus00.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus00.dtb.misses                     0                       # DTB misses
system.switch_cpus00.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus00.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.fetch.Branches         489816732                       # Number of branches that fetch encountered
system.switch_cpus00.fetch.CacheLines       300611824                       # Number of cache lines fetched
system.switch_cpus00.fetch.Cycles          2229716806                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus00.fetch.IcacheSquashes      3898636                       # Number of outstanding Icache misses that were squashed
system.switch_cpus00.fetch.IcacheWaitRetryStallCycles           25                       # Number of stall cycles due to full MSHR
system.switch_cpus00.fetch.Insts           2496986220                       # Number of instructions fetch has processed
system.switch_cpus00.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus00.fetch.SquashCycles      20752546                       # Number of cycles fetch has spent squashing
system.switch_cpus00.fetch.branchRate        0.192315                       # Number of branch fetches per cycle
system.switch_cpus00.fetch.icacheStallCycles    306849799                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus00.fetch.predictedBranches    190294340                       # Number of branches that fetch has predicted taken
system.switch_cpus00.fetch.rate              0.980385                       # Number of inst fetches per cycle
system.switch_cpus00.fetch.rateDist::samples   2546942905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::mean     1.092347                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::stdev     2.475973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::0     2030897691     79.74%     79.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::1       57224691      2.25%     81.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::2       47705369      1.87%     83.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::3       56405951      2.21%     86.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::4       54017468      2.12%     88.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::5       24007532      0.94%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::6       32171025      1.26%     90.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::7       24947826      0.98%     91.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::8      219565352      8.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.fetch.rateDist::total   2546942905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus00.idleCycles                  2190                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus00.iew.branchMispredicts     10933428                       # Number of branch mispredicts detected at execute
system.switch_cpus00.iew.exec_branches      409560683                       # Number of branches executed
system.switch_cpus00.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus00.iew.exec_rate           0.931345                       # Inst execution rate
system.switch_cpus00.iew.exec_refs          799606066                       # number of memory reference insts executed
system.switch_cpus00.iew.exec_stores        328530367                       # Number of stores executed
system.switch_cpus00.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus00.iew.iewBlockCycles      44528753                       # Number of cycles IEW is blocking
system.switch_cpus00.iew.iewDispLoadInsts    475533189                       # Number of dispatched load instructions
system.switch_cpus00.iew.iewDispNonSpecInsts     30539989                       # Number of dispatched non-speculative instructions
system.switch_cpus00.iew.iewDispSquashedInsts       634739                       # Number of squashed instructions skipped by dispatch
system.switch_cpus00.iew.iewDispStoreInsts    338769438                       # Number of dispatched store instructions
system.switch_cpus00.iew.iewDispatchedInsts   2459163105                       # Number of instructions dispatched to IQ
system.switch_cpus00.iew.iewExecLoadInsts    471075699                       # Number of load instructions executed
system.switch_cpus00.iew.iewExecSquashedInsts      8969362                       # Number of squashed instructions skipped in execute
system.switch_cpus00.iew.iewExecutedInsts   2372083394                       # Number of executed instructions
system.switch_cpus00.iew.iewIQFullEvents       189792                       # Number of times the IQ has become full, causing a stall
system.switch_cpus00.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus00.iew.iewLSQFullEvents      1945415                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus00.iew.iewSquashCycles      7397879                       # Number of cycles IEW is squashing
system.switch_cpus00.iew.iewUnblockCycles      2147281                       # Number of cycles IEW is unblocking
system.switch_cpus00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus00.iew.lsq.thread0.cacheBlocked         5022                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus00.iew.lsq.thread0.forwLoads     11244498                       # Number of loads that had data forwarded from stores
system.switch_cpus00.iew.lsq.thread0.ignoredResponses         1255                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus00.iew.lsq.thread0.memOrderViolation        23247                       # Number of memory ordering violations
system.switch_cpus00.iew.lsq.thread0.rescheduledLoads      4649447                       # Number of loads that were rescheduled
system.switch_cpus00.iew.lsq.thread0.squashedLoads     37981402                       # Number of loads squashed
system.switch_cpus00.iew.lsq.thread0.squashedStores     39624442                       # Number of stores squashed
system.switch_cpus00.iew.memOrderViolationEvents        23247                       # Number of memory order violations
system.switch_cpus00.iew.predictedNotTakenIncorrect      8127552                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus00.iew.predictedTakenIncorrect      2805876                       # Number of branches that were predicted taken incorrectly
system.switch_cpus00.iew.wb_consumers      2324167907                       # num instructions consuming a value
system.switch_cpus00.iew.wb_count          2364427545                       # cumulative count of insts written-back
system.switch_cpus00.iew.wb_fanout           0.584689                       # average fanout of values written-back
system.switch_cpus00.iew.wb_producers      1358915966                       # num instructions producing a value
system.switch_cpus00.iew.wb_rate             0.928339                       # insts written-back per cycle
system.switch_cpus00.iew.wb_sent           2365496396                       # cumulative count of insts sent to commit
system.switch_cpus00.int_regfile_reads     2284567946                       # number of integer regfile reads
system.switch_cpus00.int_regfile_writes    1430979619                       # number of integer regfile writes
system.switch_cpus00.ipc                     0.778025                       # IPC: Instructions Per Cycle
system.switch_cpus00.ipc_total               0.778025                       # IPC: Total IPC of All Threads
system.switch_cpus00.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IntAlu   1323439973     55.58%     55.58% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IntMult      8189936      0.34%     55.93% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IntDiv            1      0.00%     55.93% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatAdd     47973660      2.01%     57.94% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatCmp     29939175      1.26%     59.20% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatCvt     13421129      0.56%     59.76% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMult     42134025      1.77%     61.53% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMultAcc     49124654      2.06%     63.59% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatDiv      8206612      0.34%     63.94% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMisc     52527204      2.21%     66.15% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatSqrt            0      0.00%     66.15% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAdd            0      0.00%     66.15% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAddAcc            0      0.00%     66.15% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAlu      2721440      0.11%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdCmp            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdCvt            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdMisc            1      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdMult            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdMultAcc            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShift            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdDiv            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSqrt            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatMult            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdReduceAdd            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdReduceAlu            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdReduceCmp            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAes            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdAesMix            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha1Hash            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha1Hash2            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShaSigma2            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdShaSigma3            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::SimdPredAlu            0      0.00%     66.26% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::MemRead    473268185     19.88%     86.14% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::MemWrite    330106761     13.86%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus00.iq.FU_type_0::total   2381052756                       # Type of FU issued
system.switch_cpus00.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus00.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus00.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus00.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus00.iq.fu_busy_cnt          61205008                       # FU busy when requested
system.switch_cpus00.iq.fu_busy_rate         0.025705                       # FU busy rate (busy events/executed inst)
system.switch_cpus00.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IntAlu       7048423     11.52%     11.52% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IntMult           33      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IntDiv             0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatAdd            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatCmp            0      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatCvt           93      0.00%     11.52% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMult      3959820      6.47%     17.99% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMultAcc      3505626      5.73%     23.71% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatDiv           27      0.00%     23.71% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMisc      2360420      3.86%     27.57% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatSqrt            0      0.00%     27.57% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAdd            0      0.00%     27.57% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAddAcc            0      0.00%     27.57% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAlu            0      0.00%     27.57% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdCmp            0      0.00%     27.57% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdCvt            0      0.00%     27.57% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdMisc            0      0.00%     27.57% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdMult            0      0.00%     27.57% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdMultAcc            0      0.00%     27.57% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShift            0      0.00%     27.57% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShiftAcc            0      0.00%     27.57% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdDiv            0      0.00%     27.57% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSqrt            0      0.00%     27.57% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatAdd            0      0.00%     27.57% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatAlu            0      0.00%     27.57% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatCmp            0      0.00%     27.57% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatCvt            0      0.00%     27.57% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatDiv            0      0.00%     27.57% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatMisc            0      0.00%     27.57% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatMult            0      0.00%     27.57% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.57% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatSqrt            0      0.00%     27.57% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdReduceAdd            0      0.00%     27.57% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdReduceAlu            0      0.00%     27.57% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdReduceCmp            0      0.00%     27.57% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.57% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.57% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAes            0      0.00%     27.57% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdAesMix            0      0.00%     27.57% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha1Hash            0      0.00%     27.57% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha1Hash2            0      0.00%     27.57% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha256Hash            0      0.00%     27.57% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdSha256Hash2            0      0.00%     27.57% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShaSigma2            0      0.00%     27.57% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdShaSigma3            0      0.00%     27.57% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::SimdPredAlu            0      0.00%     27.57% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::MemRead     26669584     43.57%     71.14% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::MemWrite     17660982     28.86%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus00.iq.int_alu_accesses   2082613835                       # Number of integer alu accesses
system.switch_cpus00.iq.int_inst_queue_reads   6665556952                       # Number of integer instruction queue reads
system.switch_cpus00.iq.int_inst_queue_wakeup_accesses   2021292342                       # Number of integer instruction queue wakeup accesses
system.switch_cpus00.iq.int_inst_queue_writes   2240306390                       # Number of integer instruction queue writes
system.switch_cpus00.iq.iqInstsAdded       2426009162                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus00.iq.iqInstsIssued      2381052756                       # Number of instructions issued
system.switch_cpus00.iq.iqNonSpecInstsAdded     33153943                       # Number of non-speculative instructions added to the IQ
system.switch_cpus00.iq.iqSquashedInstsExamined    249652221                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus00.iq.iqSquashedInstsIssued       338696                       # Number of squashed instructions issued
system.switch_cpus00.iq.iqSquashedNonSpecRemoved       722678                       # Number of squashed non-spec instructions that were removed
system.switch_cpus00.iq.iqSquashedOperandsExamined    307611443                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus00.iq.issued_per_cycle::samples   2546942905                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::mean     0.934867                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::stdev     1.748225                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::0   1731811439     68.00%     68.00% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::1    270592437     10.62%     78.62% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::2    153299916      6.02%     84.64% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::3    105939020      4.16%     88.80% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::4    108046594      4.24%     93.04% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::5     72940711      2.86%     95.90% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::6     62436310      2.45%     98.36% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::7     20476188      0.80%     99.16% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::8     21400290      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus00.iq.issued_per_cycle::total   2546942905                       # Number of insts issued each cycle
system.switch_cpus00.iq.rate                 0.934866                       # Inst issue rate
system.switch_cpus00.iq.vec_alu_accesses    359643929                       # Number of vector alu accesses
system.switch_cpus00.iq.vec_inst_queue_reads    705035169                       # Number of vector instruction queue reads
system.switch_cpus00.iq.vec_inst_queue_wakeup_accesses    343135203                       # Number of vector instruction queue wakeup accesses
system.switch_cpus00.iq.vec_inst_queue_writes    468530889                       # Number of vector instruction queue writes
system.switch_cpus00.itb.accesses                   0                       # DTB accesses
system.switch_cpus00.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus00.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.itb.hits                       0                       # DTB hits
system.switch_cpus00.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus00.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus00.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus00.itb.misses                     0                       # DTB misses
system.switch_cpus00.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus00.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus00.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.memDep0.conflictingLoads     51470577                       # Number of conflicting loads.
system.switch_cpus00.memDep0.conflictingStores     38055090                       # Number of conflicting stores.
system.switch_cpus00.memDep0.insertedLoads    475533189                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus00.memDep0.insertedStores    338769438                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus00.misc_regfile_reads    3397352735                       # number of misc regfile reads
system.switch_cpus00.misc_regfile_writes    304262949                       # number of misc regfile writes
system.switch_cpus00.numCycles             2546945095                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.quiesceCycles            1460501                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus00.rename.BlockCycles      64768278                       # Number of cycles rename is blocking
system.switch_cpus00.rename.CommittedMaps   2470393111                       # Number of HB maps that are committed
system.switch_cpus00.rename.IQFullEvents     19567967                       # Number of times rename has blocked due to IQ full
system.switch_cpus00.rename.IdleCycles      190594278                       # Number of cycles rename is idle
system.switch_cpus00.rename.LQFullEvents        29248                       # Number of times rename has blocked due to LQ full
system.switch_cpus00.rename.ROBFullEvents        67282                       # Number of times rename has blocked due to ROB full
system.switch_cpus00.rename.RenameLookups   4618749279                       # Number of register rename lookups that rename has made
system.switch_cpus00.rename.RenamedInsts   2479463773                       # Number of instructions processed by rename
system.switch_cpus00.rename.RenamedOperands   2756209363                       # Number of destination operands rename has renamed
system.switch_cpus00.rename.RunCycles       338152164                       # Number of cycles rename is running
system.switch_cpus00.rename.SQFullEvents     84951021                       # Number of times rename has blocked due to SQ full
system.switch_cpus00.rename.SquashCycles      7397879                       # Number of cycles rename is squashing
system.switch_cpus00.rename.UnblockCycles    167515339                       # Number of cycles rename is unblocking
system.switch_cpus00.rename.UndoneMaps      285816238                       # Number of HB maps that are undone due to squashing
system.switch_cpus00.rename.int_rename_lookups   2357752761                       # Number of integer rename lookups
system.switch_cpus00.rename.serializeStallCycles   1778514966                       # count of cycles rename stalled for serializing inst
system.switch_cpus00.rename.serializingInsts     42063727                       # count of serializing insts renamed
system.switch_cpus00.rename.skidInsts       420179268                       # count of insts added to the skid buffer
system.switch_cpus00.rename.tempSerializingInsts     30611074                       # count of temporary serializing insts renamed
system.switch_cpus00.rename.vec_rename_lookups    560992220                       # Number of vector rename lookups
system.switch_cpus00.rob.rob_reads         4853530637                       # The number of ROB reads
system.switch_cpus00.rob.rob_writes        4953532496                       # The number of ROB writes
system.switch_cpus00.timesIdled                  2901                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus00.vec_regfile_reads      454392230                       # number of vector regfile reads
system.switch_cpus00.vec_regfile_writes     294167241                       # number of vector regfile writes
system.switch_cpus01.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus01.branchPred.BTBHitPct    98.584360                       # BTB Hit Percentage
system.switch_cpus01.branchPred.BTBHits      34973135                       # Number of BTB hits
system.switch_cpus01.branchPred.BTBLookups     35475338                       # Number of BTB lookups
system.switch_cpus01.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus01.branchPred.condIncorrect       912233                       # Number of conditional branches incorrect
system.switch_cpus01.branchPred.condPredicted     73192104                       # Number of conditional branches predicted
system.switch_cpus01.branchPred.indirectHits       125125                       # Number of indirect target hits.
system.switch_cpus01.branchPred.indirectLookups       154458                       # Number of indirect predictor lookups.
system.switch_cpus01.branchPred.indirectMisses        29333                       # Number of indirect misses.
system.switch_cpus01.branchPred.lookups      81630233                       # Number of BP lookups
system.switch_cpus01.branchPred.usedRAS       3964838                       # Number of times the RAS was used to get a target.
system.switch_cpus01.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.switch_cpus01.cc_regfile_reads       126945285                       # number of cc regfile reads
system.switch_cpus01.cc_regfile_writes      126704505                       # number of cc regfile writes
system.switch_cpus01.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus01.commit.branchMispredicts       860052                       # The number of times a branch was mispredicted
system.switch_cpus01.commit.branches         63806111                       # Number of branches committed
system.switch_cpus01.commit.bw_lim_events     31455773                       # number cycles where commit BW limit reached
system.switch_cpus01.commit.commitNonSpecStalls       361618                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus01.commit.commitSquashedInsts     85659543                       # The number of squashed insts skipped by commit
system.switch_cpus01.commit.committedInsts    331322151                       # Number of instructions committed
system.switch_cpus01.commit.committedOps    405809708                       # Number of ops (including micro ops) committed
system.switch_cpus01.commit.committed_per_cycle::samples    583856369                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::mean     0.695051                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::stdev     2.003535                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::0    494496393     84.69%     84.69% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::1     22802981      3.91%     88.60% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::2     11877603      2.03%     90.63% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::3      5950055      1.02%     91.65% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::4      5843362      1.00%     92.65% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::5      6163220      1.06%     93.71% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::6      1303250      0.22%     93.93% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::7      3963732      0.68%     94.61% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::8     31455773      5.39%    100.00% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus01.commit.committed_per_cycle::total    583856369                       # Number of insts commited each cycle
system.switch_cpus01.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus01.commit.function_calls      2898451                       # Number of function calls committed.
system.switch_cpus01.commit.int_insts       370358777                       # Number of committed integer instructions.
system.switch_cpus01.commit.loads            95768495                       # Number of loads committed
system.switch_cpus01.commit.membars            499213                       # Number of memory barriers committed
system.switch_cpus01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IntAlu    228600898     56.33%     56.33% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IntMult     12901785      3.18%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IntDiv         1392      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAddAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShift            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShiftAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdReduceAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAes            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdAesMix            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha1Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha256Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShaSigma2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdShaSigma3            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::SimdPredAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::MemRead     95768495     23.60%     83.11% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::MemWrite     68537138     16.89%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus01.commit.op_class_0::total    405809708                       # Class of committed instruction
system.switch_cpus01.commit.refs            164305633                       # Number of memory references committed
system.switch_cpus01.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus01.commit.vec_insts        16397124                       # Number of committed Vector instructions.
system.switch_cpus01.committedInsts         331322151                       # Number of Instructions Simulated
system.switch_cpus01.committedOps           405809708                       # Number of Ops (including micro ops) Simulated
system.switch_cpus01.cpi                     1.795857                       # CPI: Cycles Per Instruction
system.switch_cpus01.cpi_total               1.795857                       # CPI: Total CPI of All Threads
system.switch_cpus01.decode.BlockedCycles    502060315                       # Number of cycles decode is blocked
system.switch_cpus01.decode.BranchMispred        52203                       # Number of times decode detected a branch misprediction
system.switch_cpus01.decode.BranchResolved     33365211                       # Number of times decode resolved a branch
system.switch_cpus01.decode.DecodedInsts    499517605                       # Number of instructions handled by decode
system.switch_cpus01.decode.IdleCycles       23034301                       # Number of cycles decode is idle
system.switch_cpus01.decode.RunCycles        43777375                       # Number of cycles decode is running
system.switch_cpus01.decode.SquashCycles       867583                       # Number of cycles decode is squashing
system.switch_cpus01.decode.SquashedInsts        49269                       # Number of squashed instructions handled by decode
system.switch_cpus01.decode.UnblockCycles     25266851                       # Number of cycles decode is unblocking
system.switch_cpus01.dtb.accesses                   0                       # DTB accesses
system.switch_cpus01.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus01.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.dtb.hits                       0                       # DTB hits
system.switch_cpus01.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus01.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus01.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus01.dtb.misses                     0                       # DTB misses
system.switch_cpus01.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus01.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.fetch.Branches          81630233                       # Number of branches that fetch encountered
system.switch_cpus01.fetch.CacheLines        52591424                       # Number of cache lines fetched
system.switch_cpus01.fetch.Cycles           540751229                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus01.fetch.IcacheSquashes       125997                       # Number of outstanding Icache misses that were squashed
system.switch_cpus01.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.switch_cpus01.fetch.Insts            431655523                       # Number of instructions fetch has processed
system.switch_cpus01.fetch.MiscStallCycles            3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus01.fetch.SquashCycles       1839528                       # Number of cycles fetch has spent squashing
system.switch_cpus01.fetch.branchRate        0.137192                       # Number of branch fetches per cycle
system.switch_cpus01.fetch.icacheStallCycles     53335401                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus01.fetch.predictedBranches     39063098                       # Number of branches that fetch has predicted taken
system.switch_cpus01.fetch.rate              0.725463                       # Number of inst fetches per cycle
system.switch_cpus01.fetch.rateDist::samples    595006426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::mean     0.888332                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::stdev     2.251668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::0      496139963     83.38%     83.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::1        8267651      1.39%     84.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::2       13030301      2.19%     86.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::3       10338168      1.74%     88.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::4        7763558      1.30%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::5        7105275      1.19%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::6        6796356      1.14%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::7        8659433      1.46%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::8       36905721      6.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.fetch.rateDist::total    595006426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus01.idleCycles                   615                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus01.iew.branchMispredicts       874241                       # Number of branch mispredicts detected at execute
system.switch_cpus01.iew.exec_branches       70173197                       # Number of branches executed
system.switch_cpus01.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus01.iew.exec_rate           0.815318                       # Inst execution rate
system.switch_cpus01.iew.exec_refs          207847033                       # number of memory reference insts executed
system.switch_cpus01.iew.exec_stores         76393050                       # Number of stores executed
system.switch_cpus01.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus01.iew.iewBlockCycles      30072915                       # Number of cycles IEW is blocking
system.switch_cpus01.iew.iewDispLoadInsts    115392495                       # Number of dispatched load instructions
system.switch_cpus01.iew.iewDispNonSpecInsts       405755                       # Number of dispatched non-speculative instructions
system.switch_cpus01.iew.iewDispSquashedInsts        75216                       # Number of squashed instructions skipped by dispatch
system.switch_cpus01.iew.iewDispStoreInsts     83611176                       # Number of dispatched store instructions
system.switch_cpus01.iew.iewDispatchedInsts    490723498                       # Number of instructions dispatched to IQ
system.switch_cpus01.iew.iewExecLoadInsts    131453983                       # Number of load instructions executed
system.switch_cpus01.iew.iewExecSquashedInsts       614752                       # Number of squashed instructions skipped in execute
system.switch_cpus01.iew.iewExecutedInsts    485119832                       # Number of executed instructions
system.switch_cpus01.iew.iewIQFullEvents      1050596                       # Number of times the IQ has become full, causing a stall
system.switch_cpus01.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus01.iew.iewLSQFullEvents    144678054                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus01.iew.iewSquashCycles       867583                       # Number of cycles IEW is squashing
system.switch_cpus01.iew.iewUnblockCycles    146191703                       # Number of cycles IEW is unblocking
system.switch_cpus01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus01.iew.lsq.thread0.cacheBlocked       110034                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus01.iew.lsq.thread0.forwLoads      9190909                       # Number of loads that had data forwarded from stores
system.switch_cpus01.iew.lsq.thread0.ignoredResponses         1363                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus01.iew.lsq.thread0.memOrderViolation        12589                       # Number of memory ordering violations
system.switch_cpus01.iew.lsq.thread0.rescheduledLoads     23034989                       # Number of loads that were rescheduled
system.switch_cpus01.iew.lsq.thread0.squashedLoads     19623969                       # Number of loads squashed
system.switch_cpus01.iew.lsq.thread0.squashedStores     15074014                       # Number of stores squashed
system.switch_cpus01.iew.memOrderViolationEvents        12589                       # Number of memory order violations
system.switch_cpus01.iew.predictedNotTakenIncorrect       615484                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus01.iew.predictedTakenIncorrect       258757                       # Number of branches that were predicted taken incorrectly
system.switch_cpus01.iew.wb_consumers       501253734                       # num instructions consuming a value
system.switch_cpus01.iew.wb_count           460709576                       # cumulative count of insts written-back
system.switch_cpus01.iew.wb_fanout           0.538736                       # average fanout of values written-back
system.switch_cpus01.iew.wb_producers       270043238                       # num instructions producing a value
system.switch_cpus01.iew.wb_rate             0.774293                       # insts written-back per cycle
system.switch_cpus01.iew.wb_sent            460860930                       # cumulative count of insts sent to commit
system.switch_cpus01.int_regfile_reads      592473335                       # number of integer regfile reads
system.switch_cpus01.int_regfile_writes     338692207                       # number of integer regfile writes
system.switch_cpus01.ipc                     0.556837                       # IPC: Instructions Per Cycle
system.switch_cpus01.ipc_total               0.556837                       # IPC: Total IPC of All Threads
system.switch_cpus01.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IntAlu    262852526     54.11%     54.11% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IntMult     14751200      3.04%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IntDiv         1392      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAddAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShift            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAes            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdAesMix            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::SimdPredAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::MemRead    131662007     27.11%     84.26% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::MemWrite     76467467     15.74%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus01.iq.FU_type_0::total    485734592                       # Type of FU issued
system.switch_cpus01.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus01.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus01.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus01.iq.fu_busy_cnt           9862511                       # FU busy when requested
system.switch_cpus01.iq.fu_busy_rate         0.020304                       # FU busy rate (busy events/executed inst)
system.switch_cpus01.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IntAlu        423510      4.29%      4.29% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IntMult        89632      0.91%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IntDiv             0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatAdd            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatCmp            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatCvt            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMult            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMultAcc            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatDiv            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMisc            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatSqrt            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAdd            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAddAcc            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAlu            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdCmp            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdCvt            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdMisc            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdMult            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdMultAcc            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShift            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShiftAcc            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdDiv            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSqrt            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatAdd            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatAlu            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatCmp            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatCvt            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatDiv            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatMisc            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatMult            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatSqrt            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdReduceAdd            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdReduceAlu            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdReduceCmp            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAes            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdAesMix            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha1Hash            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha1Hash2            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha256Hash            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdSha256Hash2            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShaSigma2            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdShaSigma3            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::SimdPredAlu            0      0.00%      5.20% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::MemRead      7523574     76.28%     81.49% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::MemWrite      1825795     18.51%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus01.iq.int_alu_accesses    476170120                       # Number of integer alu accesses
system.switch_cpus01.iq.int_inst_queue_reads   1537672731                       # Number of integer instruction queue reads
system.switch_cpus01.iq.int_inst_queue_wakeup_accesses    444249955                       # Number of integer instruction queue wakeup accesses
system.switch_cpus01.iq.int_inst_queue_writes    551078470                       # Number of integer instruction queue writes
system.switch_cpus01.iq.iqInstsAdded        490315290                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus01.iq.iqInstsIssued       485734592                       # Number of instructions issued
system.switch_cpus01.iq.iqNonSpecInstsAdded       408208                       # Number of non-speculative instructions added to the IQ
system.switch_cpus01.iq.iqSquashedInstsExamined     84913661                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus01.iq.iqSquashedInstsIssued       180148                       # Number of squashed instructions issued
system.switch_cpus01.iq.iqSquashedNonSpecRemoved        46590                       # Number of squashed non-spec instructions that were removed
system.switch_cpus01.iq.iqSquashedOperandsExamined     58558527                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus01.iq.issued_per_cycle::samples    595006426                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::mean     0.816352                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::stdev     1.681181                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::0    429104112     72.12%     72.12% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::1     54173916      9.10%     81.22% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::2     33523772      5.63%     86.86% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::3     21585243      3.63%     90.48% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::4     22182369      3.73%     94.21% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::5     14502378      2.44%     96.65% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::6      8411598      1.41%     98.06% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::7      4137855      0.70%     98.76% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::8      7385183      1.24%    100.00% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus01.iq.issued_per_cycle::total    595006426                       # Number of insts issued each cycle
system.switch_cpus01.iq.rate                 0.816351                       # Inst issue rate
system.switch_cpus01.iq.vec_alu_accesses     19426983                       # Number of vector alu accesses
system.switch_cpus01.iq.vec_inst_queue_reads     38845530                       # Number of vector instruction queue reads
system.switch_cpus01.iq.vec_inst_queue_wakeup_accesses     16459621                       # Number of vector instruction queue wakeup accesses
system.switch_cpus01.iq.vec_inst_queue_writes     24570252                       # Number of vector instruction queue writes
system.switch_cpus01.itb.accesses                   0                       # DTB accesses
system.switch_cpus01.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus01.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.itb.hits                       0                       # DTB hits
system.switch_cpus01.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus01.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus01.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus01.itb.misses                     0                       # DTB misses
system.switch_cpus01.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus01.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus01.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.memDep0.conflictingLoads     22282511                       # Number of conflicting loads.
system.switch_cpus01.memDep0.conflictingStores     16060309                       # Number of conflicting stores.
system.switch_cpus01.memDep0.insertedLoads    115392495                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus01.memDep0.insertedStores     83611176                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus01.misc_regfile_reads     587571891                       # number of misc regfile reads
system.switch_cpus01.misc_regfile_writes      1440743                       # number of misc regfile writes
system.switch_cpus01.numCycles              595007041                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.quiesceCycles               1432                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus01.rename.BlockCycles     190727062                       # Number of cycles rename is blocking
system.switch_cpus01.rename.CommittedMaps    413854971                       # Number of HB maps that are committed
system.switch_cpus01.rename.IQFullEvents     20720894                       # Number of times rename has blocked due to IQ full
system.switch_cpus01.rename.IdleCycles       32729265                       # Number of cycles rename is idle
system.switch_cpus01.rename.LQFullEvents    210706201                       # Number of times rename has blocked due to LQ full
system.switch_cpus01.rename.ROBFullEvents       175620                       # Number of times rename has blocked due to ROB full
system.switch_cpus01.rename.RenameLookups    802581504                       # Number of register rename lookups that rename has made
system.switch_cpus01.rename.RenamedInsts    493752356                       # Number of instructions processed by rename
system.switch_cpus01.rename.RenamedOperands    503364037                       # Number of destination operands rename has renamed
system.switch_cpus01.rename.RunCycles        58341654                       # Number of cycles rename is running
system.switch_cpus01.rename.SQFullEvents     45771926                       # Number of times rename has blocked due to SQ full
system.switch_cpus01.rename.SquashCycles       867583                       # Number of cycles rename is squashing
system.switch_cpus01.rename.UnblockCycles    272970028                       # Number of cycles rename is unblocking
system.switch_cpus01.rename.UndoneMaps       89508929                       # Number of HB maps that are undone due to squashing
system.switch_cpus01.rename.int_rename_lookups    609379462                       # Number of integer rename lookups
system.switch_cpus01.rename.serializeStallCycles     39370833                       # count of cycles rename stalled for serializing inst
system.switch_cpus01.rename.serializingInsts       426420                       # count of serializing insts renamed
system.switch_cpus01.rename.skidInsts       140051787                       # count of insts added to the skid buffer
system.switch_cpus01.rename.tempSerializingInsts       412071                       # count of temporary serializing insts renamed
system.switch_cpus01.rename.vec_rename_lookups     13690298                       # Number of vector rename lookups
system.switch_cpus01.rob.rob_reads         1043866974                       # The number of ROB reads
system.switch_cpus01.rob.rob_writes         994090399                       # The number of ROB writes
system.switch_cpus01.timesIdled                    25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus01.vec_regfile_reads       10973226                       # number of vector regfile reads
system.switch_cpus01.vec_regfile_writes       5488069                       # number of vector regfile writes
system.switch_cpus02.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus02.branchPred.BTBHitPct    98.502170                       # BTB Hit Percentage
system.switch_cpus02.branchPred.BTBHits      34960589                       # Number of BTB hits
system.switch_cpus02.branchPred.BTBLookups     35492202                       # Number of BTB lookups
system.switch_cpus02.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus02.branchPred.condIncorrect       917172                       # Number of conditional branches incorrect
system.switch_cpus02.branchPred.condPredicted     73156770                       # Number of conditional branches predicted
system.switch_cpus02.branchPred.indirectHits       127174                       # Number of indirect target hits.
system.switch_cpus02.branchPred.indirectLookups       165492                       # Number of indirect predictor lookups.
system.switch_cpus02.branchPred.indirectMisses        38318                       # Number of indirect misses.
system.switch_cpus02.branchPred.lookups      81622858                       # Number of BP lookups
system.switch_cpus02.branchPred.usedRAS       3964245                       # Number of times the RAS was used to get a target.
system.switch_cpus02.branchPredindirectMispredicted           69                       # Number of mispredicted indirect branches.
system.switch_cpus02.cc_regfile_reads       126871683                       # number of cc regfile reads
system.switch_cpus02.cc_regfile_writes      126620172                       # number of cc regfile writes
system.switch_cpus02.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus02.commit.branchMispredicts       863922                       # The number of times a branch was mispredicted
system.switch_cpus02.commit.branches         63754288                       # Number of branches committed
system.switch_cpus02.commit.bw_lim_events     31335053                       # number cycles where commit BW limit reached
system.switch_cpus02.commit.commitNonSpecStalls       369000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus02.commit.commitSquashedInsts     85782320                       # The number of squashed insts skipped by commit
system.switch_cpus02.commit.committedInsts    330968023                       # Number of instructions committed
system.switch_cpus02.commit.committedOps    405338252                       # Number of ops (including micro ops) committed
system.switch_cpus02.commit.committed_per_cycle::samples    583833713                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::mean     0.694270                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::stdev     2.001332                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::0    494391904     84.68%     84.68% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::1     22890119      3.92%     88.60% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::2     11925949      2.04%     90.64% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::3      5976425      1.02%     91.67% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::4      5846018      1.00%     92.67% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::5      6167133      1.06%     93.72% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::6      1340985      0.23%     93.95% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::7      3960127      0.68%     94.63% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::8     31335053      5.37%    100.00% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus02.commit.committed_per_cycle::total    583833713                       # Number of insts commited each cycle
system.switch_cpus02.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus02.commit.function_calls      2895324                       # Number of function calls committed.
system.switch_cpus02.commit.int_insts       369915774                       # Number of committed integer instructions.
system.switch_cpus02.commit.loads            95616011                       # Number of loads committed
system.switch_cpus02.commit.membars            509925                       # Number of memory barriers committed
system.switch_cpus02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IntAlu    228404306     56.35%     56.35% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IntMult     12870454      3.18%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IntDiv         1414      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAddAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShift            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShiftAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdReduceAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAes            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdAesMix            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha1Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha256Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShaSigma2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdShaSigma3            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::SimdPredAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::MemRead     95616011     23.59%     83.11% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::MemWrite     68446067     16.89%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus02.commit.op_class_0::total    405338252                       # Class of committed instruction
system.switch_cpus02.commit.refs            164062078                       # Number of memory references committed
system.switch_cpus02.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus02.commit.vec_insts        16358883                       # Number of committed Vector instructions.
system.switch_cpus02.committedInsts         330968023                       # Number of Instructions Simulated
system.switch_cpus02.committedOps           405338252                       # Number of Ops (including micro ops) Simulated
system.switch_cpus02.cpi                     1.797775                       # CPI: Cycles Per Instruction
system.switch_cpus02.cpi_total               1.797775                       # CPI: Total CPI of All Threads
system.switch_cpus02.decode.BlockedCycles    501927550                       # Number of cycles decode is blocked
system.switch_cpus02.decode.BranchMispred        53266                       # Number of times decode detected a branch misprediction
system.switch_cpus02.decode.BranchResolved     33347566                       # Number of times decode resolved a branch
system.switch_cpus02.decode.DecodedInsts    499207608                       # Number of instructions handled by decode
system.switch_cpus02.decode.IdleCycles       23134155                       # Number of cycles decode is idle
system.switch_cpus02.decode.RunCycles        43922031                       # Number of cycles decode is running
system.switch_cpus02.decode.SquashCycles       871479                       # Number of cycles decode is squashing
system.switch_cpus02.decode.SquashedInsts        51233                       # Number of squashed instructions handled by decode
system.switch_cpus02.decode.UnblockCycles     25150182                       # Number of cycles decode is unblocking
system.switch_cpus02.dtb.accesses                   0                       # DTB accesses
system.switch_cpus02.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus02.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.dtb.hits                       0                       # DTB hits
system.switch_cpus02.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus02.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus02.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus02.dtb.misses                     0                       # DTB misses
system.switch_cpus02.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus02.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.fetch.Branches          81622858                       # Number of branches that fetch encountered
system.switch_cpus02.fetch.CacheLines        52597235                       # Number of cache lines fetched
system.switch_cpus02.fetch.Cycles           540734906                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus02.fetch.IcacheSquashes       126850                       # Number of outstanding Icache misses that were squashed
system.switch_cpus02.fetch.Insts            431522343                       # Number of instructions fetch has processed
system.switch_cpus02.fetch.SquashCycles       1849458                       # Number of cycles fetch has spent squashing
system.switch_cpus02.fetch.branchRate        0.137180                       # Number of branch fetches per cycle
system.switch_cpus02.fetch.icacheStallCycles     53345765                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus02.fetch.predictedBranches     39052008                       # Number of branches that fetch has predicted taken
system.switch_cpus02.fetch.rate              0.725240                       # Number of inst fetches per cycle
system.switch_cpus02.fetch.rateDist::samples    595005400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::mean     0.887993                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::stdev     2.251293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::0      496186437     83.39%     83.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::1        8244979      1.39%     84.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::2       13021062      2.19%     86.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::3       10350310      1.74%     88.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::4        7756983      1.30%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::5        7121295      1.20%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::6        6784398      1.14%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::7        8637531      1.45%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::8       36902405      6.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.fetch.rateDist::total    595005400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus02.idleCycles                   753                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus02.iew.branchMispredicts       878212                       # Number of branch mispredicts detected at execute
system.switch_cpus02.iew.exec_branches       70145252                       # Number of branches executed
system.switch_cpus02.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus02.iew.exec_rate           0.814526                       # Inst execution rate
system.switch_cpus02.iew.exec_refs          207508813                       # number of memory reference insts executed
system.switch_cpus02.iew.exec_stores         76323911                       # Number of stores executed
system.switch_cpus02.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus02.iew.iewBlockCycles      29841083                       # Number of cycles IEW is blocking
system.switch_cpus02.iew.iewDispLoadInsts    115250038                       # Number of dispatched load instructions
system.switch_cpus02.iew.iewDispNonSpecInsts       414206                       # Number of dispatched non-speculative instructions
system.switch_cpus02.iew.iewDispSquashedInsts        78994                       # Number of squashed instructions skipped by dispatch
system.switch_cpus02.iew.iewDispStoreInsts     83553200                       # Number of dispatched store instructions
system.switch_cpus02.iew.iewDispatchedInsts    490365920                       # Number of instructions dispatched to IQ
system.switch_cpus02.iew.iewExecLoadInsts    131184902                       # Number of load instructions executed
system.switch_cpus02.iew.iewExecSquashedInsts       623585                       # Number of squashed instructions skipped in execute
system.switch_cpus02.iew.iewExecutedInsts    484648095                       # Number of executed instructions
system.switch_cpus02.iew.iewIQFullEvents      1042508                       # Number of times the IQ has become full, causing a stall
system.switch_cpus02.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus02.iew.iewLSQFullEvents    145232996                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus02.iew.iewSquashCycles       871479                       # Number of cycles IEW is squashing
system.switch_cpus02.iew.iewUnblockCycles    146731020                       # Number of cycles IEW is unblocking
system.switch_cpus02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus02.iew.lsq.thread0.cacheBlocked       110524                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus02.iew.lsq.thread0.forwLoads      9175045                       # Number of loads that had data forwarded from stores
system.switch_cpus02.iew.lsq.thread0.ignoredResponses         1417                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus02.iew.lsq.thread0.memOrderViolation        12645                       # Number of memory ordering violations
system.switch_cpus02.iew.lsq.thread0.rescheduledLoads     22899830                       # Number of loads that were rescheduled
system.switch_cpus02.iew.lsq.thread0.squashedLoads     19633994                       # Number of loads squashed
system.switch_cpus02.iew.lsq.thread0.squashedStores     15107105                       # Number of stores squashed
system.switch_cpus02.iew.memOrderViolationEvents        12645                       # Number of memory order violations
system.switch_cpus02.iew.predictedNotTakenIncorrect       616356                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus02.iew.predictedTakenIncorrect       261856                       # Number of branches that were predicted taken incorrectly
system.switch_cpus02.iew.wb_consumers       500625037                       # num instructions consuming a value
system.switch_cpus02.iew.wb_count           460379336                       # cumulative count of insts written-back
system.switch_cpus02.iew.wb_fanout           0.538895                       # average fanout of values written-back
system.switch_cpus02.iew.wb_producers       269784450                       # num instructions producing a value
system.switch_cpus02.iew.wb_rate             0.773739                       # insts written-back per cycle
system.switch_cpus02.iew.wb_sent            460530753                       # cumulative count of insts sent to commit
system.switch_cpus02.int_regfile_reads      591871459                       # number of integer regfile reads
system.switch_cpus02.int_regfile_writes     338449421                       # number of integer regfile writes
system.switch_cpus02.ipc                     0.556243                       # IPC: Instructions Per Cycle
system.switch_cpus02.ipc_total               0.556243                       # IPC: Total IPC of All Threads
system.switch_cpus02.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IntAlu    262754758     54.15%     54.15% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IntMult     14720829      3.03%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IntDiv         1414      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatAdd            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatCmp            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatCvt            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMult            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMultAcc            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatDiv            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMisc            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatSqrt            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAdd            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAddAcc            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAlu            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdCmp            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdCvt            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdMisc            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdMult            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdMultAcc            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShift            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdDiv            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSqrt            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatMult            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAes            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdAesMix            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::SimdPredAlu            0      0.00%     57.18% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::MemRead    131393935     27.08%     84.26% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::MemWrite     76400744     15.74%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus02.iq.FU_type_0::total    485271680                       # Type of FU issued
system.switch_cpus02.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus02.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus02.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus02.iq.fu_busy_cnt           9852782                       # FU busy when requested
system.switch_cpus02.iq.fu_busy_rate         0.020304                       # FU busy rate (busy events/executed inst)
system.switch_cpus02.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IntAlu        433948      4.40%      4.40% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IntMult        88999      0.90%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IntDiv             0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatAdd            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatCmp            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatCvt            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMult            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMultAcc            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatDiv            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMisc            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatSqrt            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAdd            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAddAcc            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAlu            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdCmp            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdCvt            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdMisc            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdMult            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdMultAcc            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShift            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShiftAcc            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdDiv            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSqrt            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatAdd            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatAlu            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatCmp            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatCvt            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatDiv            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatMisc            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatMult            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatSqrt            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdReduceAdd            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdReduceAlu            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdReduceCmp            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAes            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdAesMix            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha1Hash            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha1Hash2            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha256Hash            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdSha256Hash2            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShaSigma2            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdShaSigma3            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::SimdPredAlu            0      0.00%      5.31% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::MemRead      7495115     76.07%     81.38% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::MemWrite      1834720     18.62%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus02.iq.int_alu_accesses    475741041                       # Number of integer alu accesses
system.switch_cpus02.iq.int_inst_queue_reads   1536822157                       # Number of integer instruction queue reads
system.switch_cpus02.iq.int_inst_queue_wakeup_accesses    443957546                       # Number of integer instruction queue wakeup accesses
system.switch_cpus02.iq.int_inst_queue_writes    550862079                       # Number of integer instruction queue writes
system.switch_cpus02.iq.iqInstsAdded        489949163                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus02.iq.iqInstsIssued       485271680                       # Number of instructions issued
system.switch_cpus02.iq.iqNonSpecInstsAdded       416757                       # Number of non-speculative instructions added to the IQ
system.switch_cpus02.iq.iqSquashedInstsExamined     85027525                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus02.iq.iqSquashedInstsIssued       179326                       # Number of squashed instructions issued
system.switch_cpus02.iq.iqSquashedNonSpecRemoved        47757                       # Number of squashed non-spec instructions that were removed
system.switch_cpus02.iq.iqSquashedOperandsExamined     58516657                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus02.iq.issued_per_cycle::samples    595005400                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::mean     0.815575                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::stdev     1.680330                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::0    429215534     72.14%     72.14% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::1     54154869      9.10%     81.24% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::2     33510746      5.63%     86.87% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::3     21578884      3.63%     90.50% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::4     22163519      3.72%     94.22% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::5     14455589      2.43%     96.65% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::6      8417784      1.41%     98.07% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::7      4147858      0.70%     98.76% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::8      7360617      1.24%    100.00% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus02.iq.issued_per_cycle::total    595005400                       # Number of insts issued each cycle
system.switch_cpus02.iq.rate                 0.815574                       # Inst issue rate
system.switch_cpus02.iq.vec_alu_accesses     19383421                       # Number of vector alu accesses
system.switch_cpus02.iq.vec_inst_queue_reads     38758711                       # Number of vector instruction queue reads
system.switch_cpus02.iq.vec_inst_queue_wakeup_accesses     16421790                       # Number of vector instruction queue wakeup accesses
system.switch_cpus02.iq.vec_inst_queue_writes     24542926                       # Number of vector instruction queue writes
system.switch_cpus02.itb.accesses                   0                       # DTB accesses
system.switch_cpus02.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus02.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.itb.hits                       0                       # DTB hits
system.switch_cpus02.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus02.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus02.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus02.itb.misses                     0                       # DTB misses
system.switch_cpus02.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus02.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus02.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.memDep0.conflictingLoads     22254429                       # Number of conflicting loads.
system.switch_cpus02.memDep0.conflictingStores     15997701                       # Number of conflicting stores.
system.switch_cpus02.memDep0.insertedLoads    115250038                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus02.memDep0.insertedStores     83553200                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus02.misc_regfile_reads     586898297                       # number of misc regfile reads
system.switch_cpus02.misc_regfile_writes      1470271                       # number of misc regfile writes
system.switch_cpus02.numCycles              595006153                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.quiesceCycles               2320                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus02.rename.BlockCycles     190765581                       # Number of cycles rename is blocking
system.switch_cpus02.rename.CommittedMaps    413385371                       # Number of HB maps that are committed
system.switch_cpus02.rename.IQFullEvents     20577874                       # Number of times rename has blocked due to IQ full
system.switch_cpus02.rename.IdleCycles       32777708                       # Number of cycles rename is idle
system.switch_cpus02.rename.LQFullEvents    209217612                       # Number of times rename has blocked due to LQ full
system.switch_cpus02.rename.ROBFullEvents       184832                       # Number of times rename has blocked due to ROB full
system.switch_cpus02.rename.RenameLookups    801949362                       # Number of register rename lookups that rename has made
system.switch_cpus02.rename.RenamedInsts    493420876                       # Number of instructions processed by rename
system.switch_cpus02.rename.RenamedOperands    503014369                       # Number of destination operands rename has renamed
system.switch_cpus02.rename.RunCycles        58430119                       # Number of cycles rename is running
system.switch_cpus02.rename.SQFullEvents     45849958                       # Number of times rename has blocked due to SQ full
system.switch_cpus02.rename.SquashCycles       871479                       # Number of cycles rename is squashing
system.switch_cpus02.rename.UnblockCycles    271448038                       # Number of cycles rename is unblocking
system.switch_cpus02.rename.UndoneMaps       89628855                       # Number of HB maps that are undone due to squashing
system.switch_cpus02.rename.int_rename_lookups    608921755                       # Number of integer rename lookups
system.switch_cpus02.rename.serializeStallCycles     40712472                       # count of cycles rename stalled for serializing inst
system.switch_cpus02.rename.serializingInsts       435059                       # count of serializing insts renamed
system.switch_cpus02.rename.skidInsts       139274321                       # count of insts added to the skid buffer
system.switch_cpus02.rename.tempSerializingInsts       420547                       # count of temporary serializing insts renamed
system.switch_cpus02.rename.vec_rename_lookups     13669854                       # Number of vector rename lookups
system.switch_cpus02.rob.rob_reads         1043616281                       # The number of ROB reads
system.switch_cpus02.rob.rob_writes         993414681                       # The number of ROB writes
system.switch_cpus02.timesIdled                    34                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus02.vec_regfile_reads       10948026                       # number of vector regfile reads
system.switch_cpus02.vec_regfile_writes       5475606                       # number of vector regfile writes
system.switch_cpus03.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus03.branchPred.BTBHitPct    98.504528                       # BTB Hit Percentage
system.switch_cpus03.branchPred.BTBHits      34941988                       # Number of BTB hits
system.switch_cpus03.branchPred.BTBLookups     35472469                       # Number of BTB lookups
system.switch_cpus03.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus03.branchPred.condIncorrect       913798                       # Number of conditional branches incorrect
system.switch_cpus03.branchPred.condPredicted     73110883                       # Number of conditional branches predicted
system.switch_cpus03.branchPred.indirectHits       126640                       # Number of indirect target hits.
system.switch_cpus03.branchPred.indirectLookups       162397                       # Number of indirect predictor lookups.
system.switch_cpus03.branchPred.indirectMisses        35757                       # Number of indirect misses.
system.switch_cpus03.branchPred.lookups      81561644                       # Number of BP lookups
system.switch_cpus03.branchPred.usedRAS       3960432                       # Number of times the RAS was used to get a target.
system.switch_cpus03.branchPredindirectMispredicted           64                       # Number of mispredicted indirect branches.
system.switch_cpus03.cc_regfile_reads       126829530                       # number of cc regfile reads
system.switch_cpus03.cc_regfile_writes      126584421                       # number of cc regfile writes
system.switch_cpus03.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus03.commit.branchMispredicts       860624                       # The number of times a branch was mispredicted
system.switch_cpus03.commit.branches         63749286                       # Number of branches committed
system.switch_cpus03.commit.bw_lim_events     31361616                       # number cycles where commit BW limit reached
system.switch_cpus03.commit.commitNonSpecStalls       364577                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus03.commit.commitSquashedInsts     85437469                       # The number of squashed insts skipped by commit
system.switch_cpus03.commit.committedInsts    331028879                       # Number of instructions committed
system.switch_cpus03.commit.committedOps    405445887                       # Number of ops (including micro ops) committed
system.switch_cpus03.commit.committed_per_cycle::samples    583880035                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::mean     0.694399                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::stdev     2.001782                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::0    494463392     84.69%     84.69% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::1     22866565      3.92%     88.60% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::2     11907995      2.04%     90.64% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::3      5966383      1.02%     91.66% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::4      5852487      1.00%     92.67% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::5      6167790      1.06%     93.72% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::6      1334292      0.23%     93.95% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::7      3959515      0.68%     94.63% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::8     31361616      5.37%    100.00% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus03.commit.committed_per_cycle::total    583880035                       # Number of insts commited each cycle
system.switch_cpus03.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus03.commit.function_calls      2896373                       # Number of function calls committed.
system.switch_cpus03.commit.int_insts       370026446                       # Number of committed integer instructions.
system.switch_cpus03.commit.loads            95662472                       # Number of loads committed
system.switch_cpus03.commit.membars            504443                       # Number of memory barriers committed
system.switch_cpus03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IntAlu    228420602     56.34%     56.34% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IntMult     12876958      3.18%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IntDiv         1420      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAddAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShift            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShiftAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdReduceAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAes            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdAesMix            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha1Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha256Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShaSigma2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdShaSigma3            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::SimdPredAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::MemRead     95662472     23.59%     83.11% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::MemWrite     68484435     16.89%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus03.commit.op_class_0::total    405445887                       # Class of committed instruction
system.switch_cpus03.commit.refs            164146907                       # Number of memory references committed
system.switch_cpus03.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus03.commit.vec_insts        16377930                       # Number of committed Vector instructions.
system.switch_cpus03.committedInsts         331028879                       # Number of Instructions Simulated
system.switch_cpus03.committedOps           405445887                       # Number of Ops (including micro ops) Simulated
system.switch_cpus03.cpi                     1.797448                       # CPI: Cycles Per Instruction
system.switch_cpus03.cpi_total               1.797448                       # CPI: Total CPI of All Threads
system.switch_cpus03.decode.BlockedCycles    501999355                       # Number of cycles decode is blocked
system.switch_cpus03.decode.BranchMispred        53198                       # Number of times decode detected a branch misprediction
system.switch_cpus03.decode.BranchResolved     33332144                       # Number of times decode resolved a branch
system.switch_cpus03.decode.DecodedInsts    498927719                       # Number of instructions handled by decode
system.switch_cpus03.decode.IdleCycles       23108653                       # Number of cycles decode is idle
system.switch_cpus03.decode.RunCycles        43894188                       # Number of cycles decode is running
system.switch_cpus03.decode.SquashCycles       868213                       # Number of cycles decode is squashing
system.switch_cpus03.decode.SquashedInsts        51250                       # Number of squashed instructions handled by decode
system.switch_cpus03.decode.UnblockCycles     25135968                       # Number of cycles decode is unblocking
system.switch_cpus03.dtb.accesses                   0                       # DTB accesses
system.switch_cpus03.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus03.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.dtb.hits                       0                       # DTB hits
system.switch_cpus03.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus03.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus03.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus03.dtb.misses                     0                       # DTB misses
system.switch_cpus03.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus03.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.fetch.Branches          81561644                       # Number of branches that fetch encountered
system.switch_cpus03.fetch.CacheLines        52548751                       # Number of cache lines fetched
system.switch_cpus03.fetch.Cycles           540790429                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus03.fetch.IcacheSquashes       125986                       # Number of outstanding Icache misses that were squashed
system.switch_cpus03.fetch.Insts            431192562                       # Number of instructions fetch has processed
system.switch_cpus03.fetch.SquashCycles       1842774                       # Number of cycles fetch has spent squashing
system.switch_cpus03.fetch.branchRate        0.137077                       # Number of branch fetches per cycle
system.switch_cpus03.fetch.icacheStallCycles     53294566                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus03.fetch.predictedBranches     39029060                       # Number of branches that fetch has predicted taken
system.switch_cpus03.fetch.rate              0.724685                       # Number of inst fetches per cycle
system.switch_cpus03.fetch.rateDist::samples    595006382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::mean     0.887338                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::stdev     2.250635                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::0      496266980     83.41%     83.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::1        8239695      1.38%     84.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::2       13007096      2.19%     86.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::3       10334115      1.74%     88.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::4        7753309      1.30%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::5        7112745      1.20%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::6        6781837      1.14%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::7        8637558      1.45%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::8       36873047      6.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.fetch.rateDist::total    595006382                       # Number of instructions fetched each cycle (Total)
system.switch_cpus03.idleCycles                   677                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus03.iew.branchMispredicts       874659                       # Number of branch mispredicts detected at execute
system.switch_cpus03.iew.exec_branches       70114924                       # Number of branches executed
system.switch_cpus03.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus03.iew.exec_rate           0.814345                       # Inst execution rate
system.switch_cpus03.iew.exec_refs          207533202                       # number of memory reference insts executed
system.switch_cpus03.iew.exec_stores         76325549                       # Number of stores executed
system.switch_cpus03.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus03.iew.iewBlockCycles      29901484                       # Number of cycles IEW is blocking
system.switch_cpus03.iew.iewDispLoadInsts    115220446                       # Number of dispatched load instructions
system.switch_cpus03.iew.iewDispNonSpecInsts       410055                       # Number of dispatched non-speculative instructions
system.switch_cpus03.iew.iewDispSquashedInsts        79803                       # Number of squashed instructions skipped by dispatch
system.switch_cpus03.iew.iewDispStoreInsts     83515561                       # Number of dispatched store instructions
system.switch_cpus03.iew.iewDispatchedInsts    490136333                       # Number of instructions dispatched to IQ
system.switch_cpus03.iew.iewExecLoadInsts    131207653                       # Number of load instructions executed
system.switch_cpus03.iew.iewExecSquashedInsts       617904                       # Number of squashed instructions skipped in execute
system.switch_cpus03.iew.iewExecutedInsts    484541071                       # Number of executed instructions
system.switch_cpus03.iew.iewIQFullEvents      1043082                       # Number of times the IQ has become full, causing a stall
system.switch_cpus03.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus03.iew.iewLSQFullEvents    145072746                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus03.iew.iewSquashCycles       868213                       # Number of cycles IEW is squashing
system.switch_cpus03.iew.iewUnblockCycles    146576099                       # Number of cycles IEW is unblocking
system.switch_cpus03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus03.iew.lsq.thread0.cacheBlocked       110105                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus03.iew.lsq.thread0.forwLoads      9178334                       # Number of loads that had data forwarded from stores
system.switch_cpus03.iew.lsq.thread0.ignoredResponses         1442                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus03.iew.lsq.thread0.memOrderViolation        12626                       # Number of memory ordering violations
system.switch_cpus03.iew.lsq.thread0.rescheduledLoads     22929815                       # Number of loads that were rescheduled
system.switch_cpus03.iew.lsq.thread0.squashedLoads     19557941                       # Number of loads squashed
system.switch_cpus03.iew.lsq.thread0.squashedStores     15031102                       # Number of stores squashed
system.switch_cpus03.iew.memOrderViolationEvents        12626                       # Number of memory order violations
system.switch_cpus03.iew.predictedNotTakenIncorrect       614828                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus03.iew.predictedTakenIncorrect       259831                       # Number of branches that were predicted taken incorrectly
system.switch_cpus03.iew.wb_consumers       500549726                       # num instructions consuming a value
system.switch_cpus03.iew.wb_count           460244155                       # cumulative count of insts written-back
system.switch_cpus03.iew.wb_fanout           0.538854                       # average fanout of values written-back
system.switch_cpus03.iew.wb_producers       269723089                       # num instructions producing a value
system.switch_cpus03.iew.wb_rate             0.773510                       # insts written-back per cycle
system.switch_cpus03.iew.wb_sent            460395335                       # cumulative count of insts sent to commit
system.switch_cpus03.int_regfile_reads      591757705                       # number of integer regfile reads
system.switch_cpus03.int_regfile_writes     338329132                       # number of integer regfile writes
system.switch_cpus03.ipc                     0.556344                       # IPC: Instructions Per Cycle
system.switch_cpus03.ipc_total               0.556344                       # IPC: Total IPC of All Threads
system.switch_cpus03.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IntAlu    262621775     54.13%     54.13% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IntMult     14720000      3.03%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IntDiv         1420      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAddAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShift            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAes            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdAesMix            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::SimdPredAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::MemRead    131415246     27.09%     84.25% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::MemWrite     76400534     15.75%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus03.iq.FU_type_0::total    485158975                       # Type of FU issued
system.switch_cpus03.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus03.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus03.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus03.iq.fu_busy_cnt           9851074                       # FU busy when requested
system.switch_cpus03.iq.fu_busy_rate         0.020305                       # FU busy rate (busy events/executed inst)
system.switch_cpus03.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IntAlu        431073      4.38%      4.38% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IntMult        88246      0.90%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IntDiv             0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatAdd            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatCmp            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatCvt            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMult            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMultAcc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatDiv            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMisc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatSqrt            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAdd            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAddAcc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAlu            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdCmp            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdCvt            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdMisc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdMult            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdMultAcc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShift            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShiftAcc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdDiv            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSqrt            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatAdd            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatAlu            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatCmp            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatCvt            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatDiv            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatMisc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatMult            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatSqrt            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdReduceAdd            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdReduceAlu            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdReduceCmp            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAes            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdAesMix            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha1Hash            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha1Hash2            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha256Hash            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdSha256Hash2            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShaSigma2            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdShaSigma3            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::SimdPredAlu            0      0.00%      5.27% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::MemRead      7500362     76.14%     81.41% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::MemWrite      1831393     18.59%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus03.iq.int_alu_accesses    475602216                       # Number of integer alu accesses
system.switch_cpus03.iq.int_inst_queue_reads   1536546161                       # Number of integer instruction queue reads
system.switch_cpus03.iq.int_inst_queue_wakeup_accesses    443802985                       # Number of integer instruction queue wakeup accesses
system.switch_cpus03.iq.int_inst_queue_writes    550312033                       # Number of integer instruction queue writes
system.switch_cpus03.iq.iqInstsAdded        489723625                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus03.iq.iqInstsIssued       485158975                       # Number of instructions issued
system.switch_cpus03.iq.iqNonSpecInstsAdded       412708                       # Number of non-speculative instructions added to the IQ
system.switch_cpus03.iq.iqSquashedInstsExamined     84690311                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus03.iq.iqSquashedInstsIssued       178376                       # Number of squashed instructions issued
system.switch_cpus03.iq.iqSquashedNonSpecRemoved        48131                       # Number of squashed non-spec instructions that were removed
system.switch_cpus03.iq.iqSquashedOperandsExamined     58317288                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus03.iq.issued_per_cycle::samples    595006382                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::mean     0.815384                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::stdev     1.680307                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::0    429300497     72.15%     72.15% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::1     54089244      9.09%     81.24% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::2     33490109      5.63%     86.87% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::3     21582412      3.63%     90.50% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::4     22171332      3.73%     94.22% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::5     14452731      2.43%     96.65% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::6      8412197      1.41%     98.07% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::7      4142768      0.70%     98.76% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::8      7365092      1.24%    100.00% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus03.iq.issued_per_cycle::total    595006382                       # Number of insts issued each cycle
system.switch_cpus03.iq.rate                 0.815384                       # Inst issue rate
system.switch_cpus03.iq.vec_alu_accesses     19407833                       # Number of vector alu accesses
system.switch_cpus03.iq.vec_inst_queue_reads     38807621                       # Number of vector instruction queue reads
system.switch_cpus03.iq.vec_inst_queue_wakeup_accesses     16441170                       # Number of vector instruction queue wakeup accesses
system.switch_cpus03.iq.vec_inst_queue_writes     24526170                       # Number of vector instruction queue writes
system.switch_cpus03.itb.accesses                   0                       # DTB accesses
system.switch_cpus03.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus03.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.itb.hits                       0                       # DTB hits
system.switch_cpus03.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus03.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus03.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus03.itb.misses                     0                       # DTB misses
system.switch_cpus03.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus03.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus03.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.memDep0.conflictingLoads     22231242                       # Number of conflicting loads.
system.switch_cpus03.memDep0.conflictingStores     16004743                       # Number of conflicting stores.
system.switch_cpus03.memDep0.insertedLoads    115220446                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus03.memDep0.insertedStores     83515561                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus03.misc_regfile_reads     586969247                       # number of misc regfile reads
system.switch_cpus03.misc_regfile_writes      1452405                       # number of misc regfile writes
system.switch_cpus03.numCycles              595007059                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.quiesceCycles               1415                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus03.rename.BlockCycles     191089366                       # Number of cycles rename is blocking
system.switch_cpus03.rename.CommittedMaps    413471538                       # Number of HB maps that are committed
system.switch_cpus03.rename.IQFullEvents     20576050                       # Number of times rename has blocked due to IQ full
system.switch_cpus03.rename.IdleCycles       32747182                       # Number of cycles rename is idle
system.switch_cpus03.rename.LQFullEvents    209144120                       # Number of times rename has blocked due to LQ full
system.switch_cpus03.rename.ROBFullEvents       170993                       # Number of times rename has blocked due to ROB full
system.switch_cpus03.rename.RenameLookups    801583694                       # Number of register rename lookups that rename has made
system.switch_cpus03.rename.RenamedInsts    493166177                       # Number of instructions processed by rename
system.switch_cpus03.rename.RenamedOperands    502767005                       # Number of destination operands rename has renamed
system.switch_cpus03.rename.RunCycles        58393101                       # Number of cycles rename is running
system.switch_cpus03.rename.SQFullEvents     46230923                       # Number of times rename has blocked due to SQ full
system.switch_cpus03.rename.SquashCycles       868213                       # Number of cycles rename is squashing
system.switch_cpus03.rename.UnblockCycles    271727010                       # Number of cycles rename is unblocking
system.switch_cpus03.rename.UndoneMaps       89295330                       # Number of HB maps that are undone due to squashing
system.switch_cpus03.rename.int_rename_lookups    608617180                       # Number of integer rename lookups
system.switch_cpus03.rename.serializeStallCycles     40181506                       # count of cycles rename stalled for serializing inst
system.switch_cpus03.rename.serializingInsts       430859                       # count of serializing insts renamed
system.switch_cpus03.rename.skidInsts       139228714                       # count of insts added to the skid buffer
system.switch_cpus03.rename.tempSerializingInsts       416564                       # count of temporary serializing insts renamed
system.switch_cpus03.rename.vec_rename_lookups     13670399                       # Number of vector rename lookups
system.switch_cpus03.rob.rob_reads         1043398629                       # The number of ROB reads
system.switch_cpus03.rob.rob_writes         992894937                       # The number of ROB writes
system.switch_cpus03.timesIdled                    37                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus03.vec_regfile_reads       10960954                       # number of vector regfile reads
system.switch_cpus03.vec_regfile_writes       5481887                       # number of vector regfile writes
system.switch_cpus04.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus04.branchPred.BTBHitPct    98.590891                       # BTB Hit Percentage
system.switch_cpus04.branchPred.BTBHits      34939606                       # Number of BTB hits
system.switch_cpus04.branchPred.BTBLookups     35438980                       # Number of BTB lookups
system.switch_cpus04.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus04.branchPred.condIncorrect       913265                       # Number of conditional branches incorrect
system.switch_cpus04.branchPred.condPredicted     73101228                       # Number of conditional branches predicted
system.switch_cpus04.branchPred.indirectHits       125013                       # Number of indirect target hits.
system.switch_cpus04.branchPred.indirectLookups       157274                       # Number of indirect predictor lookups.
system.switch_cpus04.branchPred.indirectMisses        32261                       # Number of indirect misses.
system.switch_cpus04.branchPred.lookups      81539842                       # Number of BP lookups
system.switch_cpus04.branchPred.usedRAS       3963005                       # Number of times the RAS was used to get a target.
system.switch_cpus04.branchPredindirectMispredicted           64                       # Number of mispredicted indirect branches.
system.switch_cpus04.cc_regfile_reads       126802796                       # number of cc regfile reads
system.switch_cpus04.cc_regfile_writes      126563192                       # number of cc regfile writes
system.switch_cpus04.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus04.commit.branchMispredicts       861246                       # The number of times a branch was mispredicted
system.switch_cpus04.commit.branches         63718104                       # Number of branches committed
system.switch_cpus04.commit.bw_lim_events     31348353                       # number cycles where commit BW limit reached
system.switch_cpus04.commit.commitNonSpecStalls       360220                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus04.commit.commitSquashedInsts     85686366                       # The number of squashed insts skipped by commit
system.switch_cpus04.commit.committedInsts    330894902                       # Number of instructions committed
system.switch_cpus04.commit.committedOps    405292801                       # Number of ops (including micro ops) committed
system.switch_cpus04.commit.committed_per_cycle::samples    583850906                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::mean     0.694172                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::stdev     2.001487                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::0    494468851     84.69%     84.69% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::1     22853267      3.91%     88.61% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::2     11907256      2.04%     90.64% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::3      5966018      1.02%     91.67% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::4      5849480      1.00%     92.67% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::5      6165523      1.06%     93.72% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::6      1330497      0.23%     93.95% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::7      3961661      0.68%     94.63% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::8     31348353      5.37%    100.00% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus04.commit.committed_per_cycle::total    583850906                       # Number of insts commited each cycle
system.switch_cpus04.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus04.commit.function_calls      2894728                       # Number of function calls committed.
system.switch_cpus04.commit.int_insts       369889991                       # Number of committed integer instructions.
system.switch_cpus04.commit.loads            95652018                       # Number of loads committed
system.switch_cpus04.commit.membars            498328                       # Number of memory barriers committed
system.switch_cpus04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IntAlu    228298922     56.33%     56.33% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IntMult     12885113      3.18%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IntDiv         1332      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAddAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShift            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShiftAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdReduceAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAes            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdAesMix            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha1Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha256Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShaSigma2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdShaSigma3            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::SimdPredAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::MemRead     95652018     23.60%     83.11% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::MemWrite     68455416     16.89%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus04.commit.op_class_0::total    405292801                       # Class of committed instruction
system.switch_cpus04.commit.refs            164107434                       # Number of memory references committed
system.switch_cpus04.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus04.commit.vec_insts        16379934                       # Number of committed Vector instructions.
system.switch_cpus04.committedInsts         330894902                       # Number of Instructions Simulated
system.switch_cpus04.committedOps           405292801                       # Number of Ops (including micro ops) Simulated
system.switch_cpus04.cpi                     1.798177                       # CPI: Cycles Per Instruction
system.switch_cpus04.cpi_total               1.798177                       # CPI: Total CPI of All Threads
system.switch_cpus04.decode.BlockedCycles    502004663                       # Number of cycles decode is blocked
system.switch_cpus04.decode.BranchMispred        52041                       # Number of times decode detected a branch misprediction
system.switch_cpus04.decode.BranchResolved     33328070                       # Number of times decode resolved a branch
system.switch_cpus04.decode.DecodedInsts    499037664                       # Number of instructions handled by decode
system.switch_cpus04.decode.IdleCycles       23099885                       # Number of cycles decode is idle
system.switch_cpus04.decode.RunCycles        43883736                       # Number of cycles decode is running
system.switch_cpus04.decode.SquashCycles       868683                       # Number of cycles decode is squashing
system.switch_cpus04.decode.SquashedInsts        50896                       # Number of squashed instructions handled by decode
system.switch_cpus04.decode.UnblockCycles     25150061                       # Number of cycles decode is unblocking
system.switch_cpus04.dtb.accesses                   0                       # DTB accesses
system.switch_cpus04.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus04.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.dtb.hits                       0                       # DTB hits
system.switch_cpus04.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus04.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus04.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus04.dtb.misses                     0                       # DTB misses
system.switch_cpus04.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus04.dtb.read_misses                0                       # DTB read misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus04.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus04.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus04.dtb.write_misses               0                       # DTB write misses
system.switch_cpus04.fetch.Branches          81539842                       # Number of branches that fetch encountered
system.switch_cpus04.fetch.CacheLines        52550452                       # Number of cache lines fetched
system.switch_cpus04.fetch.Cycles           540790932                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus04.fetch.IcacheSquashes       126032                       # Number of outstanding Icache misses that were squashed
system.switch_cpus04.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.switch_cpus04.fetch.Insts            431264600                       # Number of instructions fetch has processed
system.switch_cpus04.fetch.MiscStallCycles           53                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus04.fetch.SquashCycles       1841404                       # Number of cycles fetch has spent squashing
system.switch_cpus04.fetch.branchRate        0.137040                       # Number of branch fetches per cycle
system.switch_cpus04.fetch.icacheStallCycles     53295333                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus04.fetch.predictedBranches     39027624                       # Number of branches that fetch has predicted taken
system.switch_cpus04.fetch.rate              0.724805                       # Number of inst fetches per cycle
system.switch_cpus04.fetch.rateDist::samples    595007037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::mean     0.887584                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::stdev     2.250970                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::0      496249184     83.40%     83.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::1        8234938      1.38%     84.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::2       13013074      2.19%     86.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::3       10337497      1.74%     88.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::4        7750258      1.30%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::5        7109395      1.19%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::6        6779800      1.14%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::7        8644668      1.45%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::8       36888223      6.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.fetch.rateDist::total    595007037                       # Number of instructions fetched each cycle (Total)
system.switch_cpus04.idleCycles                   496                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus04.iew.branchMispredicts       875384                       # Number of branch mispredicts detected at execute
system.switch_cpus04.iew.exec_branches       70091343                       # Number of branches executed
system.switch_cpus04.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus04.iew.exec_rate           0.814407                       # Inst execution rate
system.switch_cpus04.iew.exec_refs          207582531                       # number of memory reference insts executed
system.switch_cpus04.iew.exec_stores         76329403                       # Number of stores executed
system.switch_cpus04.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus04.iew.iewBlockCycles      29883168                       # Number of cycles IEW is blocking
system.switch_cpus04.iew.iewDispLoadInsts    115274456                       # Number of dispatched load instructions
system.switch_cpus04.iew.iewDispNonSpecInsts       404395                       # Number of dispatched non-speculative instructions
system.switch_cpus04.iew.iewDispSquashedInsts        80382                       # Number of squashed instructions skipped by dispatch
system.switch_cpus04.iew.iewDispStoreInsts     83556050                       # Number of dispatched store instructions
system.switch_cpus04.iew.iewDispatchedInsts    490226630                       # Number of instructions dispatched to IQ
system.switch_cpus04.iew.iewExecLoadInsts    131253128                       # Number of load instructions executed
system.switch_cpus04.iew.iewExecSquashedInsts       621345                       # Number of squashed instructions skipped in execute
system.switch_cpus04.iew.iewExecutedInsts    484578491                       # Number of executed instructions
system.switch_cpus04.iew.iewIQFullEvents      1043094                       # Number of times the IQ has become full, causing a stall
system.switch_cpus04.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus04.iew.iewLSQFullEvents    145355144                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus04.iew.iewSquashCycles       868683                       # Number of cycles IEW is squashing
system.switch_cpus04.iew.iewUnblockCycles    146857649                       # Number of cycles IEW is unblocking
system.switch_cpus04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus04.iew.lsq.thread0.cacheBlocked       110480                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus04.iew.lsq.thread0.forwLoads      9180729                       # Number of loads that had data forwarded from stores
system.switch_cpus04.iew.lsq.thread0.ignoredResponses         1400                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus04.iew.lsq.thread0.memOrderViolation        12508                       # Number of memory ordering violations
system.switch_cpus04.iew.lsq.thread0.rescheduledLoads     22941728                       # Number of loads that were rescheduled
system.switch_cpus04.iew.lsq.thread0.squashedLoads     19622405                       # Number of loads squashed
system.switch_cpus04.iew.lsq.thread0.squashedStores     15100606                       # Number of stores squashed
system.switch_cpus04.iew.memOrderViolationEvents        12508                       # Number of memory order violations
system.switch_cpus04.iew.predictedNotTakenIncorrect       615983                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus04.iew.predictedTakenIncorrect       259401                       # Number of branches that were predicted taken incorrectly
system.switch_cpus04.iew.wb_consumers       500619134                       # num instructions consuming a value
system.switch_cpus04.iew.wb_count           460264921                       # cumulative count of insts written-back
system.switch_cpus04.iew.wb_fanout           0.538888                       # average fanout of values written-back
system.switch_cpus04.iew.wb_producers       269777566                       # num instructions producing a value
system.switch_cpus04.iew.wb_rate             0.773545                       # insts written-back per cycle
system.switch_cpus04.iew.wb_sent            460416926                       # cumulative count of insts sent to commit
system.switch_cpus04.int_regfile_reads      591835792                       # number of integer regfile reads
system.switch_cpus04.int_regfile_writes     338380461                       # number of integer regfile writes
system.switch_cpus04.ipc                     0.556119                       # IPC: Instructions Per Cycle
system.switch_cpus04.ipc_total               0.556119                       # IPC: Total IPC of All Threads
system.switch_cpus04.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IntAlu    262597146     54.12%     54.12% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IntMult     14734237      3.04%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IntDiv         1332      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAddAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShift            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAes            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdAesMix            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::SimdPredAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::MemRead    131461774     27.09%     84.25% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::MemWrite     76405347     15.75%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus04.iq.FU_type_0::total    485199836                       # Type of FU issued
system.switch_cpus04.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus04.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus04.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus04.iq.fu_busy_cnt           9853748                       # FU busy when requested
system.switch_cpus04.iq.fu_busy_rate         0.020309                       # FU busy rate (busy events/executed inst)
system.switch_cpus04.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IntAlu        429263      4.36%      4.36% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IntMult        88619      0.90%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IntDiv             0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatAdd            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatCmp            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatCvt            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMult            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMultAcc            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatDiv            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMisc            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatSqrt            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAdd            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAddAcc            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAlu            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdCmp            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdCvt            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdMisc            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdMult            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdMultAcc            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShift            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShiftAcc            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdDiv            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSqrt            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatAdd            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatAlu            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatCmp            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatCvt            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatDiv            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatMisc            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatMult            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatSqrt            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdReduceAdd            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdReduceAlu            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdReduceCmp            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAes            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdAesMix            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha1Hash            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha1Hash2            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha256Hash            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdSha256Hash2            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShaSigma2            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdShaSigma3            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::SimdPredAlu            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::MemRead      7506275     76.18%     81.43% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::MemWrite      1829591     18.57%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus04.iq.int_alu_accesses    475644459                       # Number of integer alu accesses
system.switch_cpus04.iq.int_inst_queue_reads   1536632094                       # Number of integer instruction queue reads
system.switch_cpus04.iq.int_inst_queue_wakeup_accesses    443821724                       # Number of integer instruction queue wakeup accesses
system.switch_cpus04.iq.int_inst_queue_writes    550597569                       # Number of integer instruction queue writes
system.switch_cpus04.iq.iqInstsAdded        489819820                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus04.iq.iqInstsIssued       485199836                       # Number of instructions issued
system.switch_cpus04.iq.iqNonSpecInstsAdded       406810                       # Number of non-speculative instructions added to the IQ
system.switch_cpus04.iq.iqSquashedInstsExamined     84933686                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus04.iq.iqSquashedInstsIssued       181895                       # Number of squashed instructions issued
system.switch_cpus04.iq.iqSquashedNonSpecRemoved        46590                       # Number of squashed non-spec instructions that were removed
system.switch_cpus04.iq.iqSquashedOperandsExamined     58481680                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus04.iq.issued_per_cycle::samples    595007037                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::mean     0.815452                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::stdev     1.680306                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::0    429274564     72.15%     72.15% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::1     54099822      9.09%     81.24% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::2     33511908      5.63%     86.87% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::3     21571190      3.63%     90.50% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::4     22181261      3.73%     94.22% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::5     14442546      2.43%     96.65% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::6      8417175      1.41%     98.07% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::7      4146764      0.70%     98.76% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::8      7361807      1.24%    100.00% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus04.iq.issued_per_cycle::total    595007037                       # Number of insts issued each cycle
system.switch_cpus04.iq.rate                 0.815452                       # Inst issue rate
system.switch_cpus04.iq.vec_alu_accesses     19409125                       # Number of vector alu accesses
system.switch_cpus04.iq.vec_inst_queue_reads     38810258                       # Number of vector instruction queue reads
system.switch_cpus04.iq.vec_inst_queue_wakeup_accesses     16443197                       # Number of vector instruction queue wakeup accesses
system.switch_cpus04.iq.vec_inst_queue_writes     24574211                       # Number of vector instruction queue writes
system.switch_cpus04.itb.accesses                   0                       # DTB accesses
system.switch_cpus04.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus04.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.itb.hits                       0                       # DTB hits
system.switch_cpus04.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus04.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus04.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus04.itb.misses                     0                       # DTB misses
system.switch_cpus04.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus04.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus04.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.memDep0.conflictingLoads     22312356                       # Number of conflicting loads.
system.switch_cpus04.memDep0.conflictingStores     16068928                       # Number of conflicting stores.
system.switch_cpus04.memDep0.insertedLoads    115274456                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus04.memDep0.insertedStores     83556050                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus04.misc_regfile_reads     587049014                       # number of misc regfile reads
system.switch_cpus04.misc_regfile_writes      1435275                       # number of misc regfile writes
system.switch_cpus04.numCycles              595007533                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.quiesceCycles                940                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus04.rename.BlockCycles     191298419                       # Number of cycles rename is blocking
system.switch_cpus04.rename.CommittedMaps    413324513                       # Number of HB maps that are committed
system.switch_cpus04.rename.IQFullEvents     20610144                       # Number of times rename has blocked due to IQ full
system.switch_cpus04.rename.IdleCycles       32744197                       # Number of cycles rename is idle
system.switch_cpus04.rename.LQFullEvents    209486526                       # Number of times rename has blocked due to LQ full
system.switch_cpus04.rename.ROBFullEvents       170481                       # Number of times rename has blocked due to ROB full
system.switch_cpus04.rename.RenameLookups    801789981                       # Number of register rename lookups that rename has made
system.switch_cpus04.rename.RenamedInsts    493262978                       # Number of instructions processed by rename
system.switch_cpus04.rename.RenamedOperands    502830989                       # Number of destination operands rename has renamed
system.switch_cpus04.rename.RunCycles        58390162                       # Number of cycles rename is running
system.switch_cpus04.rename.SQFullEvents     46222741                       # Number of times rename has blocked due to SQ full
system.switch_cpus04.rename.SquashCycles       868683                       # Number of cycles rename is squashing
system.switch_cpus04.rename.UnblockCycles    272063716                       # Number of cycles rename is unblocking
system.switch_cpus04.rename.UndoneMaps       89506334                       # Number of HB maps that are undone due to squashing
system.switch_cpus04.rename.int_rename_lookups    608784880                       # Number of integer rename lookups
system.switch_cpus04.rename.serializeStallCycles     39641850                       # count of cycles rename stalled for serializing inst
system.switch_cpus04.rename.serializingInsts       424956                       # count of serializing insts renamed
system.switch_cpus04.rename.skidInsts       139319675                       # count of insts added to the skid buffer
system.switch_cpus04.rename.tempSerializingInsts       410626                       # count of temporary serializing insts renamed
system.switch_cpus04.rename.vec_rename_lookups     13686432                       # Number of vector rename lookups
system.switch_cpus04.rob.rob_reads         1043478860                       # The number of ROB reads
system.switch_cpus04.rob.rob_writes         993116287                       # The number of ROB writes
system.switch_cpus04.timesIdled                    30                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus04.vec_regfile_reads       10962319                       # number of vector regfile reads
system.switch_cpus04.vec_regfile_writes       5482623                       # number of vector regfile writes
system.switch_cpus05.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus05.branchPred.BTBHitPct    98.496764                       # BTB Hit Percentage
system.switch_cpus05.branchPred.BTBHits      34945585                       # Number of BTB hits
system.switch_cpus05.branchPred.BTBLookups     35478917                       # Number of BTB lookups
system.switch_cpus05.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus05.branchPred.condIncorrect       910888                       # Number of conditional branches incorrect
system.switch_cpus05.branchPred.condPredicted     73122860                       # Number of conditional branches predicted
system.switch_cpus05.branchPred.indirectHits       125033                       # Number of indirect target hits.
system.switch_cpus05.branchPred.indirectLookups       153006                       # Number of indirect predictor lookups.
system.switch_cpus05.branchPred.indirectMisses        27973                       # Number of indirect misses.
system.switch_cpus05.branchPred.lookups      81550072                       # Number of BP lookups
system.switch_cpus05.branchPred.usedRAS       3960676                       # Number of times the RAS was used to get a target.
system.switch_cpus05.branchPredindirectMispredicted           65                       # Number of mispredicted indirect branches.
system.switch_cpus05.cc_regfile_reads       126848787                       # number of cc regfile reads
system.switch_cpus05.cc_regfile_writes      126610155                       # number of cc regfile writes
system.switch_cpus05.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus05.commit.branchMispredicts       858943                       # The number of times a branch was mispredicted
system.switch_cpus05.commit.branches         63753277                       # Number of branches committed
system.switch_cpus05.commit.bw_lim_events     31373966                       # number cycles where commit BW limit reached
system.switch_cpus05.commit.commitNonSpecStalls       357907                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus05.commit.commitSquashedInsts     85482267                       # The number of squashed insts skipped by commit
system.switch_cpus05.commit.committedInsts    331091951                       # Number of instructions committed
system.switch_cpus05.commit.committedOps    405542896                       # Number of ops (including micro ops) committed
system.switch_cpus05.commit.committed_per_cycle::samples    583877475                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::mean     0.694568                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::stdev     2.002060                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::0    494454886     84.68%     84.68% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::1     22852408      3.91%     88.60% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::2     11911046      2.04%     90.64% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::3      5974750      1.02%     91.66% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::4      5852811      1.00%     92.66% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::5      6167924      1.06%     93.72% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::6      1326234      0.23%     93.95% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::7      3963450      0.68%     94.63% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::8     31373966      5.37%    100.00% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus05.commit.committed_per_cycle::total    583877475                       # Number of insts commited each cycle
system.switch_cpus05.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus05.commit.function_calls      2896295                       # Number of function calls committed.
system.switch_cpus05.commit.int_insts       370120131                       # Number of committed integer instructions.
system.switch_cpus05.commit.loads            95723763                       # Number of loads committed
system.switch_cpus05.commit.membars            495160                       # Number of memory barriers committed
system.switch_cpus05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IntAlu    228420698     56.32%     56.32% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IntMult     12898280      3.18%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IntDiv         1406      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAddAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShift            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShiftAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdReduceAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAes            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdAesMix            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha1Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha256Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShaSigma2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdShaSigma3            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::SimdPredAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::MemRead     95723763     23.60%     83.11% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::MemWrite     68498749     16.89%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus05.commit.op_class_0::total    405542896                       # Class of committed instruction
system.switch_cpus05.commit.refs            164222512                       # Number of memory references committed
system.switch_cpus05.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus05.commit.vec_insts        16395177                       # Number of committed Vector instructions.
system.switch_cpus05.committedInsts         331091951                       # Number of Instructions Simulated
system.switch_cpus05.committedOps           405542896                       # Number of Ops (including micro ops) Simulated
system.switch_cpus05.cpi                     1.797106                       # CPI: Cycles Per Instruction
system.switch_cpus05.cpi_total               1.797106                       # CPI: Total CPI of All Threads
system.switch_cpus05.decode.BlockedCycles    502029717                       # Number of cycles decode is blocked
system.switch_cpus05.decode.BranchMispred        51971                       # Number of times decode detected a branch misprediction
system.switch_cpus05.decode.BranchResolved     33333609                       # Number of times decode resolved a branch
system.switch_cpus05.decode.DecodedInsts    499048873                       # Number of instructions handled by decode
system.switch_cpus05.decode.IdleCycles       23082153                       # Number of cycles decode is idle
system.switch_cpus05.decode.RunCycles        43863021                       # Number of cycles decode is running
system.switch_cpus05.decode.SquashCycles       866488                       # Number of cycles decode is squashing
system.switch_cpus05.decode.SquashedInsts        48899                       # Number of squashed instructions handled by decode
system.switch_cpus05.decode.UnblockCycles     25165408                       # Number of cycles decode is unblocking
system.switch_cpus05.dtb.accesses                   0                       # DTB accesses
system.switch_cpus05.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus05.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.dtb.hits                       0                       # DTB hits
system.switch_cpus05.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus05.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus05.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus05.dtb.misses                     0                       # DTB misses
system.switch_cpus05.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus05.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.fetch.Branches          81550072                       # Number of branches that fetch encountered
system.switch_cpus05.fetch.CacheLines        52538927                       # Number of cache lines fetched
system.switch_cpus05.fetch.Cycles           540806348                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus05.fetch.IcacheSquashes       125542                       # Number of outstanding Icache misses that were squashed
system.switch_cpus05.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus05.fetch.Insts            431240972                       # Number of instructions fetch has processed
system.switch_cpus05.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus05.fetch.SquashCycles       1836866                       # Number of cycles fetch has spent squashing
system.switch_cpus05.fetch.branchRate        0.137057                       # Number of branch fetches per cycle
system.switch_cpus05.fetch.icacheStallCycles     53281993                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus05.fetch.predictedBranches     39031294                       # Number of branches that fetch has predicted taken
system.switch_cpus05.fetch.rate              0.724766                       # Number of inst fetches per cycle
system.switch_cpus05.fetch.rateDist::samples    595006789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::mean     0.887517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::stdev     2.250898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::0      496254175     83.40%     83.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::1        8236518      1.38%     84.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::2       13017041      2.19%     86.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::3       10330733      1.74%     88.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::4        7752513      1.30%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::5        7103534      1.19%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::6        6779746      1.14%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::7        8650433      1.45%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::8       36882096      6.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.fetch.rateDist::total    595006789                       # Number of instructions fetched each cycle (Total)
system.switch_cpus05.idleCycles                   432                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus05.iew.branchMispredicts       872890                       # Number of branch mispredicts detected at execute
system.switch_cpus05.iew.exec_branches       70114024                       # Number of branches executed
system.switch_cpus05.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus05.iew.exec_rate           0.814621                       # Inst execution rate
system.switch_cpus05.iew.exec_refs          207662412                       # number of memory reference insts executed
system.switch_cpus05.iew.exec_stores         76350095                       # Number of stores executed
system.switch_cpus05.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus05.iew.iewBlockCycles      30035068                       # Number of cycles IEW is blocking
system.switch_cpus05.iew.iewDispLoadInsts    115299232                       # Number of dispatched load instructions
system.switch_cpus05.iew.iewDispNonSpecInsts       401896                       # Number of dispatched non-speculative instructions
system.switch_cpus05.iew.iewDispSquashedInsts        81154                       # Number of squashed instructions skipped by dispatch
system.switch_cpus05.iew.iewDispStoreInsts     83553786                       # Number of dispatched store instructions
system.switch_cpus05.iew.iewDispatchedInsts    490274496                       # Number of instructions dispatched to IQ
system.switch_cpus05.iew.iewExecLoadInsts    131312317                       # Number of load instructions executed
system.switch_cpus05.iew.iewExecSquashedInsts       613004                       # Number of squashed instructions skipped in execute
system.switch_cpus05.iew.iewExecutedInsts    484705243                       # Number of executed instructions
system.switch_cpus05.iew.iewIQFullEvents      1048735                       # Number of times the IQ has become full, causing a stall
system.switch_cpus05.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus05.iew.iewLSQFullEvents    144901708                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus05.iew.iewSquashCycles       866488                       # Number of cycles IEW is squashing
system.switch_cpus05.iew.iewUnblockCycles    146411273                       # Number of cycles IEW is unblocking
system.switch_cpus05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus05.iew.lsq.thread0.cacheBlocked       110015                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus05.iew.lsq.thread0.forwLoads      9184691                       # Number of loads that had data forwarded from stores
system.switch_cpus05.iew.lsq.thread0.ignoredResponses         1389                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus05.iew.lsq.thread0.memOrderViolation        12604                       # Number of memory ordering violations
system.switch_cpus05.iew.lsq.thread0.rescheduledLoads     22959156                       # Number of loads that were rescheduled
system.switch_cpus05.iew.lsq.thread0.squashedLoads     19575453                       # Number of loads squashed
system.switch_cpus05.iew.lsq.thread0.squashedStores     15055017                       # Number of stores squashed
system.switch_cpus05.iew.memOrderViolationEvents        12604                       # Number of memory order violations
system.switch_cpus05.iew.predictedNotTakenIncorrect       615082                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus05.iew.predictedTakenIncorrect       257808                       # Number of branches that were predicted taken incorrectly
system.switch_cpus05.iew.wb_consumers       500815261                       # num instructions consuming a value
system.switch_cpus05.iew.wb_count           460377174                       # cumulative count of insts written-back
system.switch_cpus05.iew.wb_fanout           0.538820                       # average fanout of values written-back
system.switch_cpus05.iew.wb_producers       269849516                       # num instructions producing a value
system.switch_cpus05.iew.wb_rate             0.773734                       # insts written-back per cycle
system.switch_cpus05.iew.wb_sent            460527616                       # cumulative count of insts sent to commit
system.switch_cpus05.int_regfile_reads      591996211                       # number of integer regfile reads
system.switch_cpus05.int_regfile_writes     338446163                       # number of integer regfile writes
system.switch_cpus05.ipc                     0.556450                       # IPC: Instructions Per Cycle
system.switch_cpus05.ipc_total               0.556450                       # IPC: Total IPC of All Threads
system.switch_cpus05.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IntAlu    262628096     54.11%     54.11% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IntMult     14744476      3.04%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IntDiv         1406      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAddAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShift            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAes            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdAesMix            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::SimdPredAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::MemRead    131519811     27.10%     84.25% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::MemWrite     76424459     15.75%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus05.iq.FU_type_0::total    485318248                       # Type of FU issued
system.switch_cpus05.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus05.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus05.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus05.iq.fu_busy_cnt           9863595                       # FU busy when requested
system.switch_cpus05.iq.fu_busy_rate         0.020324                       # FU busy rate (busy events/executed inst)
system.switch_cpus05.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IntAlu        427855      4.34%      4.34% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IntMult        89590      0.91%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IntDiv             0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatAdd            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatCmp            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatCvt            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMult            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMultAcc            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatDiv            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMisc            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatSqrt            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAdd            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAddAcc            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAlu            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdCmp            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdCvt            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdMisc            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdMult            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdMultAcc            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShift            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShiftAcc            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdDiv            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSqrt            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatAdd            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatAlu            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatCmp            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatCvt            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatDiv            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatMisc            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatMult            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatSqrt            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdReduceAdd            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdReduceAlu            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdReduceCmp            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAes            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdAesMix            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha1Hash            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha1Hash2            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha256Hash            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdSha256Hash2            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShaSigma2            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdShaSigma3            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::SimdPredAlu            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::MemRead      7515207     76.19%     81.44% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::MemWrite      1830943     18.56%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus05.iq.int_alu_accesses    475755384                       # Number of integer alu accesses
system.switch_cpus05.iq.int_inst_queue_reads   1536841202                       # Number of integer instruction queue reads
system.switch_cpus05.iq.int_inst_queue_wakeup_accesses    443918638                       # Number of integer instruction queue wakeup accesses
system.switch_cpus05.iq.int_inst_queue_writes    550459155                       # Number of integer instruction queue writes
system.switch_cpus05.iq.iqInstsAdded        489869968                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus05.iq.iqInstsIssued       485318248                       # Number of instructions issued
system.switch_cpus05.iq.iqNonSpecInstsAdded       404528                       # Number of non-speculative instructions added to the IQ
system.switch_cpus05.iq.iqSquashedInstsExamined     84731525                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus05.iq.iqSquashedInstsIssued       178729                       # Number of squashed instructions issued
system.switch_cpus05.iq.iqSquashedNonSpecRemoved        46621                       # Number of squashed non-spec instructions that were removed
system.switch_cpus05.iq.iqSquashedOperandsExamined     58354089                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus05.iq.issued_per_cycle::samples    595006789                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::mean     0.815652                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::stdev     1.680570                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::0    429230933     72.14%     72.14% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::1     54140966      9.10%     81.24% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::2     33501927      5.63%     86.87% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::3     21561258      3.62%     90.49% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::4     22196367      3.73%     94.22% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::5     14433748      2.43%     96.65% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::6      8424958      1.42%     98.06% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::7      4147358      0.70%     98.76% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::8      7369274      1.24%    100.00% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus05.iq.issued_per_cycle::total    595006789                       # Number of insts issued each cycle
system.switch_cpus05.iq.rate                 0.815651                       # Inst issue rate
system.switch_cpus05.iq.vec_alu_accesses     19426459                       # Number of vector alu accesses
system.switch_cpus05.iq.vec_inst_queue_reads     38844406                       # Number of vector instruction queue reads
system.switch_cpus05.iq.vec_inst_queue_wakeup_accesses     16458536                       # Number of vector instruction queue wakeup accesses
system.switch_cpus05.iq.vec_inst_queue_writes     24558417                       # Number of vector instruction queue writes
system.switch_cpus05.itb.accesses                   0                       # DTB accesses
system.switch_cpus05.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus05.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.itb.hits                       0                       # DTB hits
system.switch_cpus05.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus05.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus05.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus05.itb.misses                     0                       # DTB misses
system.switch_cpus05.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus05.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus05.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.memDep0.conflictingLoads     22374190                       # Number of conflicting loads.
system.switch_cpus05.memDep0.conflictingStores     16076495                       # Number of conflicting stores.
system.switch_cpus05.memDep0.insertedLoads    115299232                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus05.memDep0.insertedStores     83553786                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus05.misc_regfile_reads     587283327                       # number of misc regfile reads
system.switch_cpus05.misc_regfile_writes      1425830                       # number of misc regfile writes
system.switch_cpus05.numCycles              595007221                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.quiesceCycles               1253                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus05.rename.BlockCycles     190709797                       # Number of cycles rename is blocking
system.switch_cpus05.rename.CommittedMaps    413574984                       # Number of HB maps that are committed
system.switch_cpus05.rename.IQFullEvents     20608425                       # Number of times rename has blocked due to IQ full
system.switch_cpus05.rename.IdleCycles       32730668                       # Number of cycles rename is idle
system.switch_cpus05.rename.LQFullEvents    209883207                       # Number of times rename has blocked due to LQ full
system.switch_cpus05.rename.ROBFullEvents       176377                       # Number of times rename has blocked due to ROB full
system.switch_cpus05.rename.RenameLookups    801859251                       # Number of register rename lookups that rename has made
system.switch_cpus05.rename.RenamedInsts    493288588                       # Number of instructions processed by rename
system.switch_cpus05.rename.RenamedOperands    502877158                       # Number of destination operands rename has renamed
system.switch_cpus05.rename.RunCycles        58381271                       # Number of cycles rename is running
system.switch_cpus05.rename.SQFullEvents     46608049                       # Number of times rename has blocked due to SQ full
system.switch_cpus05.rename.SquashCycles       866488                       # Number of cycles rename is squashing
system.switch_cpus05.rename.UnblockCycles    272879654                       # Number of cycles rename is unblocking
system.switch_cpus05.rename.UndoneMaps       89302095                       # Number of HB maps that are undone due to squashing
system.switch_cpus05.rename.int_rename_lookups    608820242                       # Number of integer rename lookups
system.switch_cpus05.rename.serializeStallCycles     39438909                       # count of cycles rename stalled for serializing inst
system.switch_cpus05.rename.serializingInsts       422577                       # count of serializing insts renamed
system.switch_cpus05.rename.skidInsts       139401592                       # count of insts added to the skid buffer
system.switch_cpus05.rename.tempSerializingInsts       408319                       # count of temporary serializing insts renamed
system.switch_cpus05.rename.vec_rename_lookups     13685614                       # Number of vector rename lookups
system.switch_cpus05.rob.rob_reads         1043525535                       # The number of ROB reads
system.switch_cpus05.rob.rob_writes         993181425                       # The number of ROB writes
system.switch_cpus05.timesIdled                    28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus05.vec_regfile_reads       10972559                       # number of vector regfile reads
system.switch_cpus05.vec_regfile_writes       5487796                       # number of vector regfile writes
system.switch_cpus06.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus06.branchPred.BTBHitPct    98.624695                       # BTB Hit Percentage
system.switch_cpus06.branchPred.BTBHits      34981780                       # Number of BTB hits
system.switch_cpus06.branchPred.BTBLookups     35469595                       # Number of BTB lookups
system.switch_cpus06.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus06.branchPred.condIncorrect       912050                       # Number of conditional branches incorrect
system.switch_cpus06.branchPred.condPredicted     73209568                       # Number of conditional branches predicted
system.switch_cpus06.branchPred.indirectHits       122521                       # Number of indirect target hits.
system.switch_cpus06.branchPred.indirectLookups       157402                       # Number of indirect predictor lookups.
system.switch_cpus06.branchPred.indirectMisses        34881                       # Number of indirect misses.
system.switch_cpus06.branchPred.lookups      81637552                       # Number of BP lookups
system.switch_cpus06.branchPred.usedRAS       3963376                       # Number of times the RAS was used to get a target.
system.switch_cpus06.branchPredindirectMispredicted           67                       # Number of mispredicted indirect branches.
system.switch_cpus06.cc_regfile_reads       126898296                       # number of cc regfile reads
system.switch_cpus06.cc_regfile_writes      126661125                       # number of cc regfile writes
system.switch_cpus06.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus06.commit.branchMispredicts       860999                       # The number of times a branch was mispredicted
system.switch_cpus06.commit.branches         63772209                       # Number of branches committed
system.switch_cpus06.commit.bw_lim_events     31440200                       # number cycles where commit BW limit reached
system.switch_cpus06.commit.commitNonSpecStalls       353968                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus06.commit.commitSquashedInsts     85720474                       # The number of squashed insts skipped by commit
system.switch_cpus06.commit.committedInsts    331204352                       # Number of instructions committed
system.switch_cpus06.commit.committedOps    405688975                       # Number of ops (including micro ops) committed
system.switch_cpus06.commit.committed_per_cycle::samples    583845485                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::mean     0.694857                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::stdev     2.003309                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::0    494522702     84.70%     84.70% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::1     22787215      3.90%     88.60% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::2     11870165      2.03%     90.64% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::3      5944162      1.02%     91.66% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::4      5843240      1.00%     92.66% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::5      6161619      1.06%     93.71% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::6      1306985      0.22%     93.94% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::7      3969197      0.68%     94.61% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::8     31440200      5.39%    100.00% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus06.commit.committed_per_cycle::total    583845485                       # Number of insts commited each cycle
system.switch_cpus06.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus06.commit.function_calls      2896822                       # Number of function calls committed.
system.switch_cpus06.commit.int_insts       370254383                       # Number of committed integer instructions.
system.switch_cpus06.commit.loads            95779911                       # Number of loads committed
system.switch_cpus06.commit.membars            488965                       # Number of memory barriers committed
system.switch_cpus06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IntAlu    228474595     56.32%     56.32% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IntMult     12914775      3.18%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IntDiv         1350      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAlu            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShift            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShiftAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatAlu            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdReduceAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdReduceAlu            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdReduceCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAes            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdAesMix            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha1Hash            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha256Hash            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShaSigma2            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdShaSigma3            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::SimdPredAlu            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::MemRead     95779911     23.61%     83.11% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::MemWrite     68518344     16.89%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus06.commit.op_class_0::total    405688975                       # Class of committed instruction
system.switch_cpus06.commit.refs            164298255                       # Number of memory references committed
system.switch_cpus06.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus06.commit.vec_insts        16407785                       # Number of committed Vector instructions.
system.switch_cpus06.committedInsts         331204352                       # Number of Instructions Simulated
system.switch_cpus06.committedOps           405688975                       # Number of Ops (including micro ops) Simulated
system.switch_cpus06.cpi                     1.796492                       # CPI: Cycles Per Instruction
system.switch_cpus06.cpi_total               1.796492                       # CPI: Total CPI of All Threads
system.switch_cpus06.decode.BlockedCycles    502068789                       # Number of cycles decode is blocked
system.switch_cpus06.decode.BranchMispred        51081                       # Number of times decode detected a branch misprediction
system.switch_cpus06.decode.BranchResolved     33362925                       # Number of times decode resolved a branch
system.switch_cpus06.decode.DecodedInsts    499487621                       # Number of instructions handled by decode
system.switch_cpus06.decode.IdleCycles       23030046                       # Number of cycles decode is idle
system.switch_cpus06.decode.RunCycles        43781576                       # Number of cycles decode is running
system.switch_cpus06.decode.SquashCycles       868529                       # Number of cycles decode is squashing
system.switch_cpus06.decode.SquashedInsts        49396                       # Number of squashed instructions handled by decode
system.switch_cpus06.decode.UnblockCycles     25256444                       # Number of cycles decode is unblocking
system.switch_cpus06.dtb.accesses                   0                       # DTB accesses
system.switch_cpus06.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus06.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.dtb.hits                       0                       # DTB hits
system.switch_cpus06.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus06.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus06.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus06.dtb.misses                     0                       # DTB misses
system.switch_cpus06.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus06.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.fetch.Branches          81637552                       # Number of branches that fetch encountered
system.switch_cpus06.fetch.CacheLines        52565157                       # Number of cache lines fetched
system.switch_cpus06.fetch.Cycles           540777309                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus06.fetch.IcacheSquashes       125356                       # Number of outstanding Icache misses that were squashed
system.switch_cpus06.fetch.Insts            431675153                       # Number of instructions fetch has processed
system.switch_cpus06.fetch.SquashCycles       1839160                       # Number of cycles fetch has spent squashing
system.switch_cpus06.fetch.branchRate        0.137205                       # Number of branch fetches per cycle
system.switch_cpus06.fetch.icacheStallCycles     53308501                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus06.fetch.predictedBranches     39067677                       # Number of branches that fetch has predicted taken
system.switch_cpus06.fetch.rate              0.725497                       # Number of inst fetches per cycle
system.switch_cpus06.fetch.rateDist::samples    595005390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::mean     0.888385                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::stdev     2.251766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::0      496149901     83.39%     83.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::1        8238781      1.38%     84.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::2       13040256      2.19%     86.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::3       10344883      1.74%     88.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::4        7769474      1.31%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::5        7096327      1.19%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::6        6797205      1.14%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::7        8651333      1.45%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::8       36917230      6.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.fetch.rateDist::total    595005390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus06.idleCycles                   637                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus06.iew.branchMispredicts       875064                       # Number of branch mispredicts detected at execute
system.switch_cpus06.iew.exec_branches       70135545                       # Number of branches executed
system.switch_cpus06.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus06.iew.exec_rate           0.815165                       # Inst execution rate
system.switch_cpus06.iew.exec_refs          207863767                       # number of memory reference insts executed
system.switch_cpus06.iew.exec_stores         76387303                       # Number of stores executed
system.switch_cpus06.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus06.iew.iewBlockCycles      30115162                       # Number of cycles IEW is blocking
system.switch_cpus06.iew.iewDispLoadInsts    115414859                       # Number of dispatched load instructions
system.switch_cpus06.iew.iewDispNonSpecInsts       397085                       # Number of dispatched non-speculative instructions
system.switch_cpus06.iew.iewDispSquashedInsts        74919                       # Number of squashed instructions skipped by dispatch
system.switch_cpus06.iew.iewDispStoreInsts     83610408                       # Number of dispatched store instructions
system.switch_cpus06.iew.iewDispatchedInsts    490659115                       # Number of instructions dispatched to IQ
system.switch_cpus06.iew.iewExecLoadInsts    131476464                       # Number of load instructions executed
system.switch_cpus06.iew.iewExecSquashedInsts       614878                       # Number of squashed instructions skipped in execute
system.switch_cpus06.iew.iewExecutedInsts    485028199                       # Number of executed instructions
system.switch_cpus06.iew.iewIQFullEvents      1032802                       # Number of times the IQ has become full, causing a stall
system.switch_cpus06.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus06.iew.iewLSQFullEvents    144890021                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus06.iew.iewSquashCycles       868529                       # Number of cycles IEW is squashing
system.switch_cpus06.iew.iewUnblockCycles    146389477                       # Number of cycles IEW is unblocking
system.switch_cpus06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus06.iew.lsq.thread0.cacheBlocked       109616                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus06.iew.lsq.thread0.forwLoads      9193987                       # Number of loads that had data forwarded from stores
system.switch_cpus06.iew.lsq.thread0.ignoredResponses         1416                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus06.iew.lsq.thread0.memOrderViolation        12610                       # Number of memory ordering violations
system.switch_cpus06.iew.lsq.thread0.rescheduledLoads     23040730                       # Number of loads that were rescheduled
system.switch_cpus06.iew.lsq.thread0.squashedLoads     19634926                       # Number of loads squashed
system.switch_cpus06.iew.lsq.thread0.squashedStores     15092045                       # Number of stores squashed
system.switch_cpus06.iew.memOrderViolationEvents        12610                       # Number of memory order violations
system.switch_cpus06.iew.predictedNotTakenIncorrect       617314                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus06.iew.predictedTakenIncorrect       257750                       # Number of branches that were predicted taken incorrectly
system.switch_cpus06.iew.wb_consumers       501190170                       # num instructions consuming a value
system.switch_cpus06.iew.wb_count           460613626                       # cumulative count of insts written-back
system.switch_cpus06.iew.wb_fanout           0.538789                       # average fanout of values written-back
system.switch_cpus06.iew.wb_producers       270035518                       # num instructions producing a value
system.switch_cpus06.iew.wb_rate             0.774133                       # insts written-back per cycle
system.switch_cpus06.iew.wb_sent            460764855                       # cumulative count of insts sent to commit
system.switch_cpus06.int_regfile_reads      592396558                       # number of integer regfile reads
system.switch_cpus06.int_regfile_writes     338643199                       # number of integer regfile writes
system.switch_cpus06.ipc                     0.556640                       # IPC: Instructions Per Cycle
system.switch_cpus06.ipc_total               0.556640                       # IPC: Total IPC of All Threads
system.switch_cpus06.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IntAlu    262730173     54.10%     54.10% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IntMult     14764651      3.04%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IntDiv         1350      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatCvt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMult            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMultAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatDiv            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMisc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatSqrt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAddAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdCvt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdMisc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdMult            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdMultAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShift            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdDiv            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSqrt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatMult            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAes            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdAesMix            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::SimdPredAlu            0      0.00%     57.14% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::MemRead    131684527     27.12%     84.26% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::MemWrite     76462378     15.74%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus06.iq.FU_type_0::total    485643079                       # Type of FU issued
system.switch_cpus06.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus06.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus06.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus06.iq.fu_busy_cnt           9864426                       # FU busy when requested
system.switch_cpus06.iq.fu_busy_rate         0.020312                       # FU busy rate (busy events/executed inst)
system.switch_cpus06.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IntAlu        417848      4.24%      4.24% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IntMult        89787      0.91%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IntDiv             0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatAdd            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatCmp            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatCvt            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMult            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMultAcc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatDiv            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMisc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatSqrt            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAdd            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAddAcc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAlu            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdCmp            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdCvt            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdMisc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdMult            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdMultAcc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShift            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShiftAcc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdDiv            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSqrt            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatAdd            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatAlu            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatCmp            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatCvt            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatDiv            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatMisc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatMult            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatSqrt            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdReduceAdd            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdReduceAlu            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdReduceCmp            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAes            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdAesMix            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha1Hash            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha1Hash2            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha256Hash            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdSha256Hash2            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShaSigma2            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdShaSigma3            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::SimdPredAlu            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::MemRead      7531556     76.35%     81.50% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::MemWrite      1825235     18.50%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus06.iq.int_alu_accesses    476067987                       # Number of integer alu accesses
system.switch_cpus06.iq.int_inst_queue_reads   1537465226                       # Number of integer instruction queue reads
system.switch_cpus06.iq.int_inst_queue_wakeup_accesses    444142819                       # Number of integer instruction queue wakeup accesses
system.switch_cpus06.iq.int_inst_queue_writes    551050269                       # Number of integer instruction queue writes
system.switch_cpus06.iq.iqInstsAdded        490259569                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus06.iq.iqInstsIssued       485643079                       # Number of instructions issued
system.switch_cpus06.iq.iqNonSpecInstsAdded       399546                       # Number of non-speculative instructions added to the IQ
system.switch_cpus06.iq.iqSquashedInstsExamined     84970011                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus06.iq.iqSquashedInstsIssued       179836                       # Number of squashed instructions issued
system.switch_cpus06.iq.iqSquashedNonSpecRemoved        45577                       # Number of squashed non-spec instructions that were removed
system.switch_cpus06.iq.iqSquashedOperandsExamined     58624452                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus06.iq.issued_per_cycle::samples    595005390                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::mean     0.816199                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::stdev     1.681118                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::0    429114810     72.12%     72.12% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::1     54188655      9.11%     81.23% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::2     33538546      5.64%     86.86% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::3     21566065      3.62%     90.49% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::4     22169729      3.73%     94.21% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::5     14489974      2.44%     96.65% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::6      8404317      1.41%     98.06% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::7      4141903      0.70%     98.76% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::8      7391391      1.24%    100.00% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus06.iq.issued_per_cycle::total    595005390                       # Number of insts issued each cycle
system.switch_cpus06.iq.rate                 0.816199                       # Inst issue rate
system.switch_cpus06.iq.vec_alu_accesses     19439518                       # Number of vector alu accesses
system.switch_cpus06.iq.vec_inst_queue_reads     38870582                       # Number of vector instruction queue reads
system.switch_cpus06.iq.vec_inst_queue_wakeup_accesses     16470807                       # Number of vector instruction queue wakeup accesses
system.switch_cpus06.iq.vec_inst_queue_writes     24590387                       # Number of vector instruction queue writes
system.switch_cpus06.itb.accesses                   0                       # DTB accesses
system.switch_cpus06.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus06.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.itb.hits                       0                       # DTB hits
system.switch_cpus06.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus06.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus06.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus06.itb.misses                     0                       # DTB misses
system.switch_cpus06.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus06.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus06.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.memDep0.conflictingLoads     22324583                       # Number of conflicting loads.
system.switch_cpus06.memDep0.conflictingStores     16004320                       # Number of conflicting stores.
system.switch_cpus06.memDep0.insertedLoads    115414859                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus06.memDep0.insertedStores     83610408                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus06.misc_regfile_reads     587642060                       # number of misc regfile reads
system.switch_cpus06.misc_regfile_writes      1410245                       # number of misc regfile writes
system.switch_cpus06.numCycles              595006027                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.quiesceCycles               2447                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus06.rename.BlockCycles     190826776                       # Number of cycles rename is blocking
system.switch_cpus06.rename.CommittedMaps    413732600                       # Number of HB maps that are committed
system.switch_cpus06.rename.IQFullEvents     20661700                       # Number of times rename has blocked due to IQ full
system.switch_cpus06.rename.IdleCycles       32717305                       # Number of cycles rename is idle
system.switch_cpus06.rename.LQFullEvents    210490589                       # Number of times rename has blocked due to LQ full
system.switch_cpus06.rename.ROBFullEvents       166972                       # Number of times rename has blocked due to ROB full
system.switch_cpus06.rename.RenameLookups    802557285                       # Number of register rename lookups that rename has made
system.switch_cpus06.rename.RenamedInsts    493698742                       # Number of instructions processed by rename
system.switch_cpus06.rename.RenamedOperands    503304480                       # Number of destination operands rename has renamed
system.switch_cpus06.rename.RunCycles        58349643                       # Number of cycles rename is running
system.switch_cpus06.rename.SQFullEvents     46376270                       # Number of times rename has blocked due to SQ full
system.switch_cpus06.rename.SquashCycles       868529                       # Number of cycles rename is squashing
system.switch_cpus06.rename.UnblockCycles    273332729                       # Number of cycles rename is unblocking
system.switch_cpus06.rename.UndoneMaps       89571736                       # Number of HB maps that are undone due to squashing
system.switch_cpus06.rename.int_rename_lookups    609340311                       # Number of integer rename lookups
system.switch_cpus06.rename.serializeStallCycles     38910403                       # count of cycles rename stalled for serializing inst
system.switch_cpus06.rename.serializingInsts       417285                       # count of serializing insts renamed
system.switch_cpus06.rename.skidInsts       139911432                       # count of insts added to the skid buffer
system.switch_cpus06.rename.tempSerializingInsts       403256                       # count of temporary serializing insts renamed
system.switch_cpus06.rename.vec_rename_lookups     13700889                       # Number of vector rename lookups
system.switch_cpus06.rob.rob_reads         1043811848                       # The number of ROB reads
system.switch_cpus06.rob.rob_writes         993980627                       # The number of ROB writes
system.switch_cpus06.timesIdled                    32                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus06.vec_regfile_reads       10980706                       # number of vector regfile reads
system.switch_cpus06.vec_regfile_writes       5491889                       # number of vector regfile writes
system.switch_cpus07.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus07.branchPred.BTBHitPct    98.521102                       # BTB Hit Percentage
system.switch_cpus07.branchPred.BTBHits      34993316                       # Number of BTB hits
system.switch_cpus07.branchPred.BTBLookups     35518600                       # Number of BTB lookups
system.switch_cpus07.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus07.branchPred.condIncorrect       918528                       # Number of conditional branches incorrect
system.switch_cpus07.branchPred.condPredicted     73247844                       # Number of conditional branches predicted
system.switch_cpus07.branchPred.indirectHits       125187                       # Number of indirect target hits.
system.switch_cpus07.branchPred.indirectLookups       167043                       # Number of indirect predictor lookups.
system.switch_cpus07.branchPred.indirectMisses        41856                       # Number of indirect misses.
system.switch_cpus07.branchPred.lookups      81709609                       # Number of BP lookups
system.switch_cpus07.branchPred.usedRAS       3967551                       # Number of times the RAS was used to get a target.
system.switch_cpus07.branchPredindirectMispredicted           67                       # Number of mispredicted indirect branches.
system.switch_cpus07.cc_regfile_reads       126908796                       # number of cc regfile reads
system.switch_cpus07.cc_regfile_writes      126661974                       # number of cc regfile writes
system.switch_cpus07.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus07.commit.branchMispredicts       865750                       # The number of times a branch was mispredicted
system.switch_cpus07.commit.branches         63754580                       # Number of branches committed
system.switch_cpus07.commit.bw_lim_events     31405476                       # number cycles where commit BW limit reached
system.switch_cpus07.commit.commitNonSpecStalls       364681                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus07.commit.commitSquashedInsts     86198238                       # The number of squashed insts skipped by commit
system.switch_cpus07.commit.committedInsts    330979528                       # Number of instructions committed
system.switch_cpus07.commit.committedOps    405358809                       # Number of ops (including micro ops) committed
system.switch_cpus07.commit.committed_per_cycle::samples    583785142                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::mean     0.694363                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::stdev     2.002341                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::0    494462762     84.70%     84.70% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::1     22822534      3.91%     88.61% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::2     11877330      2.03%     90.64% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::3      5965120      1.02%     91.67% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::4      5838001      1.00%     92.67% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::5      6154327      1.05%     93.72% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::6      1298336      0.22%     93.94% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::7      3961256      0.68%     94.62% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::8     31405476      5.38%    100.00% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus07.commit.committed_per_cycle::total    583785142                       # Number of insts commited each cycle
system.switch_cpus07.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus07.commit.function_calls      2894738                       # Number of function calls committed.
system.switch_cpus07.commit.int_insts       369934709                       # Number of committed integer instructions.
system.switch_cpus07.commit.loads            95647025                       # Number of loads committed
system.switch_cpus07.commit.membars            503535                       # Number of memory barriers committed
system.switch_cpus07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IntAlu    228382851     56.34%     56.34% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IntMult     12886335      3.18%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IntDiv         1422      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAddAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShift            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShiftAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdReduceAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAes            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdAesMix            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha1Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha256Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShaSigma2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdShaSigma3            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::SimdPredAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::MemRead     95647025     23.60%     83.12% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::MemWrite     68441176     16.88%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus07.commit.op_class_0::total    405358809                       # Class of committed instruction
system.switch_cpus07.commit.refs            164088201                       # Number of memory references committed
system.switch_cpus07.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus07.commit.vec_insts        16366530                       # Number of committed Vector instructions.
system.switch_cpus07.committedInsts         330979528                       # Number of Instructions Simulated
system.switch_cpus07.committedOps           405358809                       # Number of Ops (including micro ops) Simulated
system.switch_cpus07.cpi                     1.797714                       # CPI: Cycles Per Instruction
system.switch_cpus07.cpi_total               1.797714                       # CPI: Total CPI of All Threads
system.switch_cpus07.decode.BlockedCycles    502041553                       # Number of cycles decode is blocked
system.switch_cpus07.decode.BranchMispred        52801                       # Number of times decode detected a branch misprediction
system.switch_cpus07.decode.BranchResolved     33377933                       # Number of times decode resolved a branch
system.switch_cpus07.decode.DecodedInsts    499668215                       # Number of instructions handled by decode
system.switch_cpus07.decode.IdleCycles       23039501                       # Number of cycles decode is idle
system.switch_cpus07.decode.RunCycles        43760618                       # Number of cycles decode is running
system.switch_cpus07.decode.SquashCycles       873332                       # Number of cycles decode is squashing
system.switch_cpus07.decode.SquashedInsts        50432                       # Number of squashed instructions handled by decode
system.switch_cpus07.decode.UnblockCycles     25290952                       # Number of cycles decode is unblocking
system.switch_cpus07.dtb.accesses                   0                       # DTB accesses
system.switch_cpus07.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus07.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.dtb.hits                       0                       # DTB hits
system.switch_cpus07.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus07.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus07.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus07.dtb.misses                     0                       # DTB misses
system.switch_cpus07.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus07.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.fetch.Branches          81709609                       # Number of branches that fetch encountered
system.switch_cpus07.fetch.CacheLines        52632328                       # Number of cache lines fetched
system.switch_cpus07.fetch.Cycles           540697884                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus07.fetch.IcacheSquashes       126441                       # Number of outstanding Icache misses that were squashed
system.switch_cpus07.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus07.fetch.Insts            431962564                       # Number of instructions fetch has processed
system.switch_cpus07.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus07.fetch.SquashCycles       1852220                       # Number of cycles fetch has spent squashing
system.switch_cpus07.fetch.branchRate        0.137326                       # Number of branch fetches per cycle
system.switch_cpus07.fetch.icacheStallCycles     53381959                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus07.fetch.predictedBranches     39086054                       # Number of branches that fetch has predicted taken
system.switch_cpus07.fetch.rate              0.725980                       # Number of inst fetches per cycle
system.switch_cpus07.fetch.rateDist::samples    595005965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::mean     0.888870                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::stdev     2.252123                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::0      496069149     83.37%     83.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::1        8271093      1.39%     84.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::2       13043551      2.19%     86.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::3       10351811      1.74%     88.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::4        7764311      1.30%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::5        7117635      1.20%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::6        6812086      1.14%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::7        8659228      1.46%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::8       36917101      6.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.fetch.rateDist::total    595005965                       # Number of instructions fetched each cycle (Total)
system.switch_cpus07.idleCycles                   526                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus07.iew.branchMispredicts       879650                       # Number of branch mispredicts detected at execute
system.switch_cpus07.iew.exec_branches       70157923                       # Number of branches executed
system.switch_cpus07.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus07.iew.exec_rate           0.815092                       # Inst execution rate
system.switch_cpus07.iew.exec_refs          207739452                       # number of memory reference insts executed
system.switch_cpus07.iew.exec_stores         76349460                       # Number of stores executed
system.switch_cpus07.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus07.iew.iewBlockCycles      30202477                       # Number of cycles IEW is blocking
system.switch_cpus07.iew.iewDispLoadInsts    115383707                       # Number of dispatched load instructions
system.switch_cpus07.iew.iewDispNonSpecInsts       409258                       # Number of dispatched non-speculative instructions
system.switch_cpus07.iew.iewDispSquashedInsts        83238                       # Number of squashed instructions skipped by dispatch
system.switch_cpus07.iew.iewDispStoreInsts     83610311                       # Number of dispatched store instructions
system.switch_cpus07.iew.iewDispatchedInsts    490799113                       # Number of instructions dispatched to IQ
system.switch_cpus07.iew.iewExecLoadInsts    131389992                       # Number of load instructions executed
system.switch_cpus07.iew.iewExecSquashedInsts       621360                       # Number of squashed instructions skipped in execute
system.switch_cpus07.iew.iewExecutedInsts    484984831                       # Number of executed instructions
system.switch_cpus07.iew.iewIQFullEvents      1042801                       # Number of times the IQ has become full, causing a stall
system.switch_cpus07.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus07.iew.iewLSQFullEvents    144824027                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus07.iew.iewSquashCycles       873332                       # Number of cycles IEW is squashing
system.switch_cpus07.iew.iewUnblockCycles    146333062                       # Number of cycles IEW is unblocking
system.switch_cpus07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus07.iew.lsq.thread0.cacheBlocked       108974                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus07.iew.lsq.thread0.forwLoads      9181043                       # Number of loads that had data forwarded from stores
system.switch_cpus07.iew.lsq.thread0.ignoredResponses         1450                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus07.iew.lsq.thread0.memOrderViolation        12695                       # Number of memory ordering violations
system.switch_cpus07.iew.lsq.thread0.rescheduledLoads     23021714                       # Number of loads that were rescheduled
system.switch_cpus07.iew.lsq.thread0.squashedLoads     19736665                       # Number of loads squashed
system.switch_cpus07.iew.lsq.thread0.squashedStores     15169120                       # Number of stores squashed
system.switch_cpus07.iew.memOrderViolationEvents        12695                       # Number of memory order violations
system.switch_cpus07.iew.predictedNotTakenIncorrect       619879                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus07.iew.predictedTakenIncorrect       259771                       # Number of branches that were predicted taken incorrectly
system.switch_cpus07.iew.wb_consumers       501070938                       # num instructions consuming a value
system.switch_cpus07.iew.wb_count           460583329                       # cumulative count of insts written-back
system.switch_cpus07.iew.wb_fanout           0.538775                       # average fanout of values written-back
system.switch_cpus07.iew.wb_producers       269964276                       # num instructions producing a value
system.switch_cpus07.iew.wb_rate             0.774081                       # insts written-back per cycle
system.switch_cpus07.iew.wb_sent            460735049                       # cumulative count of insts sent to commit
system.switch_cpus07.int_regfile_reads      592274531                       # number of integer regfile reads
system.switch_cpus07.int_regfile_writes     338626293                       # number of integer regfile writes
system.switch_cpus07.ipc                     0.556262                       # IPC: Instructions Per Cycle
system.switch_cpus07.ipc_total               0.556262                       # IPC: Total IPC of All Threads
system.switch_cpus07.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IntAlu    262840696     54.13%     54.13% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IntMult     14739965      3.04%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IntDiv         1422      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAddAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShift            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAes            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdAesMix            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::SimdPredAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::MemRead    131599024     27.10%     84.26% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::MemWrite     76425084     15.74%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus07.iq.FU_type_0::total    485606191                       # Type of FU issued
system.switch_cpus07.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus07.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus07.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus07.iq.fu_busy_cnt           9856857                       # FU busy when requested
system.switch_cpus07.iq.fu_busy_rate         0.020298                       # FU busy rate (busy events/executed inst)
system.switch_cpus07.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IntAlu        418261      4.24%      4.24% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IntMult        89724      0.91%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IntDiv             0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatAdd            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatCmp            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatCvt            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMult            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMultAcc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatDiv            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMisc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatSqrt            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAdd            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAddAcc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAlu            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdCmp            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdCvt            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdMisc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdMult            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdMultAcc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShift            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShiftAcc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdDiv            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSqrt            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatAdd            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatAlu            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatCmp            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatCvt            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatDiv            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatMisc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatMult            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatSqrt            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdReduceAdd            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdReduceAlu            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdReduceCmp            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAes            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdAesMix            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha1Hash            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha1Hash2            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha256Hash            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdSha256Hash2            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShaSigma2            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdShaSigma3            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::SimdPredAlu            0      0.00%      5.15% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::MemRead      7515797     76.25%     81.40% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::MemWrite      1833075     18.60%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus07.iq.int_alu_accesses    476070112                       # Number of integer alu accesses
system.switch_cpus07.iq.int_inst_queue_reads   1537479482                       # Number of integer instruction queue reads
system.switch_cpus07.iq.int_inst_queue_wakeup_accesses    444152802                       # Number of integer instruction queue wakeup accesses
system.switch_cpus07.iq.int_inst_queue_writes    551669008                       # Number of integer instruction queue writes
system.switch_cpus07.iq.iqInstsAdded        490387269                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus07.iq.iqInstsIssued       485606191                       # Number of instructions issued
system.switch_cpus07.iq.iqNonSpecInstsAdded       411844                       # Number of non-speculative instructions added to the IQ
system.switch_cpus07.iq.iqSquashedInstsExamined     85440201                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus07.iq.iqSquashedInstsIssued       181655                       # Number of squashed instructions issued
system.switch_cpus07.iq.iqSquashedNonSpecRemoved        47162                       # Number of squashed non-spec instructions that were removed
system.switch_cpus07.iq.iqSquashedOperandsExamined     58946976                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus07.iq.issued_per_cycle::samples    595005965                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::mean     0.816137                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::stdev     1.680865                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::0    429127317     72.12%     72.12% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::1     54178473      9.11%     81.23% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::2     33516381      5.63%     86.86% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::3     21574147      3.63%     90.49% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::4     22184720      3.73%     94.21% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::5     14500556      2.44%     96.65% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::6      8408707      1.41%     98.06% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::7      4146699      0.70%     98.76% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::8      7368965      1.24%    100.00% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus07.iq.issued_per_cycle::total    595005965                       # Number of insts issued each cycle
system.switch_cpus07.iq.rate                 0.816136                       # Inst issue rate
system.switch_cpus07.iq.vec_alu_accesses     19392936                       # Number of vector alu accesses
system.switch_cpus07.iq.vec_inst_queue_reads     38777377                       # Number of vector instruction queue reads
system.switch_cpus07.iq.vec_inst_queue_wakeup_accesses     16430527                       # Number of vector instruction queue wakeup accesses
system.switch_cpus07.iq.vec_inst_queue_writes     24581903                       # Number of vector instruction queue writes
system.switch_cpus07.itb.accesses                   0                       # DTB accesses
system.switch_cpus07.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus07.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.itb.hits                       0                       # DTB hits
system.switch_cpus07.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus07.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus07.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus07.itb.misses                     0                       # DTB misses
system.switch_cpus07.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus07.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus07.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.memDep0.conflictingLoads     22330435                       # Number of conflicting loads.
system.switch_cpus07.memDep0.conflictingStores     16010558                       # Number of conflicting stores.
system.switch_cpus07.memDep0.insertedLoads    115383707                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus07.memDep0.insertedStores     83610311                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus07.misc_regfile_reads     587182599                       # number of misc regfile reads
system.switch_cpus07.misc_regfile_writes      1452890                       # number of misc regfile writes
system.switch_cpus07.numCycles              595006491                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.quiesceCycles               1983                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus07.rename.BlockCycles     190932447                       # Number of cycles rename is blocking
system.switch_cpus07.rename.CommittedMaps    413416755                       # Number of HB maps that are committed
system.switch_cpus07.rename.IQFullEvents     21128716                       # Number of times rename has blocked due to IQ full
system.switch_cpus07.rename.IdleCycles       32737146                       # Number of cycles rename is idle
system.switch_cpus07.rename.LQFullEvents    210522173                       # Number of times rename has blocked due to LQ full
system.switch_cpus07.rename.ROBFullEvents       173134                       # Number of times rename has blocked due to ROB full
system.switch_cpus07.rename.RenameLookups    802710068                       # Number of register rename lookups that rename has made
system.switch_cpus07.rename.RenamedInsts    493859796                       # Number of instructions processed by rename
system.switch_cpus07.rename.RenamedOperands    503491294                       # Number of destination operands rename has renamed
system.switch_cpus07.rename.RunCycles        58341703                       # Number of cycles rename is running
system.switch_cpus07.rename.SQFullEvents     45000522                       # Number of times rename has blocked due to SQ full
system.switch_cpus07.rename.SquashCycles       873332                       # Number of cycles rename is squashing
system.switch_cpus07.rename.UnblockCycles    272078695                       # Number of cycles rename is unblocking
system.switch_cpus07.rename.UndoneMaps       90074413                       # Number of HB maps that are undone due to squashing
system.switch_cpus07.rename.int_rename_lookups    609475146                       # Number of integer rename lookups
system.switch_cpus07.rename.serializeStallCycles     40042632                       # count of cycles rename stalled for serializing inst
system.switch_cpus07.rename.serializingInsts       430162                       # count of serializing insts renamed
system.switch_cpus07.rename.skidInsts       140150701                       # count of insts added to the skid buffer
system.switch_cpus07.rename.tempSerializingInsts       415581                       # count of temporary serializing insts renamed
system.switch_cpus07.rename.vec_rename_lookups     13684302                       # Number of vector rename lookups
system.switch_cpus07.rob.rob_reads         1043933554                       # The number of ROB reads
system.switch_cpus07.rob.rob_writes         994336666                       # The number of ROB writes
system.switch_cpus07.timesIdled                    22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus07.vec_regfile_reads       10953834                       # number of vector regfile reads
system.switch_cpus07.vec_regfile_writes       5478485                       # number of vector regfile writes
system.switch_cpus08.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus08.branchPred.BTBHitPct    98.501573                       # BTB Hit Percentage
system.switch_cpus08.branchPred.BTBHits      34942775                       # Number of BTB hits
system.switch_cpus08.branchPred.BTBLookups     35474332                       # Number of BTB lookups
system.switch_cpus08.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus08.branchPred.condIncorrect       915644                       # Number of conditional branches incorrect
system.switch_cpus08.branchPred.condPredicted     73135847                       # Number of conditional branches predicted
system.switch_cpus08.branchPred.indirectHits       126430                       # Number of indirect target hits.
system.switch_cpus08.branchPred.indirectLookups       164118                       # Number of indirect predictor lookups.
system.switch_cpus08.branchPred.indirectMisses        37688                       # Number of indirect misses.
system.switch_cpus08.branchPred.lookups      81588435                       # Number of BP lookups
system.switch_cpus08.branchPred.usedRAS       3962267                       # Number of times the RAS was used to get a target.
system.switch_cpus08.branchPredindirectMispredicted           67                       # Number of mispredicted indirect branches.
system.switch_cpus08.cc_regfile_reads       126802971                       # number of cc regfile reads
system.switch_cpus08.cc_regfile_writes      126555534                       # number of cc regfile writes
system.switch_cpus08.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus08.commit.branchMispredicts       862623                       # The number of times a branch was mispredicted
system.switch_cpus08.commit.branches         63712156                       # Number of branches committed
system.switch_cpus08.commit.bw_lim_events     31387460                       # number cycles where commit BW limit reached
system.switch_cpus08.commit.commitNonSpecStalls       364889                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus08.commit.commitSquashedInsts     85830925                       # The number of squashed insts skipped by commit
system.switch_cpus08.commit.committedInsts    330759155                       # Number of instructions committed
system.switch_cpus08.commit.committedOps    405096163                       # Number of ops (including micro ops) committed
system.switch_cpus08.commit.committed_per_cycle::samples    583832507                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::mean     0.693857                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::stdev     2.001786                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::0    494588153     84.71%     84.71% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::1     22795413      3.90%     88.62% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::2     11862515      2.03%     90.65% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::3      5949326      1.02%     91.67% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::4      5834540      1.00%     92.67% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::5      6154062      1.05%     93.72% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::6      1307674      0.22%     93.95% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::7      3953364      0.68%     94.62% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::8     31387460      5.38%    100.00% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus08.commit.committed_per_cycle::total    583832507                       # Number of insts commited each cycle
system.switch_cpus08.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus08.commit.function_calls      2893576                       # Number of function calls committed.
system.switch_cpus08.commit.int_insts       369697839                       # Number of committed integer instructions.
system.switch_cpus08.commit.loads            95575503                       # Number of loads committed
system.switch_cpus08.commit.membars            503189                       # Number of memory barriers committed
system.switch_cpus08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IntAlu    228243374     56.34%     56.34% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IntMult     12871319      3.18%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IntDiv         1400      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAddAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShift            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShiftAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdReduceAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAes            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdAesMix            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha1Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha256Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShaSigma2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdShaSigma3            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::SimdPredAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::MemRead     95575503     23.59%     83.11% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::MemWrite     68404567     16.89%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus08.commit.op_class_0::total    405096163                       # Class of committed instruction
system.switch_cpus08.commit.refs            163980070                       # Number of memory references committed
system.switch_cpus08.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus08.commit.vec_insts        16355178                       # Number of committed Vector instructions.
system.switch_cpus08.committedInsts         330759155                       # Number of Instructions Simulated
system.switch_cpus08.committedOps           405096163                       # Number of Ops (including micro ops) Simulated
system.switch_cpus08.cpi                     1.798915                       # CPI: Cycles Per Instruction
system.switch_cpus08.cpi_total               1.798915                       # CPI: Total CPI of All Threads
system.switch_cpus08.decode.BlockedCycles    502091724                       # Number of cycles decode is blocked
system.switch_cpus08.decode.BranchMispred        53052                       # Number of times decode detected a branch misprediction
system.switch_cpus08.decode.BranchResolved     33333870                       # Number of times decode resolved a branch
system.switch_cpus08.decode.DecodedInsts    498996244                       # Number of instructions handled by decode
system.switch_cpus08.decode.IdleCycles       23053890                       # Number of cycles decode is idle
system.switch_cpus08.decode.RunCycles        43775664                       # Number of cycles decode is running
system.switch_cpus08.decode.SquashCycles       870185                       # Number of cycles decode is squashing
system.switch_cpus08.decode.SquashedInsts        52328                       # Number of squashed instructions handled by decode
system.switch_cpus08.decode.UnblockCycles     25215552                       # Number of cycles decode is unblocking
system.switch_cpus08.dtb.accesses                   0                       # DTB accesses
system.switch_cpus08.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus08.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.dtb.hits                       0                       # DTB hits
system.switch_cpus08.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus08.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus08.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus08.dtb.misses                     0                       # DTB misses
system.switch_cpus08.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus08.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.fetch.Branches          81588435                       # Number of branches that fetch encountered
system.switch_cpus08.fetch.CacheLines        52564554                       # Number of cache lines fetched
system.switch_cpus08.fetch.Cycles           540772798                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus08.fetch.IcacheSquashes       127040                       # Number of outstanding Icache misses that were squashed
system.switch_cpus08.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.switch_cpus08.fetch.Insts            431317569                       # Number of instructions fetch has processed
system.switch_cpus08.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus08.fetch.SquashCycles       1846412                       # Number of cycles fetch has spent squashing
system.switch_cpus08.fetch.branchRate        0.137122                       # Number of branch fetches per cycle
system.switch_cpus08.fetch.icacheStallCycles     53311007                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus08.fetch.predictedBranches     39031472                       # Number of branches that fetch has predicted taken
system.switch_cpus08.fetch.rate              0.724894                       # Number of inst fetches per cycle
system.switch_cpus08.fetch.rateDist::samples    595007020                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::mean     0.887573                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::stdev     2.250792                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::0      496218764     83.40%     83.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::1        8256395      1.39%     84.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::2       13024249      2.19%     86.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::3       10337413      1.74%     88.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::4        7755791      1.30%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::5        7111028      1.20%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::6        6781746      1.14%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::7        8646888      1.45%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::8       36874746      6.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.fetch.rateDist::total    595007020                       # Number of instructions fetched each cycle (Total)
system.switch_cpus08.idleCycles                   481                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus08.iew.branchMispredicts       876665                       # Number of branch mispredicts detected at execute
system.switch_cpus08.iew.exec_branches       70103481                       # Number of branches executed
system.switch_cpus08.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus08.iew.exec_rate           0.814253                       # Inst execution rate
system.switch_cpus08.iew.exec_refs          207507426                       # number of memory reference insts executed
system.switch_cpus08.iew.exec_stores         76282813                       # Number of stores executed
system.switch_cpus08.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus08.iew.iewBlockCycles      29995422                       # Number of cycles IEW is blocking
system.switch_cpus08.iew.iewDispLoadInsts    115228625                       # Number of dispatched load instructions
system.switch_cpus08.iew.iewDispNonSpecInsts       409730                       # Number of dispatched non-speculative instructions
system.switch_cpus08.iew.iewDispSquashedInsts        78190                       # Number of squashed instructions skipped by dispatch
system.switch_cpus08.iew.iewDispStoreInsts     83509222                       # Number of dispatched store instructions
system.switch_cpus08.iew.iewDispatchedInsts    490174877                       # Number of instructions dispatched to IQ
system.switch_cpus08.iew.iewExecLoadInsts    131224613                       # Number of load instructions executed
system.switch_cpus08.iew.iewExecSquashedInsts       618816                       # Number of squashed instructions skipped in execute
system.switch_cpus08.iew.iewExecutedInsts    484486559                       # Number of executed instructions
system.switch_cpus08.iew.iewIQFullEvents      1045489                       # Number of times the IQ has become full, causing a stall
system.switch_cpus08.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus08.iew.iewLSQFullEvents    144923048                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus08.iew.iewSquashCycles       870185                       # Number of cycles IEW is squashing
system.switch_cpus08.iew.iewUnblockCycles    146435309                       # Number of cycles IEW is unblocking
system.switch_cpus08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus08.iew.lsq.thread0.cacheBlocked       110368                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus08.iew.lsq.thread0.forwLoads      9171176                       # Number of loads that had data forwarded from stores
system.switch_cpus08.iew.lsq.thread0.ignoredResponses         1371                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus08.iew.lsq.thread0.memOrderViolation        12555                       # Number of memory ordering violations
system.switch_cpus08.iew.lsq.thread0.rescheduledLoads     22964455                       # Number of loads that were rescheduled
system.switch_cpus08.iew.lsq.thread0.squashedLoads     19653089                       # Number of loads squashed
system.switch_cpus08.iew.lsq.thread0.squashedStores     15104627                       # Number of stores squashed
system.switch_cpus08.iew.memOrderViolationEvents        12555                       # Number of memory order violations
system.switch_cpus08.iew.predictedNotTakenIncorrect       617055                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus08.iew.predictedTakenIncorrect       259610                       # Number of branches that were predicted taken incorrectly
system.switch_cpus08.iew.wb_consumers       500504248                       # num instructions consuming a value
system.switch_cpus08.iew.wb_count           460145431                       # cumulative count of insts written-back
system.switch_cpus08.iew.wb_fanout           0.538805                       # average fanout of values written-back
system.switch_cpus08.iew.wb_producers       269674111                       # num instructions producing a value
system.switch_cpus08.iew.wb_rate             0.773344                       # insts written-back per cycle
system.switch_cpus08.iew.wb_sent            460296880                       # cumulative count of insts sent to commit
system.switch_cpus08.int_regfile_reads      591668940                       # number of integer regfile reads
system.switch_cpus08.int_regfile_writes     338283108                       # number of integer regfile writes
system.switch_cpus08.ipc                     0.555891                       # IPC: Instructions Per Cycle
system.switch_cpus08.ipc_total               0.555891                       # IPC: Total IPC of All Threads
system.switch_cpus08.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IntAlu    262591322     54.13%     54.13% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IntMult     14722387      3.03%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IntDiv         1400      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAddAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShift            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAes            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdAesMix            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::SimdPredAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::MemRead    131433121     27.09%     84.26% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::MemWrite     76357145     15.74%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus08.iq.FU_type_0::total    485105375                       # Type of FU issued
system.switch_cpus08.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus08.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus08.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus08.iq.fu_busy_cnt           9853151                       # FU busy when requested
system.switch_cpus08.iq.fu_busy_rate         0.020311                       # FU busy rate (busy events/executed inst)
system.switch_cpus08.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IntAlu        421298      4.28%      4.28% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IntMult        89000      0.90%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IntDiv             0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatAdd            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatCmp            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatCvt            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMult            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMultAcc            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatDiv            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMisc            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatSqrt            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAdd            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAddAcc            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAlu            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdCmp            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdCvt            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdMisc            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdMult            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdMultAcc            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShift            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShiftAcc            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdDiv            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSqrt            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatAdd            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatAlu            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatCmp            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatCvt            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatDiv            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatMisc            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatMult            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatSqrt            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdReduceAdd            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdReduceAlu            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdReduceCmp            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAes            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdAesMix            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha1Hash            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha1Hash2            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha256Hash            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdSha256Hash2            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShaSigma2            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdShaSigma3            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::SimdPredAlu            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::MemRead      7512176     76.24%     81.42% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::MemWrite      1830677     18.58%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus08.iq.int_alu_accesses    475579803                       # Number of integer alu accesses
system.switch_cpus08.iq.int_inst_queue_reads   1536502990                       # Number of integer instruction queue reads
system.switch_cpus08.iq.int_inst_queue_wakeup_accesses    443727077                       # Number of integer instruction queue wakeup accesses
system.switch_cpus08.iq.int_inst_queue_writes    550728972                       # Number of integer instruction queue writes
system.switch_cpus08.iq.iqInstsAdded        489762577                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus08.iq.iqInstsIssued       485105375                       # Number of instructions issued
system.switch_cpus08.iq.iqNonSpecInstsAdded       412300                       # Number of non-speculative instructions added to the IQ
system.switch_cpus08.iq.iqSquashedInstsExamined     85078571                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus08.iq.iqSquashedInstsIssued       181642                       # Number of squashed instructions issued
system.switch_cpus08.iq.iqSquashedNonSpecRemoved        47411                       # Number of squashed non-spec instructions that were removed
system.switch_cpus08.iq.iqSquashedOperandsExamined     58589878                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus08.iq.issued_per_cycle::samples    595007020                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::mean     0.815294                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::stdev     1.680162                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::0    429277820     72.15%     72.15% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::1     54137812      9.10%     81.25% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::2     33509327      5.63%     86.88% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::3     21534127      3.62%     90.50% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::4     22170807      3.73%     94.22% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::5     14469055      2.43%     96.65% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::6      8407126      1.41%     98.07% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::7      4132299      0.69%     98.76% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::8      7368647      1.24%    100.00% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus08.iq.issued_per_cycle::total    595007020                       # Number of insts issued each cycle
system.switch_cpus08.iq.rate                 0.815293                       # Inst issue rate
system.switch_cpus08.iq.vec_alu_accesses     19378723                       # Number of vector alu accesses
system.switch_cpus08.iq.vec_inst_queue_reads     38749573                       # Number of vector instruction queue reads
system.switch_cpus08.iq.vec_inst_queue_wakeup_accesses     16418354                       # Number of vector instruction queue wakeup accesses
system.switch_cpus08.iq.vec_inst_queue_writes     24536003                       # Number of vector instruction queue writes
system.switch_cpus08.itb.accesses                   0                       # DTB accesses
system.switch_cpus08.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus08.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.itb.hits                       0                       # DTB hits
system.switch_cpus08.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus08.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus08.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus08.itb.misses                     0                       # DTB misses
system.switch_cpus08.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus08.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus08.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.memDep0.conflictingLoads     22297990                       # Number of conflicting loads.
system.switch_cpus08.memDep0.conflictingStores     15990195                       # Number of conflicting stores.
system.switch_cpus08.memDep0.insertedLoads    115228625                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus08.memDep0.insertedStores     83509222                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus08.misc_regfile_reads     586655456                       # number of misc regfile reads
system.switch_cpus08.misc_regfile_writes      1453800                       # number of misc regfile writes
system.switch_cpus08.numCycles              595007501                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.quiesceCycles                973                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus08.rename.BlockCycles     191124451                       # Number of cycles rename is blocking
system.switch_cpus08.rename.CommittedMaps    413139163                       # Number of HB maps that are committed
system.switch_cpus08.rename.IQFullEvents     20757485                       # Number of times rename has blocked due to IQ full
system.switch_cpus08.rename.IdleCycles       32725903                       # Number of cycles rename is idle
system.switch_cpus08.rename.LQFullEvents    209956193                       # Number of times rename has blocked due to LQ full
system.switch_cpus08.rename.ROBFullEvents       176862                       # Number of times rename has blocked due to ROB full
system.switch_cpus08.rename.RenameLookups    801650667                       # Number of register rename lookups that rename has made
system.switch_cpus08.rename.RenamedInsts    493219706                       # Number of instructions processed by rename
system.switch_cpus08.rename.RenamedOperands    502825452                       # Number of destination operands rename has renamed
system.switch_cpus08.rename.RunCycles        58314010                       # Number of cycles rename is running
system.switch_cpus08.rename.SQFullEvents     45328748                       # Number of times rename has blocked due to SQ full
system.switch_cpus08.rename.SquashCycles       870185                       # Number of cycles rename is squashing
system.switch_cpus08.rename.UnblockCycles    271735935                       # Number of cycles rename is unblocking
system.switch_cpus08.rename.UndoneMaps       89686146                       # Number of HB maps that are undone due to squashing
system.switch_cpus08.rename.int_rename_lookups    608683905                       # Number of integer rename lookups
system.switch_cpus08.rename.serializeStallCycles     40236531                       # count of cycles rename stalled for serializing inst
system.switch_cpus08.rename.serializingInsts       430530                       # count of serializing insts renamed
system.switch_cpus08.rename.skidInsts       139730031                       # count of insts added to the skid buffer
system.switch_cpus08.rename.tempSerializingInsts       416163                       # count of temporary serializing insts renamed
system.switch_cpus08.rename.vec_rename_lookups     13665295                       # Number of vector rename lookups
system.switch_cpus08.rob.rob_reads         1043368950                       # The number of ROB reads
system.switch_cpus08.rob.rob_writes         993030538                       # The number of ROB writes
system.switch_cpus08.timesIdled                    25                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus08.vec_regfile_reads       10945736                       # number of vector regfile reads
system.switch_cpus08.vec_regfile_writes       5474349                       # number of vector regfile writes
system.switch_cpus09.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus09.branchPred.BTBHitPct    98.447038                       # BTB Hit Percentage
system.switch_cpus09.branchPred.BTBHits      34978281                       # Number of BTB hits
system.switch_cpus09.branchPred.BTBLookups     35530049                       # Number of BTB lookups
system.switch_cpus09.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus09.branchPred.condIncorrect       918499                       # Number of conditional branches incorrect
system.switch_cpus09.branchPred.condPredicted     73196483                       # Number of conditional branches predicted
system.switch_cpus09.branchPred.indirectHits       125831                       # Number of indirect target hits.
system.switch_cpus09.branchPred.indirectLookups       165285                       # Number of indirect predictor lookups.
system.switch_cpus09.branchPred.indirectMisses        39454                       # Number of indirect misses.
system.switch_cpus09.branchPred.lookups      81661639                       # Number of BP lookups
system.switch_cpus09.branchPred.usedRAS       3965754                       # Number of times the RAS was used to get a target.
system.switch_cpus09.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.switch_cpus09.cc_regfile_reads       126902814                       # number of cc regfile reads
system.switch_cpus09.cc_regfile_writes      126657708                       # number of cc regfile writes
system.switch_cpus09.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus09.commit.branchMispredicts       865382                       # The number of times a branch was mispredicted
system.switch_cpus09.commit.branches         63774866                       # Number of branches committed
system.switch_cpus09.commit.bw_lim_events     31427650                       # number cycles where commit BW limit reached
system.switch_cpus09.commit.commitNonSpecStalls       366362                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus09.commit.commitSquashedInsts     85790086                       # The number of squashed insts skipped by commit
system.switch_cpus09.commit.committedInsts    331081918                       # Number of instructions committed
system.switch_cpus09.commit.committedOps    405482491                       # Number of ops (including micro ops) committed
system.switch_cpus09.commit.committed_per_cycle::samples    583833884                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::mean     0.694517                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::stdev     2.002890                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::0    494546585     84.71%     84.71% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::1     22795469      3.90%     88.61% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::2     11855829      2.03%     90.64% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::3      5945113      1.02%     91.66% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::4      5834958      1.00%     92.66% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::5      6156120      1.05%     93.71% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::6      1306727      0.22%     93.94% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::7      3965433      0.68%     94.62% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::8     31427650      5.38%    100.00% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus09.commit.committed_per_cycle::total    583833884                       # Number of insts commited each cycle
system.switch_cpus09.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus09.commit.function_calls      2896070                       # Number of function calls committed.
system.switch_cpus09.commit.int_insts       370049259                       # Number of committed integer instructions.
system.switch_cpus09.commit.loads            95663003                       # Number of loads committed
system.switch_cpus09.commit.membars            506427                       # Number of memory barriers committed
system.switch_cpus09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IntAlu    228469371     56.35%     56.35% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IntMult     12881625      3.18%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IntDiv         1378      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAddAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShift            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShiftAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdReduceAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAes            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdAesMix            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha1Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha256Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShaSigma2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdShaSigma3            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::SimdPredAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::MemRead     95663003     23.59%     83.11% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::MemWrite     68467114     16.89%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus09.commit.op_class_0::total    405482491                       # Class of committed instruction
system.switch_cpus09.commit.refs            164130117                       # Number of memory references committed
system.switch_cpus09.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus09.commit.vec_insts        16368500                       # Number of committed Vector instructions.
system.switch_cpus09.committedInsts         331081918                       # Number of Instructions Simulated
system.switch_cpus09.committedOps           405482491                       # Number of Ops (including micro ops) Simulated
system.switch_cpus09.cpi                     1.797163                       # CPI: Cycles Per Instruction
system.switch_cpus09.cpi_total               1.797163                       # CPI: Total CPI of All Threads
system.switch_cpus09.decode.BlockedCycles    502008627                       # Number of cycles decode is blocked
system.switch_cpus09.decode.BranchMispred        53142                       # Number of times decode detected a branch misprediction
system.switch_cpus09.decode.BranchResolved     33357800                       # Number of times decode resolved a branch
system.switch_cpus09.decode.DecodedInsts    499408590                       # Number of instructions handled by decode
system.switch_cpus09.decode.IdleCycles       23069480                       # Number of cycles decode is idle
system.switch_cpus09.decode.RunCycles        43854500                       # Number of cycles decode is running
system.switch_cpus09.decode.SquashCycles       872912                       # Number of cycles decode is squashing
system.switch_cpus09.decode.SquashedInsts        52209                       # Number of squashed instructions handled by decode
system.switch_cpus09.decode.UnblockCycles     25201969                       # Number of cycles decode is unblocking
system.switch_cpus09.dtb.accesses                   0                       # DTB accesses
system.switch_cpus09.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus09.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.dtb.hits                       0                       # DTB hits
system.switch_cpus09.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus09.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus09.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus09.dtb.misses                     0                       # DTB misses
system.switch_cpus09.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus09.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.fetch.Branches          81661639                       # Number of branches that fetch encountered
system.switch_cpus09.fetch.CacheLines        52608259                       # Number of cache lines fetched
system.switch_cpus09.fetch.Cycles           540724538                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus09.fetch.IcacheSquashes       127539                       # Number of outstanding Icache misses that were squashed
system.switch_cpus09.fetch.IcacheWaitRetryStallCycles           26                       # Number of stall cycles due to full MSHR
system.switch_cpus09.fetch.Insts            431707688                       # Number of instructions fetch has processed
system.switch_cpus09.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus09.fetch.SquashCycles       1852058                       # Number of cycles fetch has spent squashing
system.switch_cpus09.fetch.branchRate        0.137245                       # Number of branch fetches per cycle
system.switch_cpus09.fetch.icacheStallCycles     53356897                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus09.fetch.predictedBranches     39069866                       # Number of branches that fetch has predicted taken
system.switch_cpus09.fetch.rate              0.725549                       # Number of inst fetches per cycle
system.switch_cpus09.fetch.rateDist::samples    595007492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::mean     0.888377                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::stdev     2.251682                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::0      496141708     83.38%     83.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::1        8256181      1.39%     84.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::2       13021629      2.19%     86.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::3       10345208      1.74%     88.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::4        7783327      1.31%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::5        7104315      1.19%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::6        6799674      1.14%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::7        8640526      1.45%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::8       36914924      6.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.fetch.rateDist::total    595007492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus09.idleCycles                   555                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus09.iew.branchMispredicts       879485                       # Number of branch mispredicts detected at execute
system.switch_cpus09.iew.exec_branches       70155743                       # Number of branches executed
system.switch_cpus09.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus09.iew.exec_rate           0.814876                       # Inst execution rate
system.switch_cpus09.iew.exec_refs          207663082                       # number of memory reference insts executed
system.switch_cpus09.iew.exec_stores         76341919                       # Number of stores executed
system.switch_cpus09.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus09.iew.iewBlockCycles      30068362                       # Number of cycles IEW is blocking
system.switch_cpus09.iew.iewDispLoadInsts    115305505                       # Number of dispatched load instructions
system.switch_cpus09.iew.iewDispNonSpecInsts       411099                       # Number of dispatched non-speculative instructions
system.switch_cpus09.iew.iewDispSquashedInsts        81898                       # Number of squashed instructions skipped by dispatch
system.switch_cpus09.iew.iewDispStoreInsts     83577323                       # Number of dispatched store instructions
system.switch_cpus09.iew.iewDispatchedInsts    490522819                       # Number of instructions dispatched to IQ
system.switch_cpus09.iew.iewExecLoadInsts    131321163                       # Number of load instructions executed
system.switch_cpus09.iew.iewExecSquashedInsts       627670                       # Number of squashed instructions skipped in execute
system.switch_cpus09.iew.iewExecutedInsts    484857562                       # Number of executed instructions
system.switch_cpus09.iew.iewIQFullEvents      1043470                       # Number of times the IQ has become full, causing a stall
system.switch_cpus09.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus09.iew.iewLSQFullEvents    144721786                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus09.iew.iewSquashCycles       872912                       # Number of cycles IEW is squashing
system.switch_cpus09.iew.iewUnblockCycles    146234146                       # Number of cycles IEW is unblocking
system.switch_cpus09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus09.iew.lsq.thread0.cacheBlocked       110191                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus09.iew.lsq.thread0.forwLoads      9181207                       # Number of loads that had data forwarded from stores
system.switch_cpus09.iew.lsq.thread0.ignoredResponses         1366                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus09.iew.lsq.thread0.memOrderViolation        12658                       # Number of memory ordering violations
system.switch_cpus09.iew.lsq.thread0.rescheduledLoads     22994371                       # Number of loads that were rescheduled
system.switch_cpus09.iew.lsq.thread0.squashedLoads     19642482                       # Number of loads squashed
system.switch_cpus09.iew.lsq.thread0.squashedStores     15110193                       # Number of stores squashed
system.switch_cpus09.iew.memOrderViolationEvents        12658                       # Number of memory order violations
system.switch_cpus09.iew.predictedNotTakenIncorrect       618384                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus09.iew.predictedTakenIncorrect       261101                       # Number of branches that were predicted taken incorrectly
system.switch_cpus09.iew.wb_consumers       500883000                       # num instructions consuming a value
system.switch_cpus09.iew.wb_count           460486994                       # cumulative count of insts written-back
system.switch_cpus09.iew.wb_fanout           0.538825                       # average fanout of values written-back
system.switch_cpus09.iew.wb_producers       269888387                       # num instructions producing a value
system.switch_cpus09.iew.wb_rate             0.773917                       # insts written-back per cycle
system.switch_cpus09.iew.wb_sent            460639049                       # cumulative count of insts sent to commit
system.switch_cpus09.int_regfile_reads      592126037                       # number of integer regfile reads
system.switch_cpus09.int_regfile_writes     338532613                       # number of integer regfile writes
system.switch_cpus09.ipc                     0.556433                       # IPC: Instructions Per Cycle
system.switch_cpus09.ipc_total               0.556433                       # IPC: Total IPC of All Threads
system.switch_cpus09.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IntAlu    262800809     54.13%     54.13% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IntMult     14732762      3.03%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IntDiv         1378      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAddAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShift            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAes            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdAesMix            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::SimdPredAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::MemRead    131531988     27.09%     84.26% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::MemWrite     76418296     15.74%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus09.iq.FU_type_0::total    485485233                       # Type of FU issued
system.switch_cpus09.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus09.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus09.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus09.iq.fu_busy_cnt           9875037                       # FU busy when requested
system.switch_cpus09.iq.fu_busy_rate         0.020341                       # FU busy rate (busy events/executed inst)
system.switch_cpus09.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IntAlu        423326      4.29%      4.29% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IntMult        89278      0.90%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IntDiv             0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatAdd            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatCmp            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatCvt            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMult            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMultAcc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatDiv            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMisc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatSqrt            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAdd            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAddAcc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAlu            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdCmp            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdCvt            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdMisc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdMult            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdMultAcc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShift            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShiftAcc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdDiv            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSqrt            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatAdd            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatAlu            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatCmp            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatCvt            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatDiv            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatMisc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatMult            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatSqrt            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdReduceAdd            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdReduceAlu            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdReduceCmp            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAes            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdAesMix            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha1Hash            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha1Hash2            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha256Hash            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdSha256Hash2            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShaSigma2            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdShaSigma3            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::SimdPredAlu            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::MemRead      7533704     76.29%     81.48% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::MemWrite      1828729     18.52%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus09.iq.int_alu_accesses    475963254                       # Number of integer alu accesses
system.switch_cpus09.iq.int_inst_queue_reads   1537250986                       # Number of integer instruction queue reads
system.switch_cpus09.iq.int_inst_queue_wakeup_accesses    444054493                       # Number of integer instruction queue wakeup accesses
system.switch_cpus09.iq.int_inst_queue_writes    551004147                       # Number of integer instruction queue writes
system.switch_cpus09.iq.iqInstsAdded        490109077                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus09.iq.iqInstsIssued       485485233                       # Number of instructions issued
system.switch_cpus09.iq.iqNonSpecInstsAdded       413742                       # Number of non-speculative instructions added to the IQ
system.switch_cpus09.iq.iqSquashedInstsExamined     85040246                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus09.iq.iqSquashedInstsIssued       184063                       # Number of squashed instructions issued
system.switch_cpus09.iq.iqSquashedNonSpecRemoved        47380                       # Number of squashed non-spec instructions that were removed
system.switch_cpus09.iq.iqSquashedOperandsExamined     58595377                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus09.iq.issued_per_cycle::samples    595007492                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::mean     0.815931                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::stdev     1.680969                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::0    429196172     72.13%     72.13% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::1     54140644      9.10%     81.23% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::2     33522206      5.63%     86.87% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::3     21543609      3.62%     90.49% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::4     22222233      3.73%     94.22% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::5     14438093      2.43%     96.65% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::6      8411828      1.41%     98.06% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::7      4142671      0.70%     98.76% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::8      7390036      1.24%    100.00% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus09.iq.issued_per_cycle::total    595007492                       # Number of insts issued each cycle
system.switch_cpus09.iq.rate                 0.815931                       # Inst issue rate
system.switch_cpus09.iq.vec_alu_accesses     19397016                       # Number of vector alu accesses
system.switch_cpus09.iq.vec_inst_queue_reads     38786071                       # Number of vector instruction queue reads
system.switch_cpus09.iq.vec_inst_queue_wakeup_accesses     16432501                       # Number of vector instruction queue wakeup accesses
system.switch_cpus09.iq.vec_inst_queue_writes     24570495                       # Number of vector instruction queue writes
system.switch_cpus09.itb.accesses                   0                       # DTB accesses
system.switch_cpus09.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus09.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.itb.hits                       0                       # DTB hits
system.switch_cpus09.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus09.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus09.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus09.itb.misses                     0                       # DTB misses
system.switch_cpus09.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus09.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus09.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.memDep0.conflictingLoads     22404898                       # Number of conflicting loads.
system.switch_cpus09.memDep0.conflictingStores     16099243                       # Number of conflicting stores.
system.switch_cpus09.memDep0.insertedLoads    115305505                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus09.memDep0.insertedStores     83577323                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus09.misc_regfile_reads     587088448                       # number of misc regfile reads
system.switch_cpus09.misc_regfile_writes      1459889                       # number of misc regfile writes
system.switch_cpus09.numCycles              595008047                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.quiesceCycles                427                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus09.rename.BlockCycles     191156527                       # Number of cycles rename is blocking
system.switch_cpus09.rename.CommittedMaps    413535900                       # Number of HB maps that are committed
system.switch_cpus09.rename.IQFullEvents     20578651                       # Number of times rename has blocked due to IQ full
system.switch_cpus09.rename.IdleCycles       32749057                       # Number of cycles rename is idle
system.switch_cpus09.rename.LQFullEvents    210186432                       # Number of times rename has blocked due to LQ full
system.switch_cpus09.rename.ROBFullEvents       172743                       # Number of times rename has blocked due to ROB full
system.switch_cpus09.rename.RenameLookups    802267796                       # Number of register rename lookups that rename has made
system.switch_cpus09.rename.RenamedInsts    493595160                       # Number of instructions processed by rename
system.switch_cpus09.rename.RenamedOperands    503203836                       # Number of destination operands rename has renamed
system.switch_cpus09.rename.RunCycles        58375728                       # Number of cycles rename is running
system.switch_cpus09.rename.SQFullEvents     45084419                       # Number of times rename has blocked due to SQ full
system.switch_cpus09.rename.SquashCycles       872912                       # Number of cycles rename is squashing
system.switch_cpus09.rename.UnblockCycles    271720483                       # Number of cycles rename is unblocking
system.switch_cpus09.rename.UndoneMaps       89667856                       # Number of HB maps that are undone due to squashing
system.switch_cpus09.rename.int_rename_lookups    609144045                       # Number of integer rename lookups
system.switch_cpus09.rename.serializeStallCycles     40132779                       # count of cycles rename stalled for serializing inst
system.switch_cpus09.rename.serializingInsts       431937                       # count of serializing insts renamed
system.switch_cpus09.rename.skidInsts       139718609                       # count of insts added to the skid buffer
system.switch_cpus09.rename.tempSerializingInsts       417574                       # count of temporary serializing insts renamed
system.switch_cpus09.rename.vec_rename_lookups     13682172                       # Number of vector rename lookups
system.switch_cpus09.rob.rob_reads         1043675756                       # The number of ROB reads
system.switch_cpus09.rob.rob_writes         993720579                       # The number of ROB writes
system.switch_cpus09.timesIdled                    28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus09.vec_regfile_reads       10955161                       # number of vector regfile reads
system.switch_cpus09.vec_regfile_writes       5478993                       # number of vector regfile writes
system.switch_cpus10.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus10.branchPred.BTBHitPct    98.551300                       # BTB Hit Percentage
system.switch_cpus10.branchPred.BTBHits      34962546                       # Number of BTB hits
system.switch_cpus10.branchPred.BTBLookups     35476494                       # Number of BTB lookups
system.switch_cpus10.branchPred.RASInCorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus10.branchPred.condIncorrect       916631                       # Number of conditional branches incorrect
system.switch_cpus10.branchPred.condPredicted     73154864                       # Number of conditional branches predicted
system.switch_cpus10.branchPred.indirectHits       126508                       # Number of indirect target hits.
system.switch_cpus10.branchPred.indirectLookups       167585                       # Number of indirect predictor lookups.
system.switch_cpus10.branchPred.indirectMisses        41077                       # Number of indirect misses.
system.switch_cpus10.branchPred.lookups      81621820                       # Number of BP lookups
system.switch_cpus10.branchPred.usedRAS       3962970                       # Number of times the RAS was used to get a target.
system.switch_cpus10.branchPredindirectMispredicted           64                       # Number of mispredicted indirect branches.
system.switch_cpus10.cc_regfile_reads       126872265                       # number of cc regfile reads
system.switch_cpus10.cc_regfile_writes      126622131                       # number of cc regfile writes
system.switch_cpus10.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus10.commit.branchMispredicts       863269                       # The number of times a branch was mispredicted
system.switch_cpus10.commit.branches         63763631                       # Number of branches committed
system.switch_cpus10.commit.bw_lim_events     31419169                       # number cycles where commit BW limit reached
system.switch_cpus10.commit.commitNonSpecStalls       369107                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus10.commit.commitSquashedInsts     85667672                       # The number of squashed insts skipped by commit
system.switch_cpus10.commit.committedInsts    331031549                       # Number of instructions committed
system.switch_cpus10.commit.committedOps    405421723                       # Number of ops (including micro ops) committed
system.switch_cpus10.commit.committed_per_cycle::samples    583850325                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::mean     0.694393                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::stdev     2.002664                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::0    494567519     84.71%     84.71% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::1     22794206      3.90%     88.61% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::2     11857669      2.03%     90.64% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::3      5949827      1.02%     91.66% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::4      5837010      1.00%     92.66% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::5      6153724      1.05%     93.72% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::6      1305721      0.22%     93.94% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::7      3965480      0.68%     94.62% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::8     31419169      5.38%    100.00% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus10.commit.committed_per_cycle::total    583850325                       # Number of insts commited each cycle
system.switch_cpus10.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus10.commit.function_calls      2896199                       # Number of function calls committed.
system.switch_cpus10.commit.int_insts       369995368                       # Number of committed integer instructions.
system.switch_cpus10.commit.loads            95633538                       # Number of loads committed
system.switch_cpus10.commit.membars            510452                       # Number of memory barriers committed
system.switch_cpus10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IntAlu    228450301     56.35%     56.35% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IntMult     12869856      3.17%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IntDiv         1416      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAddAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShift            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShiftAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdReduceAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAes            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdAesMix            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha1Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha256Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShaSigma2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdShaSigma3            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::SimdPredAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::MemRead     95633538     23.59%     83.11% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::MemWrite     68466612     16.89%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus10.commit.op_class_0::total    405421723                       # Class of committed instruction
system.switch_cpus10.commit.refs            164100150                       # Number of memory references committed
system.switch_cpus10.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus10.commit.vec_insts        16363416                       # Number of committed Vector instructions.
system.switch_cpus10.committedInsts         331031549                       # Number of Instructions Simulated
system.switch_cpus10.committedOps           405421723                       # Number of Ops (including micro ops) Simulated
system.switch_cpus10.cpi                     1.797435                       # CPI: Cycles Per Instruction
system.switch_cpus10.cpi_total               1.797435                       # CPI: Total CPI of All Threads
system.switch_cpus10.decode.BlockedCycles    502059280                       # Number of cycles decode is blocked
system.switch_cpus10.decode.BranchMispred        53377                       # Number of times decode detected a branch misprediction
system.switch_cpus10.decode.BranchResolved     33346962                       # Number of times decode resolved a branch
system.switch_cpus10.decode.DecodedInsts    499183462                       # Number of instructions handled by decode
system.switch_cpus10.decode.IdleCycles       23054331                       # Number of cycles decode is idle
system.switch_cpus10.decode.RunCycles        43823205                       # Number of cycles decode is running
system.switch_cpus10.decode.SquashCycles       870803                       # Number of cycles decode is squashing
system.switch_cpus10.decode.SquashedInsts        51564                       # Number of squashed instructions handled by decode
system.switch_cpus10.decode.UnblockCycles     25199488                       # Number of cycles decode is unblocking
system.switch_cpus10.dtb.accesses                   0                       # DTB accesses
system.switch_cpus10.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus10.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.dtb.hits                       0                       # DTB hits
system.switch_cpus10.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus10.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus10.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus10.dtb.misses                     0                       # DTB misses
system.switch_cpus10.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.fetch.Branches          81621820                       # Number of branches that fetch encountered
system.switch_cpus10.fetch.CacheLines        52592352                       # Number of cache lines fetched
system.switch_cpus10.fetch.Cycles           540742796                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus10.fetch.IcacheSquashes       126384                       # Number of outstanding Icache misses that were squashed
system.switch_cpus10.fetch.IcacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR
system.switch_cpus10.fetch.Insts            431480858                       # Number of instructions fetch has processed
system.switch_cpus10.fetch.MiscStallCycles           13                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus10.fetch.SquashCycles       1848330                       # Number of cycles fetch has spent squashing
system.switch_cpus10.fetch.branchRate        0.137178                       # Number of branch fetches per cycle
system.switch_cpus10.fetch.icacheStallCycles     53340133                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus10.fetch.predictedBranches     39052024                       # Number of branches that fetch has predicted taken
system.switch_cpus10.fetch.rate              0.725169                       # Number of inst fetches per cycle
system.switch_cpus10.fetch.rateDist::samples    595007111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::mean     0.887905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::stdev     2.251135                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::0      496185992     83.39%     83.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::1        8257125      1.39%     84.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::2       13018210      2.19%     86.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::3       10338381      1.74%     88.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::4        7778808      1.31%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::5        7108414      1.19%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::6        6789259      1.14%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::7        8639079      1.45%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::8       36891843      6.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.fetch.rateDist::total    595007111                       # Number of instructions fetched each cycle (Total)
system.switch_cpus10.idleCycles                   523                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus10.iew.branchMispredicts       877636                       # Number of branch mispredicts detected at execute
system.switch_cpus10.iew.exec_branches       70145580                       # Number of branches executed
system.switch_cpus10.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus10.iew.exec_rate           0.814684                       # Inst execution rate
system.switch_cpus10.iew.exec_refs          207605691                       # number of memory reference insts executed
system.switch_cpus10.iew.exec_stores         76329761                       # Number of stores executed
system.switch_cpus10.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus10.iew.iewBlockCycles      29975151                       # Number of cycles IEW is blocking
system.switch_cpus10.iew.iewDispLoadInsts    115240244                       # Number of dispatched load instructions
system.switch_cpus10.iew.iewDispNonSpecInsts       414598                       # Number of dispatched non-speculative instructions
system.switch_cpus10.iew.iewDispSquashedInsts        82347                       # Number of squashed instructions skipped by dispatch
system.switch_cpus10.iew.iewDispStoreInsts     83552746                       # Number of dispatched store instructions
system.switch_cpus10.iew.iewDispatchedInsts    490337509                       # Number of instructions dispatched to IQ
system.switch_cpus10.iew.iewExecLoadInsts    131275930                       # Number of load instructions executed
system.switch_cpus10.iew.iewExecSquashedInsts       623014                       # Number of squashed instructions skipped in execute
system.switch_cpus10.iew.iewExecutedInsts    484743332                       # Number of executed instructions
system.switch_cpus10.iew.iewIQFullEvents      1042960                       # Number of times the IQ has become full, causing a stall
system.switch_cpus10.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus10.iew.iewLSQFullEvents    144464101                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus10.iew.iewSquashCycles       870803                       # Number of cycles IEW is squashing
system.switch_cpus10.iew.iewUnblockCycles    145976155                       # Number of cycles IEW is unblocking
system.switch_cpus10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus10.iew.lsq.thread0.cacheBlocked       109579                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus10.iew.lsq.thread0.forwLoads      9178278                       # Number of loads that had data forwarded from stores
system.switch_cpus10.iew.lsq.thread0.ignoredResponses         1426                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus10.iew.lsq.thread0.memOrderViolation        12661                       # Number of memory ordering violations
system.switch_cpus10.iew.lsq.thread0.rescheduledLoads     22989732                       # Number of loads that were rescheduled
system.switch_cpus10.iew.lsq.thread0.squashedLoads     19606677                       # Number of loads squashed
system.switch_cpus10.iew.lsq.thread0.squashedStores     15086110                       # Number of stores squashed
system.switch_cpus10.iew.memOrderViolationEvents        12661                       # Number of memory order violations
system.switch_cpus10.iew.predictedNotTakenIncorrect       616469                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus10.iew.predictedTakenIncorrect       261167                       # Number of branches that were predicted taken incorrectly
system.switch_cpus10.iew.wb_consumers       500730231                       # num instructions consuming a value
system.switch_cpus10.iew.wb_count           460381147                       # cumulative count of insts written-back
system.switch_cpus10.iew.wb_fanout           0.538813                       # average fanout of values written-back
system.switch_cpus10.iew.wb_producers       269800014                       # num instructions producing a value
system.switch_cpus10.iew.wb_rate             0.773740                       # insts written-back per cycle
system.switch_cpus10.iew.wb_sent            460533569                       # cumulative count of insts sent to commit
system.switch_cpus10.int_regfile_reads      591965480                       # number of integer regfile reads
system.switch_cpus10.int_regfile_writes     338443943                       # number of integer regfile writes
system.switch_cpus10.ipc                     0.556348                       # IPC: Instructions Per Cycle
system.switch_cpus10.ipc_total               0.556348                       # IPC: Total IPC of All Threads
system.switch_cpus10.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IntAlu    262758243     54.14%     54.14% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IntMult     14716593      3.03%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IntDiv         1416      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAddAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShift            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAes            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdAesMix            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::SimdPredAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::MemRead    131484519     27.09%     84.26% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::MemWrite     76405579     15.74%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus10.iq.FU_type_0::total    485366350                       # Type of FU issued
system.switch_cpus10.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus10.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus10.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus10.iq.fu_busy_cnt           9868037                       # FU busy when requested
system.switch_cpus10.iq.fu_busy_rate         0.020331                       # FU busy rate (busy events/executed inst)
system.switch_cpus10.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IntAlu        423538      4.29%      4.29% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IntMult        88488      0.90%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IntDiv             0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatAdd            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatCmp            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatCvt            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMult            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMultAcc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatDiv            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMisc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatSqrt            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAdd            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAddAcc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAlu            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdCmp            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdCvt            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdMisc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdMult            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdMultAcc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShift            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShiftAcc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdDiv            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSqrt            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatAdd            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatAlu            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatCmp            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatCvt            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatDiv            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatMisc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatMult            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatSqrt            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdReduceAdd            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdReduceAlu            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdReduceCmp            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAes            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdAesMix            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha1Hash            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha1Hash2            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha256Hash            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdSha256Hash2            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShaSigma2            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdShaSigma3            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::SimdPredAlu            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::MemRead      7522658     76.23%     81.42% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::MemWrite      1833353     18.58%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus10.iq.int_alu_accesses    475844829                       # Number of integer alu accesses
system.switch_cpus10.iq.int_inst_queue_reads   1537017711                       # Number of integer instruction queue reads
system.switch_cpus10.iq.int_inst_queue_wakeup_accesses    443953909                       # Number of integer instruction queue wakeup accesses
system.switch_cpus10.iq.int_inst_queue_writes    550727513                       # Number of integer instruction queue writes
system.switch_cpus10.iq.iqInstsAdded        489920381                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus10.iq.iqInstsIssued       485366350                       # Number of instructions issued
system.switch_cpus10.iq.iqNonSpecInstsAdded       417128                       # Number of non-speculative instructions added to the IQ
system.switch_cpus10.iq.iqSquashedInstsExamined     84915658                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus10.iq.iqSquashedInstsIssued       181057                       # Number of squashed instructions issued
system.switch_cpus10.iq.iqSquashedNonSpecRemoved        48021                       # Number of squashed non-spec instructions that were removed
system.switch_cpus10.iq.iqSquashedOperandsExamined     58451436                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus10.iq.issued_per_cycle::samples    595007111                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::mean     0.815732                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::stdev     1.680775                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::0    429241762     72.14%     72.14% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::1     54124484      9.10%     81.24% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::2     33488862      5.63%     86.87% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::3     21569670      3.63%     90.49% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::4     22195303      3.73%     94.22% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::5     14458670      2.43%     96.65% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::6      8404295      1.41%     98.06% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::7      4137720      0.70%     98.76% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::8      7386345      1.24%    100.00% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus10.iq.issued_per_cycle::total    595007111                       # Number of insts issued each cycle
system.switch_cpus10.iq.rate                 0.815731                       # Inst issue rate
system.switch_cpus10.iq.vec_alu_accesses     19389558                       # Number of vector alu accesses
system.switch_cpus10.iq.vec_inst_queue_reads     38771190                       # Number of vector instruction queue reads
system.switch_cpus10.iq.vec_inst_queue_wakeup_accesses     16427238                       # Number of vector instruction queue wakeup accesses
system.switch_cpus10.iq.vec_inst_queue_writes     24537184                       # Number of vector instruction queue writes
system.switch_cpus10.itb.accesses                   0                       # DTB accesses
system.switch_cpus10.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus10.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.itb.hits                       0                       # DTB hits
system.switch_cpus10.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus10.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus10.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus10.itb.misses                     0                       # DTB misses
system.switch_cpus10.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus10.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.memDep0.conflictingLoads     22296211                       # Number of conflicting loads.
system.switch_cpus10.memDep0.conflictingStores     15982203                       # Number of conflicting stores.
system.switch_cpus10.memDep0.insertedLoads    115240244                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus10.memDep0.insertedStores     83552746                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus10.misc_regfile_reads     586934969                       # number of misc regfile reads
system.switch_cpus10.misc_regfile_writes      1470627                       # number of misc regfile writes
system.switch_cpus10.numCycles              595007634                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.quiesceCycles                839                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus10.rename.BlockCycles     190799125                       # Number of cycles rename is blocking
system.switch_cpus10.rename.CommittedMaps    413460884                       # Number of HB maps that are committed
system.switch_cpus10.rename.IQFullEvents     20564365                       # Number of times rename has blocked due to IQ full
system.switch_cpus10.rename.IdleCycles       32734070                       # Number of cycles rename is idle
system.switch_cpus10.rename.LQFullEvents    209815371                       # Number of times rename has blocked due to LQ full
system.switch_cpus10.rename.ROBFullEvents       171630                       # Number of times rename has blocked due to ROB full
system.switch_cpus10.rename.RenameLookups    801898848                       # Number of register rename lookups that rename has made
system.switch_cpus10.rename.RenamedInsts    493390996                       # Number of instructions processed by rename
system.switch_cpus10.rename.RenamedOperands    502983579                       # Number of destination operands rename has renamed
system.switch_cpus10.rename.RunCycles        58340470                       # Number of cycles rename is running
system.switch_cpus10.rename.SQFullEvents     45210220                       # Number of times rename has blocked due to SQ full
system.switch_cpus10.rename.SquashCycles       870803                       # Number of cycles rename is squashing
system.switch_cpus10.rename.UnblockCycles    271472257                       # Number of cycles rename is unblocking
system.switch_cpus10.rename.UndoneMaps       89522556                       # Number of HB maps that are undone due to squashing
system.switch_cpus10.rename.int_rename_lookups    608882417                       # Number of integer rename lookups
system.switch_cpus10.rename.serializeStallCycles     40790380                       # count of cycles rename stalled for serializing inst
system.switch_cpus10.rename.serializingInsts       435633                       # count of serializing insts renamed
system.switch_cpus10.rename.skidInsts       139727596                       # count of insts added to the skid buffer
system.switch_cpus10.rename.tempSerializingInsts       421167                       # count of temporary serializing insts renamed
system.switch_cpus10.rename.vec_rename_lookups     13669097                       # Number of vector rename lookups
system.switch_cpus10.rob.rob_reads         1043517548                       # The number of ROB reads
system.switch_cpus10.rob.rob_writes         993337476                       # The number of ROB writes
system.switch_cpus10.timesIdled                    24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus10.vec_regfile_reads       10951632                       # number of vector regfile reads
system.switch_cpus10.vec_regfile_writes       5477231                       # number of vector regfile writes
system.switch_cpus11.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus11.branchPred.BTBHitPct    98.510894                       # BTB Hit Percentage
system.switch_cpus11.branchPred.BTBHits      34950759                       # Number of BTB hits
system.switch_cpus11.branchPred.BTBLookups     35479080                       # Number of BTB lookups
system.switch_cpus11.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus11.branchPred.condIncorrect       916287                       # Number of conditional branches incorrect
system.switch_cpus11.branchPred.condPredicted     73134450                       # Number of conditional branches predicted
system.switch_cpus11.branchPred.indirectHits       127584                       # Number of indirect target hits.
system.switch_cpus11.branchPred.indirectLookups       169045                       # Number of indirect predictor lookups.
system.switch_cpus11.branchPred.indirectMisses        41461                       # Number of indirect misses.
system.switch_cpus11.branchPred.lookups      81602881                       # Number of BP lookups
system.switch_cpus11.branchPred.usedRAS       3960829                       # Number of times the RAS was used to get a target.
system.switch_cpus11.branchPredindirectMispredicted           67                       # Number of mispredicted indirect branches.
system.switch_cpus11.cc_regfile_reads       126841485                       # number of cc regfile reads
system.switch_cpus11.cc_regfile_writes      126587982                       # number of cc regfile writes
system.switch_cpus11.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus11.commit.branchMispredicts       862567                       # The number of times a branch was mispredicted
system.switch_cpus11.commit.branches         63767295                       # Number of branches committed
system.switch_cpus11.commit.bw_lim_events     31400092                       # number cycles where commit BW limit reached
system.switch_cpus11.commit.commitNonSpecStalls       370464                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus11.commit.commitSquashedInsts     85513825                       # The number of squashed insts skipped by commit
system.switch_cpus11.commit.committedInsts    331024121                       # Number of instructions committed
system.switch_cpus11.commit.committedOps    405404079                       # Number of ops (including micro ops) committed
system.switch_cpus11.commit.committed_per_cycle::samples    583869458                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::mean     0.694340                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::stdev     2.002287                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::0    494539728     84.70%     84.70% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::1     22826647      3.91%     88.61% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::2     11878119      2.03%     90.64% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::3      5948939      1.02%     91.66% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::4      5839646      1.00%     92.66% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::5      6159097      1.05%     93.72% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::6      1320758      0.23%     93.94% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::7      3956432      0.68%     94.62% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::8     31400092      5.38%    100.00% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus11.commit.committed_per_cycle::total    583869458                       # Number of insts commited each cycle
system.switch_cpus11.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus11.commit.function_calls      2896176                       # Number of function calls committed.
system.switch_cpus11.commit.int_insts       369975408                       # Number of committed integer instructions.
system.switch_cpus11.commit.loads            95619933                       # Number of loads committed
system.switch_cpus11.commit.membars            512170                       # Number of memory barriers committed
system.switch_cpus11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IntAlu    228456616     56.35%     56.35% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IntMult     12866635      3.17%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IntDiv         1420      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatAdd            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatCmp            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatCvt            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMult            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMultAcc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatDiv            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMisc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatSqrt            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAdd            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAddAcc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAlu            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdCmp            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdCvt            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdMisc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdMult            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdMultAcc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShift            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShiftAcc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdDiv            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSqrt            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatAdd            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatAlu            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatCmp            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatCvt            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatDiv            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatMisc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatMult            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdReduceAdd            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdReduceAlu            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdReduceCmp            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAes            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdAesMix            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha1Hash            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha256Hash            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShaSigma2            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdShaSigma3            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::SimdPredAlu            0      0.00%     59.53% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::MemRead     95619933     23.59%     83.11% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::MemWrite     68459475     16.89%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus11.commit.op_class_0::total    405404079                       # Class of committed instruction
system.switch_cpus11.commit.refs            164079408                       # Number of memory references committed
system.switch_cpus11.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus11.commit.vec_insts        16358145                       # Number of committed Vector instructions.
system.switch_cpus11.committedInsts         331024121                       # Number of Instructions Simulated
system.switch_cpus11.committedOps           405404079                       # Number of Ops (including micro ops) Simulated
system.switch_cpus11.cpi                     1.797475                       # CPI: Cycles Per Instruction
system.switch_cpus11.cpi_total               1.797475                       # CPI: Total CPI of All Threads
system.switch_cpus11.decode.BlockedCycles    502043405                       # Number of cycles decode is blocked
system.switch_cpus11.decode.BranchMispred        53746                       # Number of times decode detected a branch misprediction
system.switch_cpus11.decode.BranchResolved     33337018                       # Number of times decode resolved a branch
system.switch_cpus11.decode.DecodedInsts    499001397                       # Number of instructions handled by decode
system.switch_cpus11.decode.IdleCycles       23074997                       # Number of cycles decode is idle
system.switch_cpus11.decode.RunCycles        43850969                       # Number of cycles decode is running
system.switch_cpus11.decode.SquashCycles       870090                       # Number of cycles decode is squashing
system.switch_cpus11.decode.SquashedInsts        52367                       # Number of squashed instructions handled by decode
system.switch_cpus11.decode.UnblockCycles     25167181                       # Number of cycles decode is unblocking
system.switch_cpus11.dtb.accesses                   0                       # DTB accesses
system.switch_cpus11.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus11.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.dtb.hits                       0                       # DTB hits
system.switch_cpus11.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus11.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus11.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus11.dtb.misses                     0                       # DTB misses
system.switch_cpus11.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.fetch.Branches          81602881                       # Number of branches that fetch encountered
system.switch_cpus11.fetch.CacheLines        52576404                       # Number of cache lines fetched
system.switch_cpus11.fetch.Cycles           540759128                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus11.fetch.IcacheSquashes       126683                       # Number of outstanding Icache misses that were squashed
system.switch_cpus11.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.switch_cpus11.fetch.Insts            431321323                       # Number of instructions fetch has processed
system.switch_cpus11.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus11.fetch.SquashCycles       1847620                       # Number of cycles fetch has spent squashing
system.switch_cpus11.fetch.branchRate        0.137146                       # Number of branch fetches per cycle
system.switch_cpus11.fetch.icacheStallCycles     53323690                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus11.fetch.predictedBranches     39039172                       # Number of branches that fetch has predicted taken
system.switch_cpus11.fetch.rate              0.724901                       # Number of inst fetches per cycle
system.switch_cpus11.fetch.rateDist::samples    595006644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::mean     0.887550                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::stdev     2.250829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::0      496226790     83.40%     83.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::1        8262265      1.39%     84.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::2       13010419      2.19%     86.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::3       10333699      1.74%     88.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::4        7761740      1.30%     90.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::5        7106213      1.19%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::6        6785428      1.14%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::7        8637152      1.45%     93.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::8       36882938      6.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.fetch.rateDist::total    595006644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus11.idleCycles                   792                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus11.iew.branchMispredicts       876900                       # Number of branch mispredicts detected at execute
system.switch_cpus11.iew.exec_branches       70131202                       # Number of branches executed
system.switch_cpus11.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus11.iew.exec_rate           0.814399                       # Inst execution rate
system.switch_cpus11.iew.exec_refs          207509312                       # number of memory reference insts executed
system.switch_cpus11.iew.exec_stores         76312173                       # Number of stores executed
system.switch_cpus11.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus11.iew.iewBlockCycles      29986722                       # Number of cycles IEW is blocking
system.switch_cpus11.iew.iewDispLoadInsts    115191114                       # Number of dispatched load instructions
system.switch_cpus11.iew.iewDispNonSpecInsts       416119                       # Number of dispatched non-speculative instructions
system.switch_cpus11.iew.iewDispSquashedInsts        82960                       # Number of squashed instructions skipped by dispatch
system.switch_cpus11.iew.iewDispStoreInsts     83520924                       # Number of dispatched store instructions
system.switch_cpus11.iew.iewDispatchedInsts    490172590                       # Number of instructions dispatched to IQ
system.switch_cpus11.iew.iewExecLoadInsts    131197139                       # Number of load instructions executed
system.switch_cpus11.iew.iewExecSquashedInsts       622656                       # Number of squashed instructions skipped in execute
system.switch_cpus11.iew.iewExecutedInsts    484573459                       # Number of executed instructions
system.switch_cpus11.iew.iewIQFullEvents      1045553                       # Number of times the IQ has become full, causing a stall
system.switch_cpus11.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus11.iew.iewLSQFullEvents    144443778                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus11.iew.iewSquashCycles       870090                       # Number of cycles IEW is squashing
system.switch_cpus11.iew.iewUnblockCycles    145951023                       # Number of cycles IEW is unblocking
system.switch_cpus11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus11.iew.lsq.thread0.cacheBlocked       112993                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus11.iew.lsq.thread0.forwLoads      9174813                       # Number of loads that had data forwarded from stores
system.switch_cpus11.iew.lsq.thread0.ignoredResponses         1453                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus11.iew.lsq.thread0.memOrderViolation        12546                       # Number of memory ordering violations
system.switch_cpus11.iew.lsq.thread0.rescheduledLoads     22946714                       # Number of loads that were rescheduled
system.switch_cpus11.iew.lsq.thread0.squashedLoads     19571148                       # Number of loads squashed
system.switch_cpus11.iew.lsq.thread0.squashedStores     15061424                       # Number of stores squashed
system.switch_cpus11.iew.memOrderViolationEvents        12546                       # Number of memory order violations
system.switch_cpus11.iew.predictedNotTakenIncorrect       615721                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus11.iew.predictedTakenIncorrect       261179                       # Number of branches that were predicted taken incorrectly
system.switch_cpus11.iew.wb_consumers       500563276                       # num instructions consuming a value
system.switch_cpus11.iew.wb_count           460240853                       # cumulative count of insts written-back
system.switch_cpus11.iew.wb_fanout           0.538786                       # average fanout of values written-back
system.switch_cpus11.iew.wb_producers       269696521                       # num instructions producing a value
system.switch_cpus11.iew.wb_rate             0.773504                       # insts written-back per cycle
system.switch_cpus11.iew.wb_sent            460393298                       # cumulative count of insts sent to commit
system.switch_cpus11.int_regfile_reads      591761690                       # number of integer regfile reads
system.switch_cpus11.int_regfile_writes     338322535                       # number of integer regfile writes
system.switch_cpus11.ipc                     0.556336                       # IPC: Instructions Per Cycle
system.switch_cpus11.ipc_total               0.556336                       # IPC: Total IPC of All Threads
system.switch_cpus11.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IntAlu    262691138     54.14%     54.14% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IntMult     14708287      3.03%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IntDiv         1420      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatAdd            1      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatCmp           41      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatDiv           10      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMisc           97      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAddAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShift            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAes            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdAesMix            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::SimdPredAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::MemRead    131407011     27.08%     84.26% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::MemWrite     76388110     15.74%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus11.iq.FU_type_0::total    485196115                       # Type of FU issued
system.switch_cpus11.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus11.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus11.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus11.iq.fu_busy_cnt           9858655                       # FU busy when requested
system.switch_cpus11.iq.fu_busy_rate         0.020319                       # FU busy rate (busy events/executed inst)
system.switch_cpus11.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IntAlu        428360      4.35%      4.35% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IntMult        89310      0.91%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IntDiv             0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatAdd            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatCmp            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatCvt            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMult            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMultAcc            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatDiv            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMisc           12      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatSqrt            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAdd            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAddAcc            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAlu            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdCmp            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdCvt            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdMisc            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdMult            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdMultAcc            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShift            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShiftAcc            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdDiv            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSqrt            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatAdd            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatAlu            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatCmp            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatCvt            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatDiv            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatMisc            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatMult            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatSqrt            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdReduceAdd            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdReduceAlu            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdReduceCmp            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAes            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdAesMix            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha1Hash            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha1Hash2            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha256Hash            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdSha256Hash2            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShaSigma2            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdShaSigma3            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::SimdPredAlu            0      0.00%      5.25% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::MemRead      7506788     76.14%     81.40% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::MemWrite      1834185     18.60%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus11.iq.int_alu_accesses    475669042                       # Number of integer alu accesses
system.switch_cpus11.iq.int_inst_queue_reads   1536674348                       # Number of integer instruction queue reads
system.switch_cpus11.iq.int_inst_queue_wakeup_accesses    443819388                       # Number of integer instruction queue wakeup accesses
system.switch_cpus11.iq.int_inst_queue_writes    550431457                       # Number of integer instruction queue writes
system.switch_cpus11.iq.iqInstsAdded        489753920                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus11.iq.iqInstsIssued       485196115                       # Number of instructions issued
system.switch_cpus11.iq.iqNonSpecInstsAdded       418670                       # Number of non-speculative instructions added to the IQ
system.switch_cpus11.iq.iqSquashedInstsExamined     84768374                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus11.iq.iqSquashedInstsIssued       179809                       # Number of squashed instructions issued
system.switch_cpus11.iq.iqSquashedNonSpecRemoved        48206                       # Number of squashed non-spec instructions that were removed
system.switch_cpus11.iq.iqSquashedOperandsExamined     58388470                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus11.iq.issued_per_cycle::samples    595006644                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::mean     0.815447                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::stdev     1.680615                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::0    429319799     72.15%     72.15% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::1     54089414      9.09%     81.24% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::2     33472539      5.63%     86.87% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::3     21567521      3.62%     90.49% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::4     22148370      3.72%     94.22% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::5     14475478      2.43%     96.65% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::6      8416877      1.41%     98.06% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::7      4146240      0.70%     98.76% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::8      7370406      1.24%    100.00% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus11.iq.issued_per_cycle::total    595006644                       # Number of insts issued each cycle
system.switch_cpus11.iq.rate                 0.815445                       # Inst issue rate
system.switch_cpus11.iq.vec_alu_accesses     19385728                       # Number of vector alu accesses
system.switch_cpus11.iq.vec_inst_queue_reads     38762990                       # Number of vector instruction queue reads
system.switch_cpus11.iq.vec_inst_queue_wakeup_accesses     16421465                       # Number of vector instruction queue wakeup accesses
system.switch_cpus11.iq.vec_inst_queue_writes     24521024                       # Number of vector instruction queue writes
system.switch_cpus11.itb.accesses                   0                       # DTB accesses
system.switch_cpus11.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus11.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.itb.hits                       0                       # DTB hits
system.switch_cpus11.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus11.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus11.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus11.itb.misses                     0                       # DTB misses
system.switch_cpus11.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus11.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.memDep0.conflictingLoads     22206955                       # Number of conflicting loads.
system.switch_cpus11.memDep0.conflictingStores     16025468                       # Number of conflicting stores.
system.switch_cpus11.memDep0.insertedLoads    115191114                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus11.memDep0.insertedStores     83520924                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus11.misc_regfile_reads     586732724                       # number of misc regfile reads
system.switch_cpus11.misc_regfile_writes      1475925                       # number of misc regfile writes
system.switch_cpus11.numCycles              595007436                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.quiesceCycles               1037                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus11.rename.BlockCycles     190417386                       # Number of cycles rename is blocking
system.switch_cpus11.rename.CommittedMaps    413446186                       # Number of HB maps that are committed
system.switch_cpus11.rename.IQFullEvents     20640917                       # Number of times rename has blocked due to IQ full
system.switch_cpus11.rename.IdleCycles       32732244                       # Number of cycles rename is idle
system.switch_cpus11.rename.LQFullEvents    209466621                       # Number of times rename has blocked due to LQ full
system.switch_cpus11.rename.ROBFullEvents       182811                       # Number of times rename has blocked due to ROB full
system.switch_cpus11.rename.RenameLookups    801593094                       # Number of register rename lookups that rename has made
system.switch_cpus11.rename.RenamedInsts    493215628                       # Number of instructions processed by rename
system.switch_cpus11.rename.RenamedOperands    502810064                       # Number of destination operands rename has renamed
system.switch_cpus11.rename.RunCycles        58359201                       # Number of cycles rename is running
system.switch_cpus11.rename.SQFullEvents     45952895                       # Number of times rename has blocked due to SQ full
system.switch_cpus11.rename.SquashCycles       870090                       # Number of cycles rename is squashing
system.switch_cpus11.rename.UnblockCycles    271839614                       # Number of cycles rename is unblocking
system.switch_cpus11.rename.UndoneMaps       89363740                       # Number of HB maps that are undone due to squashing
system.switch_cpus11.rename.int_rename_lookups    608648901                       # Number of integer rename lookups
system.switch_cpus11.rename.serializeStallCycles     40788107                       # count of cycles rename stalled for serializing inst
system.switch_cpus11.rename.serializingInsts       437169                       # count of serializing insts renamed
system.switch_cpus11.rename.skidInsts       139463641                       # count of insts added to the skid buffer
system.switch_cpus11.rename.tempSerializingInsts       422554                       # count of temporary serializing insts renamed
system.switch_cpus11.rename.vec_rename_lookups     13660757                       # Number of vector rename lookups
system.switch_cpus11.rob.rob_reads         1043384163                       # The number of ROB reads
system.switch_cpus11.rob.rob_writes         992974869                       # The number of ROB writes
system.switch_cpus11.timesIdled                    34                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus11.vec_regfile_reads       10947815                       # number of vector regfile reads
system.switch_cpus11.vec_regfile_writes       5475435                       # number of vector regfile writes
system.switch_cpus12.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus12.branchPred.BTBHitPct    98.571113                       # BTB Hit Percentage
system.switch_cpus12.branchPred.BTBHits      34993307                       # Number of BTB hits
system.switch_cpus12.branchPred.BTBLookups     35500570                       # Number of BTB lookups
system.switch_cpus12.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus12.branchPred.condIncorrect       914818                       # Number of conditional branches incorrect
system.switch_cpus12.branchPred.condPredicted     73236424                       # Number of conditional branches predicted
system.switch_cpus12.branchPred.indirectHits       124080                       # Number of indirect target hits.
system.switch_cpus12.branchPred.indirectLookups       163927                       # Number of indirect predictor lookups.
system.switch_cpus12.branchPred.indirectMisses        39847                       # Number of indirect misses.
system.switch_cpus12.branchPred.lookups      81686064                       # Number of BP lookups
system.switch_cpus12.branchPred.usedRAS       3966400                       # Number of times the RAS was used to get a target.
system.switch_cpus12.branchPredindirectMispredicted           63                       # Number of mispredicted indirect branches.
system.switch_cpus12.cc_regfile_reads       126980445                       # number of cc regfile reads
system.switch_cpus12.cc_regfile_writes      126740826                       # number of cc regfile writes
system.switch_cpus12.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus12.commit.branchMispredicts       862544                       # The number of times a branch was mispredicted
system.switch_cpus12.commit.branches         63820244                       # Number of branches committed
system.switch_cpus12.commit.bw_lim_events     31484372                       # number cycles where commit BW limit reached
system.switch_cpus12.commit.commitNonSpecStalls       359069                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus12.commit.commitSquashedInsts     85746711                       # The number of squashed insts skipped by commit
system.switch_cpus12.commit.committedInsts    331395007                       # Number of instructions committed
system.switch_cpus12.commit.committedOps    405902054                       # Number of ops (including micro ops) committed
system.switch_cpus12.commit.committed_per_cycle::samples    583844097                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::mean     0.695223                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::stdev     2.004151                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::0    494524965     84.70%     84.70% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::1     22776325      3.90%     88.60% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::2     11856141      2.03%     90.63% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::3      5933845      1.02%     91.65% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::4      5840633      1.00%     92.65% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::5      6159612      1.06%     93.71% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::6      1301084      0.22%     93.93% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::7      3967120      0.68%     94.61% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::8     31484372      5.39%    100.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus12.commit.committed_per_cycle::total    583844097                       # Number of insts commited each cycle
system.switch_cpus12.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus12.commit.function_calls      2898797                       # Number of function calls committed.
system.switch_cpus12.commit.int_insts       370441804                       # Number of committed integer instructions.
system.switch_cpus12.commit.loads            95801732                       # Number of loads committed
system.switch_cpus12.commit.membars            495640                       # Number of memory barriers committed
system.switch_cpus12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IntAlu    228639869     56.33%     56.33% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IntMult     12910765      3.18%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IntDiv         1384      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAddAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShift            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShiftAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdReduceAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAes            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdAesMix            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha1Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha256Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShaSigma2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdShaSigma3            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::SimdPredAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::MemRead     95801732     23.60%     83.11% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::MemWrite     68548304     16.89%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus12.commit.op_class_0::total    405902054                       # Class of committed instruction
system.switch_cpus12.commit.refs            164350036                       # Number of memory references committed
system.switch_cpus12.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus12.commit.vec_insts        16403808                       # Number of committed Vector instructions.
system.switch_cpus12.committedInsts         331395007                       # Number of Instructions Simulated
system.switch_cpus12.committedOps           405902054                       # Number of Ops (including micro ops) Simulated
system.switch_cpus12.cpi                     1.795463                       # CPI: Cycles Per Instruction
system.switch_cpus12.cpi_total               1.795463                       # CPI: Total CPI of All Threads
system.switch_cpus12.decode.BlockedCycles    502057157                       # Number of cycles decode is blocked
system.switch_cpus12.decode.BranchMispred        52295                       # Number of times decode detected a branch misprediction
system.switch_cpus12.decode.BranchResolved     33377301                       # Number of times decode resolved a branch
system.switch_cpus12.decode.DecodedInsts    499732118                       # Number of instructions handled by decode
system.switch_cpus12.decode.IdleCycles       23021305                       # Number of cycles decode is idle
system.switch_cpus12.decode.RunCycles        43770521                       # Number of cycles decode is running
system.switch_cpus12.decode.SquashCycles       870052                       # Number of cycles decode is squashing
system.switch_cpus12.decode.SquashedInsts        51219                       # Number of squashed instructions handled by decode
system.switch_cpus12.decode.UnblockCycles     25287898                       # Number of cycles decode is unblocking
system.switch_cpus12.dtb.accesses                   0                       # DTB accesses
system.switch_cpus12.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus12.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.dtb.hits                       0                       # DTB hits
system.switch_cpus12.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus12.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus12.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus12.dtb.misses                     0                       # DTB misses
system.switch_cpus12.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.fetch.Branches          81686064                       # Number of branches that fetch encountered
system.switch_cpus12.fetch.CacheLines        52615615                       # Number of cache lines fetched
system.switch_cpus12.fetch.Cycles           540723358                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus12.fetch.IcacheSquashes       126444                       # Number of outstanding Icache misses that were squashed
system.switch_cpus12.fetch.IcacheWaitRetryStallCycles           19                       # Number of stall cycles due to full MSHR
system.switch_cpus12.fetch.Insts            431901520                       # Number of instructions fetch has processed
system.switch_cpus12.fetch.MiscStallCycles           35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus12.fetch.SquashCycles       1844652                       # Number of cycles fetch has spent squashing
system.switch_cpus12.fetch.branchRate        0.137286                       # Number of branch fetches per cycle
system.switch_cpus12.fetch.icacheStallCycles     53361204                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus12.fetch.predictedBranches     39083787                       # Number of branches that fetch has predicted taken
system.switch_cpus12.fetch.rate              0.725876                       # Number of inst fetches per cycle
system.switch_cpus12.fetch.rateDist::samples    595006942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::mean     0.888824                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::stdev     2.252172                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::0      496088904     83.38%     83.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::1        8252932      1.39%     84.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::2       13047230      2.19%     86.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::3       10352947      1.74%     88.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::4        7780364      1.31%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::5        7102035      1.19%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::6        6795809      1.14%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::7        8650254      1.45%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::8       36936467      6.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.fetch.rateDist::total    595006942                       # Number of instructions fetched each cycle (Total)
system.switch_cpus12.idleCycles                   665                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus12.iew.branchMispredicts       876796                       # Number of branch mispredicts detected at execute
system.switch_cpus12.iew.exec_branches       70187061                       # Number of branches executed
system.switch_cpus12.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus12.iew.exec_rate           0.815628                       # Inst execution rate
system.switch_cpus12.iew.exec_refs          207947258                       # number of memory reference insts executed
system.switch_cpus12.iew.exec_stores         76424347                       # Number of stores executed
system.switch_cpus12.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus12.iew.iewBlockCycles      30117347                       # Number of cycles IEW is blocking
system.switch_cpus12.iew.iewDispLoadInsts    115440771                       # Number of dispatched load instructions
system.switch_cpus12.iew.iewDispNonSpecInsts       403226                       # Number of dispatched non-speculative instructions
system.switch_cpus12.iew.iewDispSquashedInsts        77215                       # Number of squashed instructions skipped by dispatch
system.switch_cpus12.iew.iewDispStoreInsts     83653865                       # Number of dispatched store instructions
system.switch_cpus12.iew.iewDispatchedInsts    490906282                       # Number of instructions dispatched to IQ
system.switch_cpus12.iew.iewExecLoadInsts    131522911                       # Number of load instructions executed
system.switch_cpus12.iew.iewExecSquashedInsts       620117                       # Number of squashed instructions skipped in execute
system.switch_cpus12.iew.iewExecutedInsts    485305034                       # Number of executed instructions
system.switch_cpus12.iew.iewIQFullEvents      1037423                       # Number of times the IQ has become full, causing a stall
system.switch_cpus12.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus12.iew.iewLSQFullEvents    144569194                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus12.iew.iewSquashCycles       870052                       # Number of cycles IEW is squashing
system.switch_cpus12.iew.iewUnblockCycles    146079880                       # Number of cycles IEW is unblocking
system.switch_cpus12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus12.iew.lsq.thread0.cacheBlocked       109293                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus12.iew.lsq.thread0.forwLoads      9196346                       # Number of loads that had data forwarded from stores
system.switch_cpus12.iew.lsq.thread0.ignoredResponses         1400                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus12.iew.lsq.thread0.memOrderViolation        12650                       # Number of memory ordering violations
system.switch_cpus12.iew.lsq.thread0.rescheduledLoads     23060490                       # Number of loads that were rescheduled
system.switch_cpus12.iew.lsq.thread0.squashedLoads     19639006                       # Number of loads squashed
system.switch_cpus12.iew.lsq.thread0.squashedStores     15105537                       # Number of stores squashed
system.switch_cpus12.iew.memOrderViolationEvents        12650                       # Number of memory order violations
system.switch_cpus12.iew.predictedNotTakenIncorrect       617615                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus12.iew.predictedTakenIncorrect       259181                       # Number of branches that were predicted taken incorrectly
system.switch_cpus12.iew.wb_consumers       501400376                       # num instructions consuming a value
system.switch_cpus12.iew.wb_count           460862939                       # cumulative count of insts written-back
system.switch_cpus12.iew.wb_fanout           0.538766                       # average fanout of values written-back
system.switch_cpus12.iew.wb_producers       270137411                       # num instructions producing a value
system.switch_cpus12.iew.wb_rate             0.774550                       # insts written-back per cycle
system.switch_cpus12.iew.wb_sent            461013833                       # cumulative count of insts sent to commit
system.switch_cpus12.int_regfile_reads      592706475                       # number of integer regfile reads
system.switch_cpus12.int_regfile_writes     338811817                       # number of integer regfile writes
system.switch_cpus12.ipc                     0.556959                       # IPC: Instructions Per Cycle
system.switch_cpus12.ipc_total               0.556959                       # IPC: Total IPC of All Threads
system.switch_cpus12.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IntAlu    262933568     54.11%     54.11% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IntMult     14758767      3.04%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IntDiv         1384      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAddAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShift            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAes            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdAesMix            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::SimdPredAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::MemRead    131732061     27.11%     84.26% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::MemWrite     76499371     15.74%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus12.iq.FU_type_0::total    485925151                       # Type of FU issued
system.switch_cpus12.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus12.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus12.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus12.iq.fu_busy_cnt           9867033                       # FU busy when requested
system.switch_cpus12.iq.fu_busy_rate         0.020306                       # FU busy rate (busy events/executed inst)
system.switch_cpus12.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IntAlu        416085      4.22%      4.22% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IntMult        89345      0.91%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IntDiv             0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatAdd            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatCmp            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatCvt            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMult            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMultAcc            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatDiv            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMisc            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatSqrt            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAdd            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAddAcc            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAlu            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdCmp            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdCvt            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdMisc            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdMult            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdMultAcc            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShift            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShiftAcc            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdDiv            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSqrt            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatAdd            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatAlu            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatCmp            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatCvt            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatDiv            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatMisc            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatMult            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatSqrt            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdReduceAdd            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdReduceAlu            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdReduceCmp            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAes            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdAesMix            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha1Hash            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha1Hash2            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha256Hash            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdSha256Hash2            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShaSigma2            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdShaSigma3            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::SimdPredAlu            0      0.00%      5.12% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::MemRead      7533940     76.35%     81.48% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::MemWrite      1827663     18.52%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus12.iq.int_alu_accesses    476355467                       # Number of integer alu accesses
system.switch_cpus12.iq.int_inst_queue_reads   1538040727                       # Number of integer instruction queue reads
system.switch_cpus12.iq.int_inst_queue_wakeup_accesses    444395045                       # Number of integer instruction queue wakeup accesses
system.switch_cpus12.iq.int_inst_queue_writes    551319436                       # Number of integer instruction queue writes
system.switch_cpus12.iq.iqInstsAdded        490500598                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus12.iq.iqInstsIssued       485925151                       # Number of instructions issued
system.switch_cpus12.iq.iqNonSpecInstsAdded       405684                       # Number of non-speculative instructions added to the IQ
system.switch_cpus12.iq.iqSquashedInstsExamined     85004089                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus12.iq.iqSquashedInstsIssued       181648                       # Number of squashed instructions issued
system.switch_cpus12.iq.iqSquashedNonSpecRemoved        46615                       # Number of squashed non-spec instructions that were removed
system.switch_cpus12.iq.iqSquashedOperandsExamined     58624053                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus12.iq.issued_per_cycle::samples    595006942                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::mean     0.816671                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::stdev     1.681369                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::0    428998585     72.10%     72.10% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::1     54222069      9.11%     81.21% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::2     33588813      5.65%     86.86% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::3     21571248      3.63%     90.48% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::4     22193116      3.73%     94.21% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::5     14495977      2.44%     96.65% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::6      8403528      1.41%     98.06% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::7      4130653      0.69%     98.76% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::8      7402953      1.24%    100.00% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus12.iq.issued_per_cycle::total    595006942                       # Number of insts issued each cycle
system.switch_cpus12.iq.rate                 0.816670                       # Inst issue rate
system.switch_cpus12.iq.vec_alu_accesses     19436717                       # Number of vector alu accesses
system.switch_cpus12.iq.vec_inst_queue_reads     38865198                       # Number of vector instruction queue reads
system.switch_cpus12.iq.vec_inst_queue_wakeup_accesses     16467894                       # Number of vector instruction queue wakeup accesses
system.switch_cpus12.iq.vec_inst_queue_writes     24602456                       # Number of vector instruction queue writes
system.switch_cpus12.itb.accesses                   0                       # DTB accesses
system.switch_cpus12.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus12.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.itb.hits                       0                       # DTB hits
system.switch_cpus12.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus12.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus12.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus12.itb.misses                     0                       # DTB misses
system.switch_cpus12.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus12.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.memDep0.conflictingLoads     22353808                       # Number of conflicting loads.
system.switch_cpus12.memDep0.conflictingStores     16084332                       # Number of conflicting stores.
system.switch_cpus12.memDep0.insertedLoads    115440771                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus12.memDep0.insertedStores     83653865                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus12.misc_regfile_reads     587801342                       # number of misc regfile reads
system.switch_cpus12.misc_regfile_writes      1430768                       # number of misc regfile writes
system.switch_cpus12.numCycles              595007607                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.quiesceCycles                866                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus12.rename.BlockCycles     190935170                       # Number of cycles rename is blocking
system.switch_cpus12.rename.CommittedMaps    413955425                       # Number of HB maps that are committed
system.switch_cpus12.rename.IQFullEvents     20761988                       # Number of times rename has blocked due to IQ full
system.switch_cpus12.rename.IdleCycles       32728846                       # Number of cycles rename is idle
system.switch_cpus12.rename.LQFullEvents    211180583                       # Number of times rename has blocked due to LQ full
system.switch_cpus12.rename.ROBFullEvents       170626                       # Number of times rename has blocked due to ROB full
system.switch_cpus12.rename.RenameLookups    802924127                       # Number of register rename lookups that rename has made
system.switch_cpus12.rename.RenamedInsts    493948358                       # Number of instructions processed by rename
system.switch_cpus12.rename.RenamedOperands    503563256                       # Number of destination operands rename has renamed
system.switch_cpus12.rename.RunCycles        58345268                       # Number of cycles rename is running
system.switch_cpus12.rename.SQFullEvents     45334738                       # Number of times rename has blocked due to SQ full
system.switch_cpus12.rename.SquashCycles       870052                       # Number of cycles rename is squashing
system.switch_cpus12.rename.UnblockCycles    273051330                       # Number of cycles rename is unblocking
system.switch_cpus12.rename.UndoneMaps       89607683                       # Number of HB maps that are undone due to squashing
system.switch_cpus12.rename.int_rename_lookups    609619297                       # Number of integer rename lookups
system.switch_cpus12.rename.serializeStallCycles     39076267                       # count of cycles rename stalled for serializing inst
system.switch_cpus12.rename.serializingInsts       423518                       # count of serializing insts renamed
system.switch_cpus12.rename.skidInsts       140174791                       # count of insts added to the skid buffer
system.switch_cpus12.rename.tempSerializingInsts       409325                       # count of temporary serializing insts renamed
system.switch_cpus12.rename.vec_rename_lookups     13703372                       # Number of vector rename lookups
system.switch_cpus12.rob.rob_reads         1044005754                       # The number of ROB reads
system.switch_cpus12.rob.rob_writes         994462139                       # The number of ROB writes
system.switch_cpus12.timesIdled                    29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus12.vec_regfile_reads       10978745                       # number of vector regfile reads
system.switch_cpus12.vec_regfile_writes       5490959                       # number of vector regfile writes
system.switch_cpus13.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus13.branchPred.BTBHitPct    98.580550                       # BTB Hit Percentage
system.switch_cpus13.branchPred.BTBHits      34988555                       # Number of BTB hits
system.switch_cpus13.branchPred.BTBLookups     35492351                       # Number of BTB lookups
system.switch_cpus13.branchPred.RASInCorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus13.branchPred.condIncorrect       914051                       # Number of conditional branches incorrect
system.switch_cpus13.branchPred.condPredicted     73215561                       # Number of conditional branches predicted
system.switch_cpus13.branchPred.indirectHits       128927                       # Number of indirect target hits.
system.switch_cpus13.branchPred.indirectLookups       151188                       # Number of indirect predictor lookups.
system.switch_cpus13.branchPred.indirectMisses        22261                       # Number of indirect misses.
system.switch_cpus13.branchPred.lookups      81667165                       # Number of BP lookups
system.switch_cpus13.branchPred.usedRAS       3966777                       # Number of times the RAS was used to get a target.
system.switch_cpus13.branchPredindirectMispredicted           62                       # Number of mispredicted indirect branches.
system.switch_cpus13.cc_regfile_reads       127026567                       # number of cc regfile reads
system.switch_cpus13.cc_regfile_writes      126778263                       # number of cc regfile writes
system.switch_cpus13.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus13.commit.branchMispredicts       861061                       # The number of times a branch was mispredicted
system.switch_cpus13.commit.branches         63866226                       # Number of branches committed
system.switch_cpus13.commit.bw_lim_events     31490171                       # number cycles where commit BW limit reached
system.switch_cpus13.commit.commitNonSpecStalls       365971                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus13.commit.commitSquashedInsts     85477252                       # The number of squashed insts skipped by commit
system.switch_cpus13.commit.committedInsts    331618649                       # Number of instructions committed
system.switch_cpus13.commit.committedOps    406160377                       # Number of ops (including micro ops) committed
system.switch_cpus13.commit.committed_per_cycle::samples    583877265                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::mean     0.695626                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::stdev     2.004505                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::0    494479611     84.69%     84.69% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::1     22809635      3.91%     88.60% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::2     11859570      2.03%     90.63% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::3      5942138      1.02%     91.64% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::4      5849153      1.00%     92.65% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::5      6166638      1.06%     93.70% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::6      1308425      0.22%     93.93% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::7      3971924      0.68%     94.61% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::8     31490171      5.39%    100.00% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus13.commit.committed_per_cycle::total    583877265                       # Number of insts commited each cycle
system.switch_cpus13.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus13.commit.function_calls      2901338                       # Number of function calls committed.
system.switch_cpus13.commit.int_insts       370676633                       # Number of committed integer instructions.
system.switch_cpus13.commit.loads            95829327                       # Number of loads committed
system.switch_cpus13.commit.membars            506371                       # Number of memory barriers committed
system.switch_cpus13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IntAlu    228829356     56.34%     56.34% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IntMult     12901423      3.18%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IntDiv         1406      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAddAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShift            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShiftAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdReduceAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAes            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdAesMix            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha1Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha256Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShaSigma2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdShaSigma3            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::SimdPredAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::MemRead     95829327     23.59%     83.11% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::MemWrite     68598865     16.89%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus13.commit.op_class_0::total    406160377                       # Class of committed instruction
system.switch_cpus13.commit.refs            164428192                       # Number of memory references committed
system.switch_cpus13.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus13.commit.vec_insts        16403517                       # Number of committed Vector instructions.
system.switch_cpus13.committedInsts         331618649                       # Number of Instructions Simulated
system.switch_cpus13.committedOps           406160377                       # Number of Ops (including micro ops) Simulated
system.switch_cpus13.cpi                     1.794253                       # CPI: Cycles Per Instruction
system.switch_cpus13.cpi_total               1.794253                       # CPI: Total CPI of All Threads
system.switch_cpus13.decode.BlockedCycles    502003260                       # Number of cycles decode is blocked
system.switch_cpus13.decode.BranchMispred        53013                       # Number of times decode detected a branch misprediction
system.switch_cpus13.decode.BranchResolved     33377548                       # Number of times decode resolved a branch
system.switch_cpus13.decode.DecodedInsts    499711758                       # Number of instructions handled by decode
system.switch_cpus13.decode.IdleCycles       23053722                       # Number of cycles decode is idle
system.switch_cpus13.decode.RunCycles        43834826                       # Number of cycles decode is running
system.switch_cpus13.decode.SquashCycles       868636                       # Number of cycles decode is squashing
system.switch_cpus13.decode.SquashedInsts        51166                       # Number of squashed instructions handled by decode
system.switch_cpus13.decode.UnblockCycles     25246411                       # Number of cycles decode is unblocking
system.switch_cpus13.dtb.accesses                   0                       # DTB accesses
system.switch_cpus13.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus13.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.dtb.hits                       0                       # DTB hits
system.switch_cpus13.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus13.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus13.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus13.dtb.misses                     0                       # DTB misses
system.switch_cpus13.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.fetch.Branches          81667165                       # Number of branches that fetch encountered
system.switch_cpus13.fetch.CacheLines        52627921                       # Number of cache lines fetched
system.switch_cpus13.fetch.Cycles           540710897                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus13.fetch.IcacheSquashes       125344                       # Number of outstanding Icache misses that were squashed
system.switch_cpus13.fetch.Insts            431826389                       # Number of instructions fetch has processed
system.switch_cpus13.fetch.SquashCycles       1843252                       # Number of cycles fetch has spent squashing
system.switch_cpus13.fetch.branchRate        0.137254                       # Number of branch fetches per cycle
system.switch_cpus13.fetch.icacheStallCycles     53374336                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus13.fetch.predictedBranches     39084259                       # Number of branches that fetch has predicted taken
system.switch_cpus13.fetch.rate              0.725749                       # Number of inst fetches per cycle
system.switch_cpus13.fetch.rateDist::samples    595006859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::mean     0.888708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::stdev     2.252006                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::0      496098446     83.38%     83.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::1        8258421      1.39%     84.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::2       13033671      2.19%     86.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::3       10355596      1.74%     88.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::4        7780825      1.31%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::5        7111479      1.20%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::6        6790682      1.14%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::7        8652052      1.45%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::8       36925687      6.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.fetch.rateDist::total    595006859                       # Number of instructions fetched each cycle (Total)
system.switch_cpus13.idleCycles                   818                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus13.iew.branchMispredicts       875095                       # Number of branch mispredicts detected at execute
system.switch_cpus13.iew.exec_branches       70227935                       # Number of branches executed
system.switch_cpus13.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus13.iew.exec_rate           0.815813                       # Inst execution rate
system.switch_cpus13.iew.exec_refs          207956047                       # number of memory reference insts executed
system.switch_cpus13.iew.exec_stores         76449272                       # Number of stores executed
system.switch_cpus13.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus13.iew.iewBlockCycles      29870435                       # Number of cycles IEW is blocking
system.switch_cpus13.iew.iewDispLoadInsts    115394502                       # Number of dispatched load instructions
system.switch_cpus13.iew.iewDispNonSpecInsts       411000                       # Number of dispatched non-speculative instructions
system.switch_cpus13.iew.iewDispSquashedInsts        75938                       # Number of squashed instructions skipped by dispatch
system.switch_cpus13.iew.iewDispStoreInsts     83658916                       # Number of dispatched store instructions
system.switch_cpus13.iew.iewDispatchedInsts    490889925                       # Number of instructions dispatched to IQ
system.switch_cpus13.iew.iewExecLoadInsts    131506775                       # Number of load instructions executed
system.switch_cpus13.iew.iewExecSquashedInsts       614101                       # Number of squashed instructions skipped in execute
system.switch_cpus13.iew.iewExecutedInsts    485414930                       # Number of executed instructions
system.switch_cpus13.iew.iewIQFullEvents      1030456                       # Number of times the IQ has become full, causing a stall
system.switch_cpus13.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus13.iew.iewLSQFullEvents    144444828                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus13.iew.iewSquashCycles       868636                       # Number of cycles IEW is squashing
system.switch_cpus13.iew.iewUnblockCycles    145942104                       # Number of cycles IEW is unblocking
system.switch_cpus13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus13.iew.lsq.thread0.cacheBlocked       111004                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus13.iew.lsq.thread0.forwLoads      9195013                       # Number of loads that had data forwarded from stores
system.switch_cpus13.iew.lsq.thread0.ignoredResponses         1390                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus13.iew.lsq.thread0.memOrderViolation        12657                       # Number of memory ordering violations
system.switch_cpus13.iew.lsq.thread0.rescheduledLoads     23051398                       # Number of loads that were rescheduled
system.switch_cpus13.iew.lsq.thread0.squashedLoads     19565142                       # Number of loads squashed
system.switch_cpus13.iew.lsq.thread0.squashedStores     15060023                       # Number of stores squashed
system.switch_cpus13.iew.memOrderViolationEvents        12657                       # Number of memory order violations
system.switch_cpus13.iew.predictedNotTakenIncorrect       616133                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus13.iew.predictedTakenIncorrect       258962                       # Number of branches that were predicted taken incorrectly
system.switch_cpus13.iew.wb_consumers       501486779                       # num instructions consuming a value
system.switch_cpus13.iew.wb_count           460987741                       # cumulative count of insts written-back
system.switch_cpus13.iew.wb_fanout           0.538761                       # average fanout of values written-back
system.switch_cpus13.iew.wb_producers       270181481                       # num instructions producing a value
system.switch_cpus13.iew.wb_rate             0.774759                       # insts written-back per cycle
system.switch_cpus13.iew.wb_sent            461139663                       # cumulative count of insts sent to commit
system.switch_cpus13.int_regfile_reads      592807159                       # number of integer regfile reads
system.switch_cpus13.int_regfile_writes     338881064                       # number of integer regfile writes
system.switch_cpus13.ipc                     0.557335                       # IPC: Instructions Per Cycle
system.switch_cpus13.ipc_total               0.557335                       # IPC: Total IPC of All Threads
system.switch_cpus13.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IntAlu    263046325     54.12%     54.12% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IntMult     14743713      3.03%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IntDiv         1407      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAddAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShift            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAes            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdAesMix            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::SimdPredAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::MemRead    131713499     27.10%     84.26% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::MemWrite     76524087     15.74%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus13.iq.FU_type_0::total    486029031                       # Type of FU issued
system.switch_cpus13.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus13.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus13.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus13.iq.fu_busy_cnt           9879776                       # FU busy when requested
system.switch_cpus13.iq.fu_busy_rate         0.020328                       # FU busy rate (busy events/executed inst)
system.switch_cpus13.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IntAlu        419154      4.24%      4.24% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IntMult        88943      0.90%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IntDiv             0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatAdd            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatCmp            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatCvt            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMult            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMultAcc            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatDiv            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMisc            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatSqrt            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAdd            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAddAcc            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAlu            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdCmp            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdCvt            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdMisc            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdMult            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdMultAcc            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShift            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShiftAcc            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdDiv            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSqrt            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatAdd            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatAlu            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatCmp            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatCvt            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatDiv            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatMisc            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatMult            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatSqrt            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdReduceAdd            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdReduceAlu            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdReduceCmp            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAes            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdAesMix            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha1Hash            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha1Hash2            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha256Hash            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdSha256Hash2            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShaSigma2            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdShaSigma3            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::SimdPredAlu            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::MemRead      7538932     76.31%     81.45% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::MemWrite      1832747     18.55%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus13.iq.int_alu_accesses    476472016                       # Number of integer alu accesses
system.switch_cpus13.iq.int_inst_queue_reads   1538257140                       # Number of integer instruction queue reads
system.switch_cpus13.iq.int_inst_queue_wakeup_accesses    444521569                       # Number of integer instruction queue wakeup accesses
system.switch_cpus13.iq.int_inst_queue_writes    551065139                       # Number of integer instruction queue writes
system.switch_cpus13.iq.iqInstsAdded        490476394                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus13.iq.iqInstsIssued       486029031                       # Number of instructions issued
system.switch_cpus13.iq.iqNonSpecInstsAdded       413531                       # Number of non-speculative instructions added to the IQ
system.switch_cpus13.iq.iqSquashedInstsExamined     84729405                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus13.iq.iqSquashedInstsIssued       177512                       # Number of squashed instructions issued
system.switch_cpus13.iq.iqSquashedNonSpecRemoved        47560                       # Number of squashed non-spec instructions that were removed
system.switch_cpus13.iq.iqSquashedOperandsExamined     58360399                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus13.iq.issued_per_cycle::samples    595006859                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::mean     0.816846                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::stdev     1.681926                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::0    429042201     72.11%     72.11% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::1     54185520      9.11%     81.21% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::2     33539219      5.64%     86.85% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::3     21585343      3.63%     90.48% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::4     22196812      3.73%     94.21% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::5     14488551      2.44%     96.64% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::6      8414049      1.41%     98.06% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::7      4146565      0.70%     98.75% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::8      7408599      1.25%    100.00% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus13.iq.issued_per_cycle::total    595006859                       # Number of insts issued each cycle
system.switch_cpus13.iq.rate                 0.816845                       # Inst issue rate
system.switch_cpus13.iq.vec_alu_accesses     19436791                       # Number of vector alu accesses
system.switch_cpus13.iq.vec_inst_queue_reads     38865069                       # Number of vector instruction queue reads
system.switch_cpus13.iq.vec_inst_queue_wakeup_accesses     16466172                       # Number of vector instruction queue wakeup accesses
system.switch_cpus13.iq.vec_inst_queue_writes     24565764                       # Number of vector instruction queue writes
system.switch_cpus13.itb.accesses                   0                       # DTB accesses
system.switch_cpus13.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus13.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.itb.hits                       0                       # DTB hits
system.switch_cpus13.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus13.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus13.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus13.itb.misses                     0                       # DTB misses
system.switch_cpus13.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus13.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.memDep0.conflictingLoads     22349652                       # Number of conflicting loads.
system.switch_cpus13.memDep0.conflictingStores     16089848                       # Number of conflicting stores.
system.switch_cpus13.memDep0.insertedLoads    115394502                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus13.memDep0.insertedStores     83658916                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus13.misc_regfile_reads     587902624                       # number of misc regfile reads
system.switch_cpus13.misc_regfile_writes      1458032                       # number of misc regfile writes
system.switch_cpus13.numCycles              595007677                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.quiesceCycles                797                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus13.rename.BlockCycles     190220849                       # Number of cycles rename is blocking
system.switch_cpus13.rename.CommittedMaps    414205944                       # Number of HB maps that are committed
system.switch_cpus13.rename.IQFullEvents     20579093                       # Number of times rename has blocked due to IQ full
system.switch_cpus13.rename.IdleCycles       32748592                       # Number of cycles rename is idle
system.switch_cpus13.rename.LQFullEvents    210355941                       # Number of times rename has blocked due to LQ full
system.switch_cpus13.rename.ROBFullEvents       168239                       # Number of times rename has blocked due to ROB full
system.switch_cpus13.rename.RenameLookups    802819298                       # Number of register rename lookups that rename has made
system.switch_cpus13.rename.RenamedInsts    493927260                       # Number of instructions processed by rename
system.switch_cpus13.rename.RenamedOperands    503520760                       # Number of destination operands rename has renamed
system.switch_cpus13.rename.RunCycles        58389158                       # Number of cycles rename is running
system.switch_cpus13.rename.SQFullEvents     45634540                       # Number of times rename has blocked due to SQ full
system.switch_cpus13.rename.SquashCycles       868636                       # Number of cycles rename is squashing
system.switch_cpus13.rename.UnblockCycles    272467221                       # Number of cycles rename is unblocking
system.switch_cpus13.rename.UndoneMaps       89314673                       # Number of HB maps that are undone due to squashing
system.switch_cpus13.rename.int_rename_lookups    609579955                       # Number of integer rename lookups
system.switch_cpus13.rename.serializeStallCycles     40312398                       # count of cycles rename stalled for serializing inst
system.switch_cpus13.rename.serializingInsts       432358                       # count of serializing insts renamed
system.switch_cpus13.rename.skidInsts       139902136                       # count of insts added to the skid buffer
system.switch_cpus13.rename.tempSerializingInsts       417401                       # count of temporary serializing insts renamed
system.switch_cpus13.rename.vec_rename_lookups     13691418                       # Number of vector rename lookups
system.switch_cpus13.rob.rob_reads         1044021707                       # The number of ROB reads
system.switch_cpus13.rob.rob_writes         994406713                       # The number of ROB writes
system.switch_cpus13.timesIdled                    33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus13.vec_regfile_reads       10977614                       # number of vector regfile reads
system.switch_cpus13.vec_regfile_writes       5490428                       # number of vector regfile writes
system.switch_cpus14.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus14.branchPred.BTBHitPct    98.520440                       # BTB Hit Percentage
system.switch_cpus14.branchPred.BTBHits      34934809                       # Number of BTB hits
system.switch_cpus14.branchPred.BTBLookups     35459453                       # Number of BTB lookups
system.switch_cpus14.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus14.branchPred.condIncorrect       916636                       # Number of conditional branches incorrect
system.switch_cpus14.branchPred.condPredicted     73115814                       # Number of conditional branches predicted
system.switch_cpus14.branchPred.indirectHits       126412                       # Number of indirect target hits.
system.switch_cpus14.branchPred.indirectLookups       164368                       # Number of indirect predictor lookups.
system.switch_cpus14.branchPred.indirectMisses        37956                       # Number of indirect misses.
system.switch_cpus14.branchPred.lookups      81567924                       # Number of BP lookups
system.switch_cpus14.branchPred.usedRAS       3960600                       # Number of times the RAS was used to get a target.
system.switch_cpus14.branchPredindirectMispredicted           75                       # Number of mispredicted indirect branches.
system.switch_cpus14.cc_regfile_reads       126755139                       # number of cc regfile reads
system.switch_cpus14.cc_regfile_writes      126508266                       # number of cc regfile writes
system.switch_cpus14.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus14.commit.branchMispredicts       863323                       # The number of times a branch was mispredicted
system.switch_cpus14.commit.branches         63691955                       # Number of branches committed
system.switch_cpus14.commit.bw_lim_events     31389706                       # number cycles where commit BW limit reached
system.switch_cpus14.commit.commitNonSpecStalls       365749                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus14.commit.commitSquashedInsts     85748311                       # The number of squashed insts skipped by commit
system.switch_cpus14.commit.committedInsts    330649883                       # Number of instructions committed
system.switch_cpus14.commit.committedOps    404957987                       # Number of ops (including micro ops) committed
system.switch_cpus14.commit.committed_per_cycle::samples    583839021                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::mean     0.693612                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::stdev     2.001644                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::0    494646390     84.72%     84.72% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::1     22781361      3.90%     88.63% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::2     11844374      2.03%     90.65% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::3      5943403      1.02%     91.67% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::4      5831555      1.00%     92.67% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::5      6149931      1.05%     93.72% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::6      1301961      0.22%     93.95% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::7      3950340      0.68%     94.62% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::8     31389706      5.38%    100.00% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus14.commit.committed_per_cycle::total    583839021                       # Number of insts commited each cycle
system.switch_cpus14.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus14.commit.function_calls      2892684                       # Number of function calls committed.
system.switch_cpus14.commit.int_insts       369571512                       # Number of committed integer instructions.
system.switch_cpus14.commit.loads            95535995                       # Number of loads committed
system.switch_cpus14.commit.membars            504939                       # Number of memory barriers committed
system.switch_cpus14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IntAlu    228175761     56.35%     56.35% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IntMult     12863291      3.18%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IntDiv         1400      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAddAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShift            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShiftAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdReduceAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAes            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdAesMix            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha1Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha256Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShaSigma2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdShaSigma3            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::SimdPredAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::MemRead     95535995     23.59%     83.11% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::MemWrite     68381540     16.89%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus14.commit.op_class_0::total    404957987                       # Class of committed instruction
system.switch_cpus14.commit.refs            163917535                       # Number of memory references committed
system.switch_cpus14.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus14.commit.vec_insts        16347420                       # Number of committed Vector instructions.
system.switch_cpus14.committedInsts         330649883                       # Number of Instructions Simulated
system.switch_cpus14.committedOps           404957987                       # Number of Ops (including micro ops) Simulated
system.switch_cpus14.cpi                     1.799503                       # CPI: Cycles Per Instruction
system.switch_cpus14.cpi_total               1.799503                       # CPI: Total CPI of All Threads
system.switch_cpus14.decode.BlockedCycles    502135972                       # Number of cycles decode is blocked
system.switch_cpus14.decode.BranchMispred        53343                       # Number of times decode detected a branch misprediction
system.switch_cpus14.decode.BranchResolved     33322695                       # Number of times decode resolved a branch
system.switch_cpus14.decode.DecodedInsts    498787205                       # Number of instructions handled by decode
system.switch_cpus14.decode.IdleCycles       23035736                       # Number of cycles decode is idle
system.switch_cpus14.decode.RunCycles        43753717                       # Number of cycles decode is running
system.switch_cpus14.decode.SquashCycles       870896                       # Number of cycles decode is squashing
system.switch_cpus14.decode.SquashedInsts        53625                       # Number of squashed instructions handled by decode
system.switch_cpus14.decode.UnblockCycles     25208649                       # Number of cycles decode is unblocking
system.switch_cpus14.dtb.accesses                   0                       # DTB accesses
system.switch_cpus14.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus14.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.dtb.hits                       0                       # DTB hits
system.switch_cpus14.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus14.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus14.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus14.dtb.misses                     0                       # DTB misses
system.switch_cpus14.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.fetch.Branches          81567924                       # Number of branches that fetch encountered
system.switch_cpus14.fetch.CacheLines        52545637                       # Number of cache lines fetched
system.switch_cpus14.fetch.Cycles           540787704                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus14.fetch.IcacheSquashes       126866                       # Number of outstanding Icache misses that were squashed
system.switch_cpus14.fetch.IcacheWaitRetryStallCycles           66                       # Number of stall cycles due to full MSHR
system.switch_cpus14.fetch.Insts            431170846                       # Number of instructions fetch has processed
system.switch_cpus14.fetch.MiscStallCycles            4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus14.fetch.SquashCycles       1848418                       # Number of cycles fetch has spent squashing
system.switch_cpus14.fetch.branchRate        0.137088                       # Number of branch fetches per cycle
system.switch_cpus14.fetch.icacheStallCycles     53292988                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus14.fetch.predictedBranches     39021821                       # Number of branches that fetch has predicted taken
system.switch_cpus14.fetch.rate              0.724650                       # Number of inst fetches per cycle
system.switch_cpus14.fetch.rateDist::samples    595004971                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::mean     0.887250                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::stdev     2.250407                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::0      496249514     83.40%     83.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::1        8255950      1.39%     84.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::2       13019061      2.19%     86.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::3       10329898      1.74%     88.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::4        7756483      1.30%     90.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::5        7109034      1.19%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::6        6790596      1.14%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::7        8635833      1.45%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::8       36858602      6.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.fetch.rateDist::total    595004971                       # Number of instructions fetched each cycle (Total)
system.switch_cpus14.idleCycles                   627                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus14.iew.branchMispredicts       877513                       # Number of branch mispredicts detected at execute
system.switch_cpus14.iew.exec_branches       70075532                       # Number of branches executed
system.switch_cpus14.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus14.iew.exec_rate           0.813863                       # Inst execution rate
system.switch_cpus14.iew.exec_refs          207396167                       # number of memory reference insts executed
system.switch_cpus14.iew.exec_stores         76242457                       # Number of stores executed
system.switch_cpus14.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus14.iew.iewBlockCycles      30085377                       # Number of cycles IEW is blocking
system.switch_cpus14.iew.iewDispLoadInsts    115169179                       # Number of dispatched load instructions
system.switch_cpus14.iew.iewDispNonSpecInsts       410724                       # Number of dispatched non-speculative instructions
system.switch_cpus14.iew.iewDispSquashedInsts        86336                       # Number of squashed instructions skipped by dispatch
system.switch_cpus14.iew.iewDispStoreInsts     83463359                       # Number of dispatched store instructions
system.switch_cpus14.iew.iewDispatchedInsts    489963038                       # Number of instructions dispatched to IQ
system.switch_cpus14.iew.iewExecLoadInsts    131153710                       # Number of load instructions executed
system.switch_cpus14.iew.iewExecSquashedInsts       623435                       # Number of squashed instructions skipped in execute
system.switch_cpus14.iew.iewExecutedInsts    484252844                       # Number of executed instructions
system.switch_cpus14.iew.iewIQFullEvents      1037585                       # Number of times the IQ has become full, causing a stall
system.switch_cpus14.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus14.iew.iewLSQFullEvents    144796237                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus14.iew.iewSquashCycles       870896                       # Number of cycles IEW is squashing
system.switch_cpus14.iew.iewUnblockCycles    146303214                       # Number of cycles IEW is unblocking
system.switch_cpus14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus14.iew.lsq.thread0.cacheBlocked       110816                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus14.iew.lsq.thread0.forwLoads      9168465                       # Number of loads that had data forwarded from stores
system.switch_cpus14.iew.lsq.thread0.ignoredResponses         1395                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus14.iew.lsq.thread0.memOrderViolation        12622                       # Number of memory ordering violations
system.switch_cpus14.iew.lsq.thread0.rescheduledLoads     22955441                       # Number of loads that were rescheduled
system.switch_cpus14.iew.lsq.thread0.squashedLoads     19633151                       # Number of loads squashed
system.switch_cpus14.iew.lsq.thread0.squashedStores     15081791                       # Number of stores squashed
system.switch_cpus14.iew.memOrderViolationEvents        12622                       # Number of memory order violations
system.switch_cpus14.iew.predictedNotTakenIncorrect       616959                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus14.iew.predictedTakenIncorrect       260554                       # Number of branches that were predicted taken incorrectly
system.switch_cpus14.iew.wb_consumers       500241134                       # num instructions consuming a value
system.switch_cpus14.iew.wb_count           459919630                       # cumulative count of insts written-back
system.switch_cpus14.iew.wb_fanout           0.538816                       # average fanout of values written-back
system.switch_cpus14.iew.wb_producers       269538065                       # num instructions producing a value
system.switch_cpus14.iew.wb_rate             0.772967                       # insts written-back per cycle
system.switch_cpus14.iew.wb_sent            460072509                       # cumulative count of insts sent to commit
system.switch_cpus14.int_regfile_reads      591374463                       # number of integer regfile reads
system.switch_cpus14.int_regfile_writes     338107764                       # number of integer regfile writes
system.switch_cpus14.ipc                     0.555709                       # IPC: Instructions Per Cycle
system.switch_cpus14.ipc_total               0.555709                       # IPC: Total IPC of All Threads
system.switch_cpus14.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IntAlu    262481542     54.13%     54.13% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IntMult     14712542      3.03%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IntDiv         1400      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAddAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShift            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatMult            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAes            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdAesMix            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::SimdPredAlu            0      0.00%     57.17% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::MemRead    131362698     27.09%     84.26% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::MemWrite     76318097     15.74%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus14.iq.FU_type_0::total    484876279                       # Type of FU issued
system.switch_cpus14.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus14.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus14.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus14.iq.fu_busy_cnt           9852702                       # FU busy when requested
system.switch_cpus14.iq.fu_busy_rate         0.020320                       # FU busy rate (busy events/executed inst)
system.switch_cpus14.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IntAlu        420560      4.27%      4.27% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IntMult        89272      0.91%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IntDiv             0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatAdd            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatCmp            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatCvt            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMult            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMultAcc            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatDiv            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMisc            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatSqrt            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAdd            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAddAcc            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAlu            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdCmp            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdCvt            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdMisc            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdMult            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdMultAcc            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShift            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShiftAcc            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdDiv            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSqrt            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatAdd            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatAlu            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatCmp            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatCvt            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatDiv            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatMisc            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatMult            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatSqrt            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdReduceAdd            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdReduceAlu            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdReduceCmp            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAes            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdAesMix            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha1Hash            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha1Hash2            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha256Hash            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdSha256Hash2            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShaSigma2            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdShaSigma3            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::SimdPredAlu            0      0.00%      5.17% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::MemRead      7510683     76.23%     81.40% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::MemWrite      1832187     18.60%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus14.iq.int_alu_accesses    475358330                       # Number of integer alu accesses
system.switch_cpus14.iq.int_inst_queue_reads   1536057587                       # Number of integer instruction queue reads
system.switch_cpus14.iq.int_inst_queue_wakeup_accesses    443508641                       # Number of integer instruction queue wakeup accesses
system.switch_cpus14.iq.int_inst_queue_writes    550455800                       # Number of integer instruction queue writes
system.switch_cpus14.iq.iqInstsAdded        489549740                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus14.iq.iqInstsIssued       484876279                       # Number of instructions issued
system.switch_cpus14.iq.iqNonSpecInstsAdded       413298                       # Number of non-speculative instructions added to the IQ
system.switch_cpus14.iq.iqSquashedInstsExamined     85004908                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus14.iq.iqSquashedInstsIssued       180689                       # Number of squashed instructions issued
system.switch_cpus14.iq.iqSquashedNonSpecRemoved        47549                       # Number of squashed non-spec instructions that were removed
system.switch_cpus14.iq.iqSquashedOperandsExamined     58601137                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus14.iq.issued_per_cycle::samples    595004971                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::mean     0.814911                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::stdev     1.679667                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::0    429316781     72.15%     72.15% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::1     54138602      9.10%     81.25% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::2     33505580      5.63%     86.88% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::3     21536296      3.62%     90.50% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::4     22162730      3.72%     94.23% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::5     14456027      2.43%     96.66% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::6      8399416      1.41%     98.07% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::7      4126234      0.69%     98.76% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::8      7363305      1.24%    100.00% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus14.iq.issued_per_cycle::total    595004971                       # Number of insts issued each cycle
system.switch_cpus14.iq.rate                 0.814910                       # Inst issue rate
system.switch_cpus14.iq.vec_alu_accesses     19370651                       # Number of vector alu accesses
system.switch_cpus14.iq.vec_inst_queue_reads     38733333                       # Number of vector instruction queue reads
system.switch_cpus14.iq.vec_inst_queue_wakeup_accesses     16410989                       # Number of vector instruction queue wakeup accesses
system.switch_cpus14.iq.vec_inst_queue_writes     24523679                       # Number of vector instruction queue writes
system.switch_cpus14.itb.accesses                   0                       # DTB accesses
system.switch_cpus14.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus14.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.itb.hits                       0                       # DTB hits
system.switch_cpus14.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus14.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus14.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus14.itb.misses                     0                       # DTB misses
system.switch_cpus14.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus14.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.memDep0.conflictingLoads     22283304                       # Number of conflicting loads.
system.switch_cpus14.memDep0.conflictingStores     16046981                       # Number of conflicting stores.
system.switch_cpus14.memDep0.insertedLoads    115169179                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus14.memDep0.insertedStores     83463359                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus14.misc_regfile_reads     586337459                       # number of misc regfile reads
system.switch_cpus14.misc_regfile_writes      1457205                       # number of misc regfile writes
system.switch_cpus14.numCycles              595005598                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.quiesceCycles               2875                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus14.rename.BlockCycles     191416857                       # Number of cycles rename is blocking
system.switch_cpus14.rename.CommittedMaps    412994910                       # Number of HB maps that are committed
system.switch_cpus14.rename.IQFullEvents     20608379                       # Number of times rename has blocked due to IQ full
system.switch_cpus14.rename.IdleCycles       32708591                       # Number of cycles rename is idle
system.switch_cpus14.rename.LQFullEvents    209277811                       # Number of times rename has blocked due to LQ full
system.switch_cpus14.rename.ROBFullEvents       184431                       # Number of times rename has blocked due to ROB full
system.switch_cpus14.rename.RenameLookups    801289454                       # Number of register rename lookups that rename has made
system.switch_cpus14.rename.RenamedInsts    492997229                       # Number of instructions processed by rename
system.switch_cpus14.rename.RenamedOperands    502618559                       # Number of destination operands rename has renamed
system.switch_cpus14.rename.RunCycles        58284284                       # Number of cycles rename is running
system.switch_cpus14.rename.SQFullEvents     45463248                       # Number of times rename has blocked due to SQ full
system.switch_cpus14.rename.SquashCycles       870896                       # Number of cycles rename is squashing
system.switch_cpus14.rename.UnblockCycles    271186293                       # Number of cycles rename is unblocking
system.switch_cpus14.rename.UndoneMaps       89623506                       # Number of HB maps that are undone due to squashing
system.switch_cpus14.rename.int_rename_lookups    608395446                       # Number of integer rename lookups
system.switch_cpus14.rename.serializeStallCycles     40538049                       # count of cycles rename stalled for serializing inst
system.switch_cpus14.rename.serializingInsts       431541                       # count of serializing insts renamed
system.switch_cpus14.rename.skidInsts       139682055                       # count of insts added to the skid buffer
system.switch_cpus14.rename.tempSerializingInsts       417141                       # count of temporary serializing insts renamed
system.switch_cpus14.rename.vec_rename_lookups     13657380                       # Number of vector rename lookups
system.switch_cpus14.rob.rob_reads         1043152142                       # The number of ROB reads
system.switch_cpus14.rob.rob_writes         992580408                       # The number of ROB writes
system.switch_cpus14.timesIdled                    33                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus14.vec_regfile_reads       10940838                       # number of vector regfile reads
system.switch_cpus14.vec_regfile_writes       5471893                       # number of vector regfile writes
system.switch_cpus15.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus15.branchPred.BTBHitPct    98.560507                       # BTB Hit Percentage
system.switch_cpus15.branchPred.BTBHits      35029111                       # Number of BTB hits
system.switch_cpus15.branchPred.BTBLookups     35540717                       # Number of BTB lookups
system.switch_cpus15.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus15.branchPred.condIncorrect       915380                       # Number of conditional branches incorrect
system.switch_cpus15.branchPred.condPredicted     73316004                       # Number of conditional branches predicted
system.switch_cpus15.branchPred.indirectHits       125406                       # Number of indirect target hits.
system.switch_cpus15.branchPred.indirectLookups       155505                       # Number of indirect predictor lookups.
system.switch_cpus15.branchPred.indirectMisses        30099                       # Number of indirect misses.
system.switch_cpus15.branchPred.lookups      81767353                       # Number of BP lookups
system.switch_cpus15.branchPred.usedRAS       3973342                       # Number of times the RAS was used to get a target.
system.switch_cpus15.branchPredindirectMispredicted           70                       # Number of mispredicted indirect branches.
system.switch_cpus15.cc_regfile_reads       127132683                       # number of cc regfile reads
system.switch_cpus15.cc_regfile_writes      126895257                       # number of cc regfile writes
system.switch_cpus15.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus15.commit.branchMispredicts       863251                       # The number of times a branch was mispredicted
system.switch_cpus15.commit.branches         63867425                       # Number of branches committed
system.switch_cpus15.commit.bw_lim_events     31517432                       # number cycles where commit BW limit reached
system.switch_cpus15.commit.commitNonSpecStalls       359533                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus15.commit.commitSquashedInsts     86062631                       # The number of squashed insts skipped by commit
system.switch_cpus15.commit.committedInsts    331639148                       # Number of instructions committed
system.switch_cpus15.commit.committedOps    406201084                       # Number of ops (including micro ops) committed
system.switch_cpus15.commit.committed_per_cycle::samples    583804185                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::mean     0.695783                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::stdev     2.005044                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::0    494450653     84.69%     84.69% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::1     22772650      3.90%     88.60% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::2     11842360      2.03%     90.62% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::3      5952039      1.02%     91.64% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::4      5843429      1.00%     92.64% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::5      6163161      1.06%     93.70% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::6      1278607      0.22%     93.92% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::7      3983854      0.68%     94.60% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::8     31517432      5.40%    100.00% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus15.commit.committed_per_cycle::total    583804185                       # Number of insts commited each cycle
system.switch_cpus15.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus15.commit.function_calls      2900915                       # Number of function calls committed.
system.switch_cpus15.commit.int_insts       370715273                       # Number of committed integer instructions.
system.switch_cpus15.commit.loads            95872800                       # Number of loads committed
system.switch_cpus15.commit.membars            495817                       # Number of memory barriers committed
system.switch_cpus15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IntAlu    228807754     56.33%     56.33% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IntMult     12920935      3.18%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IntDiv         1380      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAddAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShift            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShiftAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatCvt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatDiv            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatMisc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatMult            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdReduceAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAes            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdAesMix            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha1Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha256Hash            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShaSigma2            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdShaSigma3            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::SimdPredAlu            0      0.00%     59.51% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::MemRead     95872800     23.60%     83.11% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::MemWrite     68598215     16.89%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus15.commit.op_class_0::total    406201084                       # Class of committed instruction
system.switch_cpus15.commit.refs            164471015                       # Number of memory references committed
system.switch_cpus15.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus15.commit.vec_insts        16415754                       # Number of committed Vector instructions.
system.switch_cpus15.committedInsts         331639148                       # Number of Instructions Simulated
system.switch_cpus15.committedOps           406201084                       # Number of Ops (including micro ops) Simulated
system.switch_cpus15.cpi                     1.794141                       # CPI: Cycles Per Instruction
system.switch_cpus15.cpi_total               1.794141                       # CPI: Total CPI of All Threads
system.switch_cpus15.decode.BlockedCycles    501961426                       # Number of cycles decode is blocked
system.switch_cpus15.decode.BranchMispred        52156                       # Number of times decode detected a branch misprediction
system.switch_cpus15.decode.BranchResolved     33420411                       # Number of times decode resolved a branch
system.switch_cpus15.decode.DecodedInsts    500349373                       # Number of instructions handled by decode
system.switch_cpus15.decode.IdleCycles       23034342                       # Number of cycles decode is idle
system.switch_cpus15.decode.RunCycles        43835274                       # Number of cycles decode is running
system.switch_cpus15.decode.SquashCycles       870823                       # Number of cycles decode is squashing
system.switch_cpus15.decode.SquashedInsts        51071                       # Number of squashed instructions handled by decode
system.switch_cpus15.decode.UnblockCycles     25305223                       # Number of cycles decode is unblocking
system.switch_cpus15.dtb.accesses                   0                       # DTB accesses
system.switch_cpus15.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus15.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.dtb.hits                       0                       # DTB hits
system.switch_cpus15.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus15.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus15.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus15.dtb.misses                     0                       # DTB misses
system.switch_cpus15.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.fetch.Branches          81767353                       # Number of branches that fetch encountered
system.switch_cpus15.fetch.CacheLines        52675752                       # Number of cache lines fetched
system.switch_cpus15.fetch.Cycles           540661555                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus15.fetch.IcacheSquashes       126424                       # Number of outstanding Icache misses that were squashed
system.switch_cpus15.fetch.Insts            432392433                       # Number of instructions fetch has processed
system.switch_cpus15.fetch.SquashCycles       1845904                       # Number of cycles fetch has spent squashing
system.switch_cpus15.fetch.branchRate        0.137422                       # Number of branch fetches per cycle
system.switch_cpus15.fetch.icacheStallCycles     53422585                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus15.fetch.predictedBranches     39127859                       # Number of branches that fetch has predicted taken
system.switch_cpus15.fetch.rate              0.726701                       # Number of inst fetches per cycle
system.switch_cpus15.fetch.rateDist::samples    595007092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::mean     0.889858                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::stdev     2.253297                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::0      495979303     83.36%     83.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::1        8279801      1.39%     84.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::2       13037885      2.19%     86.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::3       10358107      1.74%     88.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::4        7776210      1.31%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::5        7115317      1.20%     91.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::6        6818004      1.15%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::7        8687315      1.46%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::8       36955150      6.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.fetch.rateDist::total    595007092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus15.idleCycles                   412                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus15.iew.branchMispredicts       877352                       # Number of branch mispredicts detected at execute
system.switch_cpus15.iew.exec_branches       70271492                       # Number of branches executed
system.switch_cpus15.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus15.iew.exec_rate           0.816550                       # Inst execution rate
system.switch_cpus15.iew.exec_refs          208171438                       # number of memory reference insts executed
system.switch_cpus15.iew.exec_stores         76493353                       # Number of stores executed
system.switch_cpus15.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus15.iew.iewBlockCycles      30079529                       # Number of cycles IEW is blocking
system.switch_cpus15.iew.iewDispLoadInsts    115586072                       # Number of dispatched load instructions
system.switch_cpus15.iew.iewDispNonSpecInsts       403572                       # Number of dispatched non-speculative instructions
system.switch_cpus15.iew.iewDispSquashedInsts        80352                       # Number of squashed instructions skipped by dispatch
system.switch_cpus15.iew.iewDispStoreInsts     83740195                       # Number of dispatched store instructions
system.switch_cpus15.iew.iewDispatchedInsts    491508966                       # Number of instructions dispatched to IQ
system.switch_cpus15.iew.iewExecLoadInsts    131678085                       # Number of load instructions executed
system.switch_cpus15.iew.iewExecSquashedInsts       622885                       # Number of squashed instructions skipped in execute
system.switch_cpus15.iew.iewExecutedInsts    485853532                       # Number of executed instructions
system.switch_cpus15.iew.iewIQFullEvents      1047942                       # Number of times the IQ has become full, causing a stall
system.switch_cpus15.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus15.iew.iewLSQFullEvents    144797259                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus15.iew.iewSquashCycles       870823                       # Number of cycles IEW is squashing
system.switch_cpus15.iew.iewUnblockCycles    146312283                       # Number of cycles IEW is unblocking
system.switch_cpus15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus15.iew.lsq.thread0.cacheBlocked       109342                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus15.iew.lsq.thread0.forwLoads      9201474                       # Number of loads that had data forwarded from stores
system.switch_cpus15.iew.lsq.thread0.ignoredResponses         1415                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus15.iew.lsq.thread0.memOrderViolation        12739                       # Number of memory ordering violations
system.switch_cpus15.iew.lsq.thread0.rescheduledLoads     23095608                       # Number of loads that were rescheduled
system.switch_cpus15.iew.lsq.thread0.squashedLoads     19713239                       # Number of loads squashed
system.switch_cpus15.iew.lsq.thread0.squashedStores     15141956                       # Number of stores squashed
system.switch_cpus15.iew.memOrderViolationEvents        12739                       # Number of memory order violations
system.switch_cpus15.iew.predictedNotTakenIncorrect       618198                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus15.iew.predictedTakenIncorrect       259154                       # Number of branches that were predicted taken incorrectly
system.switch_cpus15.iew.wb_consumers       502100876                       # num instructions consuming a value
system.switch_cpus15.iew.wb_count           461389566                       # cumulative count of insts written-back
system.switch_cpus15.iew.wb_fanout           0.538702                       # average fanout of values written-back
system.switch_cpus15.iew.wb_producers       270482790                       # num instructions producing a value
system.switch_cpus15.iew.wb_rate             0.775435                       # insts written-back per cycle
system.switch_cpus15.iew.wb_sent            461541955                       # cumulative count of insts sent to commit
system.switch_cpus15.int_regfile_reads      593365109                       # number of integer regfile reads
system.switch_cpus15.int_regfile_writes     339214009                       # number of integer regfile writes
system.switch_cpus15.ipc                     0.557370                       # IPC: Instructions Per Cycle
system.switch_cpus15.ipc_total               0.557370                       # IPC: Total IPC of All Threads
system.switch_cpus15.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IntAlu    263236074     54.11%     54.11% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IntMult     14781033      3.04%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IntDiv         1380      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAddAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShift            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatMult            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAes            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdAesMix            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::SimdPredAlu            0      0.00%     57.15% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::MemRead    131888986     27.11%     84.26% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::MemWrite     76568944     15.74%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus15.iq.FU_type_0::total    486476417                       # Type of FU issued
system.switch_cpus15.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus15.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus15.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus15.iq.fu_busy_cnt           9893848                       # FU busy when requested
system.switch_cpus15.iq.fu_busy_rate         0.020338                       # FU busy rate (busy events/executed inst)
system.switch_cpus15.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IntAlu        418881      4.23%      4.23% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IntMult        89919      0.91%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IntDiv             0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatAdd            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatCmp            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatCvt            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMult            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMultAcc            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatDiv            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMisc            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatSqrt            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAdd            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAddAcc            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAlu            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdCmp            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdCvt            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdMisc            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdMult            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdMultAcc            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShift            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShiftAcc            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdDiv            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSqrt            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatAdd            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatAlu            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatCmp            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatCvt            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatDiv            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatMisc            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatMult            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatSqrt            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdReduceAdd            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdReduceAlu            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdReduceCmp            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAes            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdAesMix            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha1Hash            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha1Hash2            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha256Hash            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdSha256Hash2            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShaSigma2            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdShaSigma3            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::SimdPredAlu            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::MemRead      7555373     76.36%     81.51% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::MemWrite      1829675     18.49%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus15.iq.int_alu_accesses    476921812                       # Number of integer alu accesses
system.switch_cpus15.iq.int_inst_queue_reads   1539145970                       # Number of integer instruction queue reads
system.switch_cpus15.iq.int_inst_queue_wakeup_accesses    444909909                       # Number of integer instruction queue wakeup accesses
system.switch_cpus15.iq.int_inst_queue_writes    552198872                       # Number of integer instruction queue writes
system.switch_cpus15.iq.iqInstsAdded        491102878                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus15.iq.iqInstsIssued       486476417                       # Number of instructions issued
system.switch_cpus15.iq.iqNonSpecInstsAdded       406088                       # Number of non-speculative instructions added to the IQ
system.switch_cpus15.iq.iqSquashedInstsExamined     85307743                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus15.iq.iqSquashedInstsIssued       181224                       # Number of squashed instructions issued
system.switch_cpus15.iq.iqSquashedNonSpecRemoved        46555                       # Number of squashed non-spec instructions that were removed
system.switch_cpus15.iq.iqSquashedOperandsExamined     58777994                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus15.iq.issued_per_cycle::samples    595007092                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::mean     0.817598                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::stdev     1.682563                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::0    428942274     72.09%     72.09% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::1     54180971      9.11%     81.20% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::2     33532102      5.64%     86.83% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::3     21618271      3.63%     90.47% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::4     22231029      3.74%     94.20% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::5     14523999      2.44%     96.64% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::6      8428316      1.42%     98.06% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::7      4138618      0.70%     98.75% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::8      7411512      1.25%    100.00% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus15.iq.issued_per_cycle::total    595007092                       # Number of insts issued each cycle
system.switch_cpus15.iq.rate                 0.817597                       # Inst issue rate
system.switch_cpus15.iq.vec_alu_accesses     19448453                       # Number of vector alu accesses
system.switch_cpus15.iq.vec_inst_queue_reads     38889028                       # Number of vector instruction queue reads
system.switch_cpus15.iq.vec_inst_queue_wakeup_accesses     16479657                       # Number of vector instruction queue wakeup accesses
system.switch_cpus15.iq.vec_inst_queue_writes     24629458                       # Number of vector instruction queue writes
system.switch_cpus15.itb.accesses                   0                       # DTB accesses
system.switch_cpus15.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus15.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.itb.hits                       0                       # DTB hits
system.switch_cpus15.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus15.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus15.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus15.itb.misses                     0                       # DTB misses
system.switch_cpus15.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus15.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.memDep0.conflictingLoads     22328484                       # Number of conflicting loads.
system.switch_cpus15.memDep0.conflictingStores     16007127                       # Number of conflicting stores.
system.switch_cpus15.memDep0.insertedLoads    115586072                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus15.memDep0.insertedStores     83740195                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus15.misc_regfile_reads     588416800                       # number of misc regfile reads
system.switch_cpus15.misc_regfile_writes      1432519                       # number of misc regfile writes
system.switch_cpus15.numCycles              595007504                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.quiesceCycles                970                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus15.rename.BlockCycles     191173588                       # Number of cycles rename is blocking
system.switch_cpus15.rename.CommittedMaps    414260732                       # Number of HB maps that are committed
system.switch_cpus15.rename.IQFullEvents     20696824                       # Number of times rename has blocked due to IQ full
system.switch_cpus15.rename.IdleCycles       32759948                       # Number of cycles rename is idle
system.switch_cpus15.rename.LQFullEvents    210875431                       # Number of times rename has blocked due to LQ full
system.switch_cpus15.rename.ROBFullEvents       175202                       # Number of times rename has blocked due to ROB full
system.switch_cpus15.rename.RenameLookups    803912330                       # Number of register rename lookups that rename has made
system.switch_cpus15.rename.RenamedInsts    494557575                       # Number of instructions processed by rename
system.switch_cpus15.rename.RenamedOperands    504195294                       # Number of destination operands rename has renamed
system.switch_cpus15.rename.RunCycles        58403902                       # Number of cycles rename is running
system.switch_cpus15.rename.SQFullEvents     45001395                       # Number of times rename has blocked due to SQ full
system.switch_cpus15.rename.SquashCycles       870823                       # Number of cycles rename is squashing
system.switch_cpus15.rename.UnblockCycles    272403386                       # Number of cycles rename is unblocking
system.switch_cpus15.rename.UndoneMaps       89934421                       # Number of HB maps that are undone due to squashing
system.switch_cpus15.rename.int_rename_lookups    610370847                       # Number of integer rename lookups
system.switch_cpus15.rename.serializeStallCycles     39395441                       # count of cycles rename stalled for serializing inst
system.switch_cpus15.rename.serializingInsts       424110                       # count of serializing insts renamed
system.switch_cpus15.rename.skidInsts       140404478                       # count of insts added to the skid buffer
system.switch_cpus15.rename.tempSerializingInsts       409846                       # count of temporary serializing insts renamed
system.switch_cpus15.rename.vec_rename_lookups     13716934                       # Number of vector rename lookups
system.switch_cpus15.rob.rob_reads         1044547504                       # The number of ROB reads
system.switch_cpus15.rob.rob_writes         995732183                       # The number of ROB writes
system.switch_cpus15.timesIdled                    22                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus15.vec_regfile_reads       10986604                       # number of vector regfile reads
system.switch_cpus15.vec_regfile_writes       5494698                       # number of vector regfile writes
system.switch_cpus16.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus16.branchPred.BTBHitPct    98.574240                       # BTB Hit Percentage
system.switch_cpus16.branchPred.BTBHits      34860922                       # Number of BTB hits
system.switch_cpus16.branchPred.BTBLookups     35365144                       # Number of BTB lookups
system.switch_cpus16.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus16.branchPred.condIncorrect       914708                       # Number of conditional branches incorrect
system.switch_cpus16.branchPred.condPredicted     72962500                       # Number of conditional branches predicted
system.switch_cpus16.branchPred.indirectHits       126006                       # Number of indirect target hits.
system.switch_cpus16.branchPred.indirectLookups       163197                       # Number of indirect predictor lookups.
system.switch_cpus16.branchPred.indirectMisses        37191                       # Number of indirect misses.
system.switch_cpus16.branchPred.lookups      81386813                       # Number of BP lookups
system.switch_cpus16.branchPred.usedRAS       3950413                       # Number of times the RAS was used to get a target.
system.switch_cpus16.branchPredindirectMispredicted           74                       # Number of mispredicted indirect branches.
system.switch_cpus16.cc_regfile_reads       126465324                       # number of cc regfile reads
system.switch_cpus16.cc_regfile_writes      126221727                       # number of cc regfile writes
system.switch_cpus16.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus16.commit.branchMispredicts       862000                       # The number of times a branch was mispredicted
system.switch_cpus16.commit.branches         63538924                       # Number of branches committed
system.switch_cpus16.commit.bw_lim_events     31298989                       # number cycles where commit BW limit reached
system.switch_cpus16.commit.commitNonSpecStalls       361916                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus16.commit.commitSquashedInsts     85598591                       # The number of squashed insts skipped by commit
system.switch_cpus16.commit.committedInsts    329881074                       # Number of instructions committed
system.switch_cpus16.commit.committedOps    404021818                       # Number of ops (including micro ops) committed
system.switch_cpus16.commit.committed_per_cycle::samples    583860888                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::mean     0.691983                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::stdev     1.999285                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::0    494831360     84.75%     84.75% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::1     22742490      3.90%     88.65% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::2     11851392      2.03%     90.68% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::3      5935980      1.02%     91.69% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::4      5817001      1.00%     92.69% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::5      6135990      1.05%     93.74% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::6      1305064      0.22%     93.96% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::7      3942622      0.68%     94.64% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::8     31298989      5.36%    100.00% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus16.commit.committed_per_cycle::total    583860888                       # Number of insts commited each cycle
system.switch_cpus16.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus16.commit.function_calls      2885232                       # Number of function calls committed.
system.switch_cpus16.commit.int_insts       368717353                       # Number of committed integer instructions.
system.switch_cpus16.commit.loads            95335769                       # Number of loads committed
system.switch_cpus16.commit.membars            500321                       # Number of memory barriers committed
system.switch_cpus16.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IntAlu    227620771     56.34%     56.34% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IntMult     12843220      3.18%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IntDiv         1418      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAddAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShift            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShiftAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatCvt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatDiv            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatMisc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatMult            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdReduceAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAes            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdAesMix            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha1Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha1Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha256Hash            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdSha256Hash2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShaSigma2            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdShaSigma3            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::SimdPredAlu            0      0.00%     59.52% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::MemRead     95335769     23.60%     83.11% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::MemWrite     68220640     16.89%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus16.commit.op_class_0::total    404021818                       # Class of committed instruction
system.switch_cpus16.commit.refs            163556409                       # Number of memory references committed
system.switch_cpus16.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus16.commit.vec_insts        16316715                       # Number of committed Vector instructions.
system.switch_cpus16.committedInsts         329881074                       # Number of Instructions Simulated
system.switch_cpus16.committedOps           404021818                       # Number of Ops (including micro ops) Simulated
system.switch_cpus16.cpi                     1.803703                       # CPI: Cycles Per Instruction
system.switch_cpus16.cpi_total               1.803703                       # CPI: Total CPI of All Threads
system.switch_cpus16.decode.BlockedCycles    502349688                       # Number of cycles decode is blocked
system.switch_cpus16.decode.BranchMispred        52739                       # Number of times decode detected a branch misprediction
system.switch_cpus16.decode.BranchResolved     33246293                       # Number of times decode resolved a branch
system.switch_cpus16.decode.DecodedInsts    497694001                       # Number of instructions handled by decode
system.switch_cpus16.decode.IdleCycles       22979386                       # Number of cycles decode is idle
system.switch_cpus16.decode.RunCycles        43640953                       # Number of cycles decode is running
system.switch_cpus16.decode.SquashCycles       869600                       # Number of cycles decode is squashing
system.switch_cpus16.decode.SquashedInsts        51859                       # Number of squashed instructions handled by decode
system.switch_cpus16.decode.UnblockCycles     25167213                       # Number of cycles decode is unblocking
system.switch_cpus16.dtb.accesses                   0                       # DTB accesses
system.switch_cpus16.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus16.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.dtb.hits                       0                       # DTB hits
system.switch_cpus16.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus16.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus16.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus16.dtb.misses                     0                       # DTB misses
system.switch_cpus16.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus16.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus16.dtb.read_misses                0                       # DTB read misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus16.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus16.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus16.dtb.write_misses               0                       # DTB write misses
system.switch_cpus16.fetch.Branches          81386813                       # Number of branches that fetch encountered
system.switch_cpus16.fetch.CacheLines        52421041                       # Number of cache lines fetched
system.switch_cpus16.fetch.Cycles           540916698                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus16.fetch.IcacheSquashes       125556                       # Number of outstanding Icache misses that were squashed
system.switch_cpus16.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.switch_cpus16.fetch.Insts            430243536                       # Number of instructions fetch has processed
system.switch_cpus16.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus16.fetch.SquashCycles       1844616                       # Number of cycles fetch has spent squashing
system.switch_cpus16.fetch.branchRate        0.136783                       # Number of branch fetches per cycle
system.switch_cpus16.fetch.icacheStallCycles     53167827                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus16.fetch.predictedBranches     38937341                       # Number of branches that fetch has predicted taken
system.switch_cpus16.fetch.rate              0.723089                       # Number of inst fetches per cycle
system.switch_cpus16.fetch.rateDist::samples    595006849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::mean     0.885343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::stdev     2.248337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::0      496463690     83.44%     83.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::1        8229861      1.38%     84.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::2       12992243      2.18%     87.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::3       10313724      1.73%     88.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::4        7753705      1.30%     90.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::5        7084269      1.19%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::6        6776277      1.14%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::7        8609042      1.45%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::8       36784038      6.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.fetch.rateDist::total    595006849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus16.idleCycles                   643                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus16.iew.branchMispredicts       876182                       # Number of branch mispredicts detected at execute
system.switch_cpus16.iew.exec_branches       69905405                       # Number of branches executed
system.switch_cpus16.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus16.iew.exec_rate           0.812072                       # Inst execution rate
system.switch_cpus16.iew.exec_refs          206973956                       # number of memory reference insts executed
system.switch_cpus16.iew.exec_stores         76077009                       # Number of stores executed
system.switch_cpus16.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus16.iew.iewBlockCycles      30129317                       # Number of cycles IEW is blocking
system.switch_cpus16.iew.iewDispLoadInsts    114938197                       # Number of dispatched load instructions
system.switch_cpus16.iew.iewDispNonSpecInsts       406530                       # Number of dispatched non-speculative instructions
system.switch_cpus16.iew.iewDispSquashedInsts        78801                       # Number of squashed instructions skipped by dispatch
system.switch_cpus16.iew.iewDispStoreInsts     83280508                       # Number of dispatched store instructions
system.switch_cpus16.iew.iewDispatchedInsts    488871979                       # Number of instructions dispatched to IQ
system.switch_cpus16.iew.iewExecLoadInsts    130896947                       # Number of load instructions executed
system.switch_cpus16.iew.iewExecSquashedInsts       620454                       # Number of squashed instructions skipped in execute
system.switch_cpus16.iew.iewExecutedInsts    483189021                       # Number of executed instructions
system.switch_cpus16.iew.iewIQFullEvents      1036520                       # Number of times the IQ has become full, causing a stall
system.switch_cpus16.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus16.iew.iewLSQFullEvents    144454755                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus16.iew.iewSquashCycles       869600                       # Number of cycles IEW is squashing
system.switch_cpus16.iew.iewUnblockCycles    145959943                       # Number of cycles IEW is unblocking
system.switch_cpus16.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus16.iew.lsq.thread0.cacheBlocked       112857                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus16.iew.lsq.thread0.forwLoads      9150652                       # Number of loads that had data forwarded from stores
system.switch_cpus16.iew.lsq.thread0.ignoredResponses         1428                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus16.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus16.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus16.iew.lsq.thread0.memOrderViolation        12686                       # Number of memory ordering violations
system.switch_cpus16.iew.lsq.thread0.rescheduledLoads     22923250                       # Number of loads that were rescheduled
system.switch_cpus16.iew.lsq.thread0.squashedLoads     19602395                       # Number of loads squashed
system.switch_cpus16.iew.lsq.thread0.squashedStores     15059840                       # Number of stores squashed
system.switch_cpus16.iew.memOrderViolationEvents        12686                       # Number of memory order violations
system.switch_cpus16.iew.predictedNotTakenIncorrect       615968                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus16.iew.predictedTakenIncorrect       260214                       # Number of branches that were predicted taken incorrectly
system.switch_cpus16.iew.wb_consumers       499158222                       # num instructions consuming a value
system.switch_cpus16.iew.wb_count           458889436                       # cumulative count of insts written-back
system.switch_cpus16.iew.wb_fanout           0.538820                       # average fanout of values written-back
system.switch_cpus16.iew.wb_producers       268956652                       # num instructions producing a value
system.switch_cpus16.iew.wb_rate             0.771233                       # insts written-back per cycle
system.switch_cpus16.iew.wb_sent            459040501                       # cumulative count of insts sent to commit
system.switch_cpus16.int_regfile_reads      590097903                       # number of integer regfile reads
system.switch_cpus16.int_regfile_writes     337360651                       # number of integer regfile writes
system.switch_cpus16.ipc                     0.554415                       # IPC: Instructions Per Cycle
system.switch_cpus16.ipc_total               0.554415                       # IPC: Total IPC of All Threads
system.switch_cpus16.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IntAlu    261860149     54.12%     54.12% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IntMult     14689955      3.04%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IntDiv         1418      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAddAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShift            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatMult            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdReduceAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdReduceAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdReduceCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAes            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdAesMix            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha1Hash            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha1Hash2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShaSigma2            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdShaSigma3            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::SimdPredAlu            0      0.00%     57.16% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::MemRead    131105941     27.10%     84.26% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::MemWrite     76152012     15.74%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus16.iq.FU_type_0::total    483809475                       # Type of FU issued
system.switch_cpus16.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus16.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus16.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus16.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus16.iq.fu_busy_cnt           9842485                       # FU busy when requested
system.switch_cpus16.iq.fu_busy_rate         0.020344                       # FU busy rate (busy events/executed inst)
system.switch_cpus16.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IntAlu        422185      4.29%      4.29% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IntMult        88838      0.90%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IntDiv             0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatAdd            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatCmp            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatCvt            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMult            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMultAcc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatDiv            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMisc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatSqrt            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAdd            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAddAcc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAlu            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdCmp            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdCvt            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdMisc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdMult            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdMultAcc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShift            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShiftAcc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdDiv            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSqrt            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatAdd            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatAlu            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatCmp            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatCvt            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatDiv            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatMisc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatMult            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatSqrt            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdReduceAdd            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdReduceAlu            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdReduceCmp            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAes            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdAesMix            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha1Hash            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha1Hash2            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha256Hash            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdSha256Hash2            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShaSigma2            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdShaSigma3            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::SimdPredAlu            0      0.00%      5.19% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::MemRead      7505964     76.26%     81.45% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::MemWrite      1825498     18.55%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus16.iq.int_alu_accesses    474318962                       # Number of integer alu accesses
system.switch_cpus16.iq.int_inst_queue_reads   1533990746                       # Number of integer instruction queue reads
system.switch_cpus16.iq.int_inst_queue_wakeup_accesses    442509184                       # Number of integer instruction queue wakeup accesses
system.switch_cpus16.iq.int_inst_queue_writes    549244937                       # Number of integer instruction queue writes
system.switch_cpus16.iq.iqInstsAdded        488462882                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus16.iq.iqInstsIssued       483809475                       # Number of instructions issued
system.switch_cpus16.iq.iqNonSpecInstsAdded       409097                       # Number of non-speculative instructions added to the IQ
system.switch_cpus16.iq.iqSquashedInstsExamined     84850018                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus16.iq.iqSquashedInstsIssued       180509                       # Number of squashed instructions issued
system.switch_cpus16.iq.iqSquashedNonSpecRemoved        47181                       # Number of squashed non-spec instructions that were removed
system.switch_cpus16.iq.iqSquashedOperandsExamined     58487104                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus16.iq.issued_per_cycle::samples    595006849                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::mean     0.813116                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::stdev     1.678266                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::0    429678000     72.21%     72.21% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::1     54029240      9.08%     81.29% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::2     33433590      5.62%     86.91% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::3     21480504      3.61%     90.52% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::4     22129542      3.72%     94.24% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::5     14394789      2.42%     96.66% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::6      8389602      1.41%     98.07% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::7      4130838      0.69%     98.77% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::8      7340744      1.23%    100.00% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus16.iq.issued_per_cycle::total    595006849                       # Number of insts issued each cycle
system.switch_cpus16.iq.rate                 0.813115                       # Inst issue rate
system.switch_cpus16.iq.vec_alu_accesses     19332998                       # Number of vector alu accesses
system.switch_cpus16.iq.vec_inst_queue_reads     38658047                       # Number of vector instruction queue reads
system.switch_cpus16.iq.vec_inst_queue_wakeup_accesses     16380252                       # Number of vector instruction queue wakeup accesses
system.switch_cpus16.iq.vec_inst_queue_writes     24488688                       # Number of vector instruction queue writes
system.switch_cpus16.itb.accesses                   0                       # DTB accesses
system.switch_cpus16.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus16.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.itb.hits                       0                       # DTB hits
system.switch_cpus16.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus16.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus16.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus16.itb.misses                     0                       # DTB misses
system.switch_cpus16.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus16.itb.read_hits                  0                       # DTB read hits
system.switch_cpus16.itb.read_misses                0                       # DTB read misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus16.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus16.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus16.itb.write_hits                 0                       # DTB write hits
system.switch_cpus16.itb.write_misses               0                       # DTB write misses
system.switch_cpus16.memDep0.conflictingLoads     22326371                       # Number of conflicting loads.
system.switch_cpus16.memDep0.conflictingStores     15952685                       # Number of conflicting stores.
system.switch_cpus16.memDep0.insertedLoads    114938197                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus16.memDep0.insertedStores     83280508                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus16.misc_regfile_reads     585096587                       # number of misc regfile reads
system.switch_cpus16.misc_regfile_writes      1441975                       # number of misc regfile writes
system.switch_cpus16.numCycles              595007492                       # number of cpu cycles simulated
system.switch_cpus16.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus16.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus16.quiesceCycles                982                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus16.rename.BlockCycles     190868050                       # Number of cycles rename is blocking
system.switch_cpus16.rename.CommittedMaps    412046456                       # Number of HB maps that are committed
system.switch_cpus16.rename.IQFullEvents     20665966                       # Number of times rename has blocked due to IQ full
system.switch_cpus16.rename.IdleCycles       32633712                       # Number of cycles rename is idle
system.switch_cpus16.rename.LQFullEvents    210138018                       # Number of times rename has blocked due to LQ full
system.switch_cpus16.rename.ROBFullEvents       178950                       # Number of times rename has blocked due to ROB full
system.switch_cpus16.rename.RenameLookups    799578812                       # Number of register rename lookups that rename has made
system.switch_cpus16.rename.RenamedInsts    491916822                       # Number of instructions processed by rename
system.switch_cpus16.rename.RenamedOperands    501517879                       # Number of destination operands rename has renamed
system.switch_cpus16.rename.RunCycles        58152034                       # Number of cycles rename is running
system.switch_cpus16.rename.SQFullEvents     45269570                       # Number of times rename has blocked due to SQ full
system.switch_cpus16.rename.SquashCycles       869600                       # Number of cycles rename is squashing
system.switch_cpus16.rename.UnblockCycles    271839816                       # Number of cycles rename is unblocking
system.switch_cpus16.rename.UndoneMaps       89471280                       # Number of HB maps that are undone due to squashing
system.switch_cpus16.rename.int_rename_lookups    607074844                       # Number of integer rename lookups
system.switch_cpus16.rename.serializeStallCycles     40643628                       # count of cycles rename stalled for serializing inst
system.switch_cpus16.rename.serializingInsts       427257                       # count of serializing insts renamed
system.switch_cpus16.rename.skidInsts       139442798                       # count of insts added to the skid buffer
system.switch_cpus16.rename.tempSerializingInsts       412728                       # count of temporary serializing insts renamed
system.switch_cpus16.rename.vec_rename_lookups     13637528                       # Number of vector rename lookups
system.switch_cpus16.rob.rob_reads         1042179136                       # The number of ROB reads
system.switch_cpus16.rob.rob_writes         990388598                       # The number of ROB writes
system.switch_cpus16.timesIdled                    27                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus16.vec_regfile_reads       10920361                       # number of vector regfile reads
system.switch_cpus16.vec_regfile_writes       5461481                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests          259                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       825428                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3732260                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      4770848                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7301354                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5596276                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          125375411                       # Transaction distribution
system.membus.trans_dist::ReadRespWithInvalidate           14                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     33296215                       # Transaction distribution
system.membus.trans_dist::CleanEvict        120630768                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           616023                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         402667                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          750285                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq         3864                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp         3864                       # Transaction distribution
system.membus.trans_dist::ReadExReq          29921230                       # Transaction distribution
system.membus.trans_dist::ReadExResp         29921228                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            924                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     125374510                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             2                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      4324180                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      4284852                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      8609032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::system.mem_ctrls0.port           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::system.mem_ctrls1.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::total          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.mem_ctrls0.port     16997444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.mem_ctrls1.port     11504806                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::total     28502250                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls0.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls1.port           72                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::total          130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls0.port     15295776                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls1.port     13126550                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::total     28422326                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls0.port           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls1.port           70                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::total          126                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls0.port     15284761                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls1.port     13108895                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::total     28393656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls0.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls1.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::total          118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls0.port     15301821                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls1.port     13111866                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::total     28413687                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls0.port           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls1.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::total          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls0.port     16964246                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls1.port     11461410                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::total     28425656                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls0.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls1.port           64                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::total          118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls0.port     17137317                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls1.port     11339624                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::total     28476941                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls0.port           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls1.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::total          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls0.port     17138340                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls1.port     11344866                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::total     28483206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls0.port           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls1.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::total          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls0.port     15463972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls1.port     12976741                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::total     28440713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls0.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls1.port           66                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::total          124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls0.port     15300377                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls1.port     13142895                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::total     28443272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls0.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls1.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::total          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls0.port     15290478                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls1.port     13134274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::total     28424752                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls0.port           54                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls1.port           74                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::total          128                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls0.port     16954011                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls1.port     11499994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::total     28454005                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls0.port           50                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls1.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::total          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls0.port     17165700                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls1.port     11343837                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::total     28509537                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls0.port           48                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls1.port           58                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::total          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls0.port     17110634                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls1.port     11347830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::total     28458464                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls0.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls1.port           66                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::total          118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls0.port     15462177                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls1.port     12974081                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::total     28436258                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls0.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls1.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::total          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls0.port     15310578                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls1.port     13122456                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::total     28433034                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.icache.mem_side::system.mem_ctrls0.port           52                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.icache.mem_side::system.mem_ctrls1.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.icache.mem_side::total          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::system.mem_ctrls0.port     15290378                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::system.mem_ctrls1.port     13125881                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu16.dcache.mem_side::total     28416259                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              463744896                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    216710144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    212193280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    428903424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::system.mem_ctrls0.port         2944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::system.mem_ctrls1.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::total         6528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.mem_ctrls0.port    882432640                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.mem_ctrls1.port    588106496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::total   1470539136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls0.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls1.port         4608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::total         8320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls0.port    742571392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls1.port    723691904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::total   1466263296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls0.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls1.port         4480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::total         8064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls0.port    742173056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls1.port    722855936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::total   1465028992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls0.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls1.port         4096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::total         7552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls0.port    743046272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls1.port    723137024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::total   1466183296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls0.port         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls1.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::total         7040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls0.port    880622976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls1.port    585713792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::total   1466336768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls0.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls1.port         4096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::total         7552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls0.port    895354752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls1.port    573761408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::total   1469116160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls0.port         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls1.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::total         7040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls0.port    895493504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls1.port    573795584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::total   1469289088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls0.port         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls1.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::total         6912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls0.port    757391232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls1.port    709999616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::total   1467390848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls0.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls1.port         4224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::total         7936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls0.port    742945024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls1.port    724563072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::total   1467508096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls0.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls1.port         3840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::total         7040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls0.port    742312576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls1.port    724095872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::total   1466408448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls0.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls1.port         4736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::total         8192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls0.port    879882368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls1.port    587965952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::total   1467848320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls0.port         3200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls1.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::total         7168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls0.port    896844416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls1.port    574122112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::total   1470966528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls0.port         3072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls1.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::total         6784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls0.port    894219904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls1.port    574069632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::total   1468289536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls0.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls1.port         4224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::total         7552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls0.port    757455104                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls1.port    709916416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::total   1467371520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls0.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls1.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::total         7296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls0.port    742898560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls1.port    723253504                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::total   1466152064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.icache.mem_side::system.mem_ctrls0.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.icache.mem_side::system.mem_ctrls1.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.icache.mem_side::total         7296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::system.mem_ctrls0.port    742229888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::system.mem_ctrls1.port    723804544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu16.dcache.mem_side::total   1466034432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             23909748224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                          2552109                       # Total snoops (count)
system.membus.snoopTraffic                  230633472                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         156842193                       # Request fanout histogram
system.membus.snoop_fanout::mean             4.260073                       # Request fanout histogram
system.membus.snoop_fanout::stdev            5.415761                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                63890620     40.74%     40.74% # Request fanout histogram
system.membus.snoop_fanout::1                17735285     11.31%     52.04% # Request fanout histogram
system.membus.snoop_fanout::2                10652191      6.79%     58.83% # Request fanout histogram
system.membus.snoop_fanout::3                 7024644      4.48%     63.31% # Request fanout histogram
system.membus.snoop_fanout::4                 4899042      3.12%     66.44% # Request fanout histogram
system.membus.snoop_fanout::5                 3791699      2.42%     68.85% # Request fanout histogram
system.membus.snoop_fanout::6                 3324228      2.12%     70.97% # Request fanout histogram
system.membus.snoop_fanout::7                 3222885      2.05%     73.03% # Request fanout histogram
system.membus.snoop_fanout::8                 3292952      2.10%     75.13% # Request fanout histogram
system.membus.snoop_fanout::9                 3389750      2.16%     77.29% # Request fanout histogram
system.membus.snoop_fanout::10                3517701      2.24%     79.53% # Request fanout histogram
system.membus.snoop_fanout::11                3902295      2.49%     82.02% # Request fanout histogram
system.membus.snoop_fanout::12                5046976      3.22%     85.24% # Request fanout histogram
system.membus.snoop_fanout::13                7128640      4.55%     89.78% # Request fanout histogram
system.membus.snoop_fanout::14                8691919      5.54%     95.33% # Request fanout histogram
system.membus.snoop_fanout::15                6473092      4.13%     99.45% # Request fanout histogram
system.membus.snoop_fanout::16                  32587      0.02%     99.47% # Request fanout histogram
system.membus.snoop_fanout::17                    472      0.00%     99.47% # Request fanout histogram
system.membus.snoop_fanout::18                   2555      0.00%     99.48% # Request fanout histogram
system.membus.snoop_fanout::19                  10480      0.01%     99.48% # Request fanout histogram
system.membus.snoop_fanout::20                  30776      0.02%     99.50% # Request fanout histogram
system.membus.snoop_fanout::21                  68636      0.04%     99.55% # Request fanout histogram
system.membus.snoop_fanout::22                 118802      0.08%     99.62% # Request fanout histogram
system.membus.snoop_fanout::23                 159123      0.10%     99.72% # Request fanout histogram
system.membus.snoop_fanout::24                 165869      0.11%     99.83% # Request fanout histogram
system.membus.snoop_fanout::25                 134734      0.09%     99.91% # Request fanout histogram
system.membus.snoop_fanout::26                  82752      0.05%     99.97% # Request fanout histogram
system.membus.snoop_fanout::27                  37459      0.02%     99.99% # Request fanout histogram
system.membus.snoop_fanout::28                  11592      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::29                   2235      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::30                    202      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::31                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::32                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::33                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value              30                       # Request fanout histogram
system.membus.snoop_fanout::total           156842193                       # Request fanout histogram
system.membus.respLayer19.occupancy       89677354165                       # Layer occupancy (ticks)
system.membus.respLayer19.utilization             8.4                       # Layer utilization (%)
system.membus.respLayer18.occupancy            525299                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer62.occupancy            542426                       # Layer occupancy (ticks)
system.membus.respLayer62.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer11.occupancy       89581991781                       # Layer occupancy (ticks)
system.membus.respLayer11.utilization             8.4                       # Layer utilization (%)
system.membus.respLayer10.occupancy            598781                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer15.occupancy       89637434237                       # Layer occupancy (ticks)
system.membus.respLayer15.utilization             8.4                       # Layer utilization (%)
system.membus.respLayer14.occupancy            558461                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer35.occupancy       89747359418                       # Layer occupancy (ticks)
system.membus.respLayer35.utilization             8.4                       # Layer utilization (%)
system.membus.respLayer34.occupancy            591616                       # Layer occupancy (ticks)
system.membus.respLayer34.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer31.occupancy       89730911931                       # Layer occupancy (ticks)
system.membus.respLayer31.utilization             8.4                       # Layer utilization (%)
system.membus.respLayer30.occupancy            511806                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer55.occupancy       89733736220                       # Layer occupancy (ticks)
system.membus.respLayer55.utilization             8.4                       # Layer utilization (%)
system.membus.respLayer54.occupancy            563300                       # Layer occupancy (ticks)
system.membus.respLayer54.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer50.occupancy            498845                       # Layer occupancy (ticks)
system.membus.respLayer50.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer39.occupancy       89691247744                       # Layer occupancy (ticks)
system.membus.respLayer39.utilization             8.4                       # Layer utilization (%)
system.membus.respLayer38.occupancy            519326                       # Layer occupancy (ticks)
system.membus.respLayer38.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer63.occupancy       89666618079                       # Layer occupancy (ticks)
system.membus.respLayer63.utilization             8.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        365756974617                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              34.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy        323076854656                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization              30.4                       # Layer utilization (%)
system.membus.respLayer51.occupancy       89796211483                       # Layer occupancy (ticks)
system.membus.respLayer51.utilization             8.4                       # Layer utilization (%)
system.membus.respLayer59.occupancy       89712271778                       # Layer occupancy (ticks)
system.membus.respLayer59.utilization             8.4                       # Layer utilization (%)
system.membus.respLayer26.occupancy            523643                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer27.occupancy       89867830913                       # Layer occupancy (ticks)
system.membus.respLayer27.utilization             8.5                       # Layer utilization (%)
system.membus.respLayer22.occupancy            560552                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer23.occupancy       89833747699                       # Layer occupancy (ticks)
system.membus.respLayer23.utilization             8.5                       # Layer utilization (%)
system.membus.respLayer42.occupancy            607660                       # Layer occupancy (ticks)
system.membus.respLayer42.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer58.occupancy            539929                       # Layer occupancy (ticks)
system.membus.respLayer58.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer43.occupancy       89786265906                       # Layer occupancy (ticks)
system.membus.respLayer43.utilization             8.4                       # Layer utilization (%)
system.membus.respLayer7.occupancy        89661843677                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              8.4                       # Layer utilization (%)
system.membus.respLayer6.occupancy             616506                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        28184752417                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy        89927256120                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              8.5                       # Layer utilization (%)
system.membus.respLayer2.occupancy             487759                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer46.occupancy            529223                       # Layer occupancy (ticks)
system.membus.respLayer46.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer47.occupancy       89953940296                       # Layer occupancy (ticks)
system.membus.respLayer47.utilization             8.5                       # Layer utilization (%)
system.cpu14.numPwrStateTransitions                32                       # Number of power state transitions
system.cpu14.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::mean   117861.400000                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::stdev  136718.419866                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::min_value        12758                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::max_value       385826                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateClkGateDist::total            15                       # Distribution of time spent in the clock gated state
system.cpu14.pwrStateResidencyTicks::ON  937313098109                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::CLK_GATED      1767921                       # Cumulative time (in ticks) in various power states
system.cpu14.pwrStateResidencyTicks::OFF 1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.demand_hits::.cpu14.inst    334359431                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::.switch_cpus14.inst     52545573                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total      386905004                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::.cpu14.inst    334359431                       # number of overall hits
system.cpu14.icache.overall_hits::.switch_cpus14.inst     52545573                       # number of overall hits
system.cpu14.icache.overall_hits::total     386905004                       # number of overall hits
system.cpu14.icache.demand_misses::.cpu14.inst          185                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::.switch_cpus14.inst           64                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total          249                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::.cpu14.inst          185                       # number of overall misses
system.cpu14.icache.overall_misses::.switch_cpus14.inst           64                       # number of overall misses
system.cpu14.icache.overall_misses::total          249                       # number of overall misses
system.cpu14.icache.demand_miss_latency::.switch_cpus14.inst     10526684                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     10526684                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::.switch_cpus14.inst     10526684                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     10526684                       # number of overall miss cycles
system.cpu14.icache.demand_accesses::.cpu14.inst    334359616                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::.switch_cpus14.inst     52545637                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total    386905253                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::.cpu14.inst    334359616                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::.switch_cpus14.inst     52545637                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total    386905253                       # number of overall (read+write) accesses
system.cpu14.icache.demand_miss_rate::.cpu14.inst     0.000001                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::.switch_cpus14.inst     0.000001                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::.cpu14.inst     0.000001                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::.switch_cpus14.inst     0.000001                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu14.icache.demand_avg_miss_latency::.switch_cpus14.inst 164479.437500                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 42275.839357                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::.switch_cpus14.inst 164479.437500                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 42275.839357                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs          203                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               4                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs    50.750000                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.demand_mshr_hits::.switch_cpus14.inst            5                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::.switch_cpus14.inst            5                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu14.icache.demand_mshr_misses::.switch_cpus14.inst           59                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           59                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::.switch_cpus14.inst           59                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           59                       # number of overall MSHR misses
system.cpu14.icache.demand_mshr_miss_latency::.switch_cpus14.inst      9460062                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      9460062                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::.switch_cpus14.inst      9460062                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      9460062                       # number of overall MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_rate::.switch_cpus14.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::.switch_cpus14.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu14.icache.demand_avg_mshr_miss_latency::.switch_cpus14.inst 160340.033898                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 160340.033898                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::.switch_cpus14.inst 160340.033898                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 160340.033898                       # average overall mshr miss latency
system.cpu14.icache.replacements                    0                       # number of replacements
system.cpu14.icache.ReadReq_hits::.cpu14.inst    334359431                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::.switch_cpus14.inst     52545573                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total     386905004                       # number of ReadReq hits
system.cpu14.icache.ReadReq_misses::.cpu14.inst          185                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::.switch_cpus14.inst           64                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total          249                       # number of ReadReq misses
system.cpu14.icache.ReadReq_miss_latency::.switch_cpus14.inst     10526684                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     10526684                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_accesses::.cpu14.inst    334359616                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::.switch_cpus14.inst     52545637                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total    386905253                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_miss_rate::.cpu14.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::.switch_cpus14.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_avg_miss_latency::.switch_cpus14.inst 164479.437500                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 42275.839357                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_mshr_hits::.switch_cpus14.inst            5                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::.switch_cpus14.inst           59                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           59                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::.switch_cpus14.inst      9460062                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      9460062                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::.switch_cpus14.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus14.inst 160340.033898                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 160340.033898                       # average ReadReq mshr miss latency
system.cpu14.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.icache.tags.tagsinuse         195.787436                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs         386905248                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             244                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs        1585677.245902                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle    206965085902                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::.cpu14.inst   165.344588                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::.switch_cpus14.inst    30.442847                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::.cpu14.inst     0.264975                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::.switch_cpus14.inst     0.048787                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.313762                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          244                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          244                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.391026                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses     15089305111                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses    15089305111                       # Number of data accesses
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.demand_hits::.cpu14.data    153879870                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::.switch_cpus14.data    146378002                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total      300257872                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::.cpu14.data    153879870                       # number of overall hits
system.cpu14.dcache.overall_hits::.switch_cpus14.data    146378002                       # number of overall hits
system.cpu14.dcache.overall_hits::total     300257872                       # number of overall hits
system.cpu14.dcache.demand_misses::.cpu14.data      9680540                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::.switch_cpus14.data     20027429                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total     29707969                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::.cpu14.data      9680540                       # number of overall misses
system.cpu14.dcache.overall_misses::.switch_cpus14.data     20027429                       # number of overall misses
system.cpu14.dcache.overall_misses::total     29707969                       # number of overall misses
system.cpu14.dcache.demand_miss_latency::.switch_cpus14.data 2119110014613                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total 2119110014613                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::.switch_cpus14.data 2119110014613                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total 2119110014613                       # number of overall miss cycles
system.cpu14.dcache.demand_accesses::.cpu14.data    163560410                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::.switch_cpus14.data    166405431                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total    329965841                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::.cpu14.data    163560410                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::.switch_cpus14.data    166405431                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total    329965841                       # number of overall (read+write) accesses
system.cpu14.dcache.demand_miss_rate::.cpu14.data     0.059186                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::.switch_cpus14.data     0.120353                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.090033                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::.cpu14.data     0.059186                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::.switch_cpus14.data     0.120353                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.090033                       # miss rate for overall accesses
system.cpu14.dcache.demand_avg_miss_latency::.switch_cpus14.data 105810.387075                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 71331.366160                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::.switch_cpus14.data 105810.387075                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 71331.366160                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs      3181646                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets        26827                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs          155876                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets           756                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    20.411391                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets    35.485450                       # average number of cycles each access was blocked
system.cpu14.dcache.writebacks::.writebacks      4225515                       # number of writebacks
system.cpu14.dcache.writebacks::total         4225515                       # number of writebacks
system.cpu14.dcache.demand_mshr_hits::.switch_cpus14.data     10501408                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total     10501408                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::.switch_cpus14.data     10501408                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total     10501408                       # number of overall MSHR hits
system.cpu14.dcache.demand_mshr_misses::.switch_cpus14.data      9526021                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total      9526021                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::.switch_cpus14.data      9526021                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total      9526021                       # number of overall MSHR misses
system.cpu14.dcache.demand_mshr_miss_latency::.switch_cpus14.data 1123115813082                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total 1123115813082                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::.switch_cpus14.data 1123115813082                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total 1123115813082                       # number of overall MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_rate::.switch_cpus14.data     0.057246                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.028870                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::.switch_cpus14.data     0.057246                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.028870                       # mshr miss rate for overall accesses
system.cpu14.dcache.demand_avg_mshr_miss_latency::.switch_cpus14.data 117899.783454                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 117899.783454                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::.switch_cpus14.data 117899.783454                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 117899.783454                       # average overall mshr miss latency
system.cpu14.dcache.replacements             19066378                       # number of replacements
system.cpu14.dcache.ReadReq_hits::.cpu14.data     87065692                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::.switch_cpus14.data     84458336                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total     171524028                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_misses::.cpu14.data      7978726                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::.switch_cpus14.data     13929064                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total     21907790                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_miss_latency::.switch_cpus14.data 1716915010566                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total 1716915010566                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_accesses::.cpu14.data     95044418                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::.switch_cpus14.data     98387400                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total    193431818                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_miss_rate::.cpu14.data     0.083947                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::.switch_cpus14.data     0.141574                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.113258                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::.switch_cpus14.data 123261.334040                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 78370.068846                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_mshr_hits::.switch_cpus14.data      6236569                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total      6236569                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::.switch_cpus14.data      7692495                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total      7692495                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::.switch_cpus14.data 999294222632                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total 999294222632                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::.switch_cpus14.data     0.078186                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.039769                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus14.data 129905.085753                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 129905.085753                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_hits::.cpu14.data     66814178                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::.switch_cpus14.data     61919666                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total    128733844                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_misses::.cpu14.data      1701814                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::.switch_cpus14.data      6098365                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total      7800179                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_miss_latency::.switch_cpus14.data 402195004047                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total 402195004047                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_accesses::.cpu14.data     68515992                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::.switch_cpus14.data     68018031                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total    136534023                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_miss_rate::.cpu14.data     0.024838                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::.switch_cpus14.data     0.089658                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.057130                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_avg_miss_latency::.switch_cpus14.data 65951.284327                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 51562.278769                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_mshr_hits::.switch_cpus14.data      4264839                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total      4264839                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_misses::.switch_cpus14.data      1833526                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total      1833526                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_miss_latency::.switch_cpus14.data 123821590450                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total 123821590450                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_rate::.switch_cpus14.data     0.026956                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.013429                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus14.data 67531.952342                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 67531.952342                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_hits::.cpu14.data       547444                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::.switch_cpus14.data       365148                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total       912592                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_misses::.cpu14.data         4036                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::.switch_cpus14.data        38426                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total        42462                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_miss_latency::.switch_cpus14.data   2430886480                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total   2430886480                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_accesses::.cpu14.data       551480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::.switch_cpus14.data       403574                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total       955054                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_miss_rate::.cpu14.data     0.007318                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::.switch_cpus14.data     0.095214                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.044460                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus14.data 63261.502108                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 57248.515849                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_mshr_hits::.switch_cpus14.data        26876                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total        26876                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_misses::.switch_cpus14.data        11550                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total        11550                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus14.data    672852434                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total    672852434                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus14.data     0.028619                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.012094                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus14.data 58255.621991                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 58255.621991                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_hits::.cpu14.data       535728                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::.switch_cpus14.data       337493                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total       873221                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_misses::.cpu14.data        15237                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::.switch_cpus14.data        24167                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total        39404                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_miss_latency::.switch_cpus14.data    346776904                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total    346776904                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_accesses::.cpu14.data       550965                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::.switch_cpus14.data       361660                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total       912625                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_miss_rate::.cpu14.data     0.027655                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::.switch_cpus14.data     0.066822                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.043177                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_avg_miss_latency::.switch_cpus14.data 14349.191211                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total  8800.550807                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_mshr_misses::.switch_cpus14.data        15342                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total        15342                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus14.data    275499651                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total    275499651                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus14.data     0.042421                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.016811                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus14.data 17957.218811                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total 17957.218811                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_miss_latency::.switch_cpus14.data      3489844                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total      3489844                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus14.data      3097696                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total      3097696                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu14.dcache.tags.tagsinuse          56.835587                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs         321318644                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs        19187979                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           16.745831                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle    206965098404                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::.cpu14.data    23.043205                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::.switch_cpus14.data    33.792382                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::.cpu14.data     0.360050                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::.switch_cpus14.data     0.528006                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.888056                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses       351021499                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses      351021499                       # Number of data accesses
system.cpu15.numPwrStateTransitions                32                       # Number of power state transitions
system.cpu15.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::mean   198771.266667                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::stdev  234742.488468                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::min_value         8667                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::max_value       707055                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateClkGateDist::total            15                       # Distribution of time spent in the clock gated state
system.cpu15.pwrStateResidencyTicks::ON  937311884461                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::CLK_GATED      2981569                       # Cumulative time (in ticks) in various power states
system.cpu15.pwrStateResidencyTicks::OFF 1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.demand_hits::.cpu15.inst    334325718                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::.switch_cpus15.inst     52675689                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total      387001407                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::.cpu15.inst    334325718                       # number of overall hits
system.cpu15.icache.overall_hits::.switch_cpus15.inst     52675689                       # number of overall hits
system.cpu15.icache.overall_hits::total     387001407                       # number of overall hits
system.cpu15.icache.demand_misses::.cpu15.inst          185                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::.switch_cpus15.inst           63                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          248                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::.cpu15.inst          185                       # number of overall misses
system.cpu15.icache.overall_misses::.switch_cpus15.inst           63                       # number of overall misses
system.cpu15.icache.overall_misses::total          248                       # number of overall misses
system.cpu15.icache.demand_miss_latency::.switch_cpus15.inst      8485286                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      8485286                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::.switch_cpus15.inst      8485286                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      8485286                       # number of overall miss cycles
system.cpu15.icache.demand_accesses::.cpu15.inst    334325903                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::.switch_cpus15.inst     52675752                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total    387001655                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::.cpu15.inst    334325903                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::.switch_cpus15.inst     52675752                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total    387001655                       # number of overall (read+write) accesses
system.cpu15.icache.demand_miss_rate::.cpu15.inst     0.000001                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::.switch_cpus15.inst     0.000001                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::.cpu15.inst     0.000001                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::.switch_cpus15.inst     0.000001                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu15.icache.demand_avg_miss_latency::.switch_cpus15.inst 134687.079365                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 34214.862903                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::.switch_cpus15.inst 134687.079365                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 34214.862903                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.demand_mshr_hits::.switch_cpus15.inst            6                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::.switch_cpus15.inst            6                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu15.icache.demand_mshr_misses::.switch_cpus15.inst           57                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::.switch_cpus15.inst           57                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu15.icache.demand_mshr_miss_latency::.switch_cpus15.inst      7572880                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      7572880                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::.switch_cpus15.inst      7572880                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      7572880                       # number of overall MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_rate::.switch_cpus15.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::.switch_cpus15.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu15.icache.demand_avg_mshr_miss_latency::.switch_cpus15.inst 132857.543860                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 132857.543860                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::.switch_cpus15.inst 132857.543860                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 132857.543860                       # average overall mshr miss latency
system.cpu15.icache.replacements                    0                       # number of replacements
system.cpu15.icache.ReadReq_hits::.cpu15.inst    334325718                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::.switch_cpus15.inst     52675689                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total     387001407                       # number of ReadReq hits
system.cpu15.icache.ReadReq_misses::.cpu15.inst          185                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::.switch_cpus15.inst           63                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          248                       # number of ReadReq misses
system.cpu15.icache.ReadReq_miss_latency::.switch_cpus15.inst      8485286                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      8485286                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_accesses::.cpu15.inst    334325903                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::.switch_cpus15.inst     52675752                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total    387001655                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_miss_rate::.cpu15.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::.switch_cpus15.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_avg_miss_latency::.switch_cpus15.inst 134687.079365                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 34214.862903                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_mshr_hits::.switch_cpus15.inst            6                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::.switch_cpus15.inst           57                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::.switch_cpus15.inst      7572880                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      7572880                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::.switch_cpus15.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus15.inst 132857.543860                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 132857.543860                       # average ReadReq mshr miss latency
system.cpu15.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.icache.tags.tagsinuse         193.893130                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs         387001649                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             242                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs        1599180.367769                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle    206967046930                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::.cpu15.inst   165.345075                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::.switch_cpus15.inst    28.548055                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::.cpu15.inst     0.264976                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::.switch_cpus15.inst     0.045750                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.310726                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          242                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          242                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.387821                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses     15093064787                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses    15093064787                       # Number of data accesses
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.demand_hits::.cpu15.data    153955151                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::.switch_cpus15.data    147032915                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total      300988066                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::.cpu15.data    153955151                       # number of overall hits
system.cpu15.dcache.overall_hits::.switch_cpus15.data    147032915                       # number of overall hits
system.cpu15.dcache.overall_hits::total     300988066                       # number of overall hits
system.cpu15.dcache.demand_misses::.cpu15.data      9676851                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::.switch_cpus15.data     19961258                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total     29638109                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::.cpu15.data      9676851                       # number of overall misses
system.cpu15.dcache.overall_misses::.switch_cpus15.data     19961258                       # number of overall misses
system.cpu15.dcache.overall_misses::total     29638109                       # number of overall misses
system.cpu15.dcache.demand_miss_latency::.switch_cpus15.data 2101243210998                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total 2101243210998                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::.switch_cpus15.data 2101243210998                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total 2101243210998                       # number of overall miss cycles
system.cpu15.dcache.demand_accesses::.cpu15.data    163632002                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::.switch_cpus15.data    166994173                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total    330626175                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::.cpu15.data    163632002                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::.switch_cpus15.data    166994173                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total    330626175                       # number of overall (read+write) accesses
system.cpu15.dcache.demand_miss_rate::.cpu15.data     0.059138                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::.switch_cpus15.data     0.119533                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.089642                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::.cpu15.data     0.059138                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::.switch_cpus15.data     0.119533                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.089642                       # miss rate for overall accesses
system.cpu15.dcache.demand_avg_miss_latency::.switch_cpus15.data 105266.071457                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 70896.669251                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::.switch_cpus15.data 105266.071457                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 70896.669251                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs      3127478                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets        20128                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs          154302                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets           675                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    20.268551                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets    29.819259                       # average number of cycles each access was blocked
system.cpu15.dcache.writebacks::.writebacks      4214747                       # number of writebacks
system.cpu15.dcache.writebacks::total         4214747                       # number of writebacks
system.cpu15.dcache.demand_mshr_hits::.switch_cpus15.data     10437513                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total     10437513                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::.switch_cpus15.data     10437513                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total     10437513                       # number of overall MSHR hits
system.cpu15.dcache.demand_mshr_misses::.switch_cpus15.data      9523745                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total      9523745                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::.switch_cpus15.data      9523745                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total      9523745                       # number of overall MSHR misses
system.cpu15.dcache.demand_mshr_miss_latency::.switch_cpus15.data 1120235883826                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total 1120235883826                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::.switch_cpus15.data 1120235883826                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total 1120235883826                       # number of overall MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_rate::.switch_cpus15.data     0.057030                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.028805                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::.switch_cpus15.data     0.057030                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.028805                       # mshr miss rate for overall accesses
system.cpu15.dcache.demand_avg_mshr_miss_latency::.switch_cpus15.data 117625.564715                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 117625.564715                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::.switch_cpus15.data 117625.564715                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 117625.564715                       # average overall mshr miss latency
system.cpu15.dcache.replacements             19064668                       # number of replacements
system.cpu15.dcache.ReadReq_hits::.cpu15.data     87130448                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::.switch_cpus15.data     84844026                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total     171974474                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_misses::.cpu15.data      7975225                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::.switch_cpus15.data     13909303                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total     21884528                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_miss_latency::.switch_cpus15.data 1713529191386                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total 1713529191386                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_accesses::.cpu15.data     95105673                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::.switch_cpus15.data     98753329                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total    193859002                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_miss_rate::.cpu15.data     0.083856                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::.switch_cpus15.data     0.140849                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.112889                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::.switch_cpus15.data 123193.030692                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 78298.658824                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_mshr_hits::.switch_cpus15.data      6212509                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total      6212509                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::.switch_cpus15.data      7696794                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total      7696794                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::.switch_cpus15.data 1000608410713                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total 1000608410713                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::.switch_cpus15.data     0.077940                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.039703                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus15.data 130003.272884                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 130003.272884                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_hits::.cpu15.data     66824703                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::.switch_cpus15.data     62188889                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total    129013592                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_misses::.cpu15.data      1701626                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::.switch_cpus15.data      6051955                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total      7753581                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_miss_latency::.switch_cpus15.data 387714019612                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total 387714019612                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_accesses::.cpu15.data     68526329                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::.switch_cpus15.data     68240844                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total    136767173                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_miss_rate::.cpu15.data     0.024832                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::.switch_cpus15.data     0.088685                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.056692                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_avg_miss_latency::.switch_cpus15.data 64064.260163                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 50004.510124                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_mshr_hits::.switch_cpus15.data      4225004                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total      4225004                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_misses::.switch_cpus15.data      1826951                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total      1826951                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_miss_latency::.switch_cpus15.data 119627473113                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total 119627473113                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_rate::.switch_cpus15.data     0.026772                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.013358                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus15.data 65479.300273                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 65479.300273                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_hits::.cpu15.data       537526                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::.switch_cpus15.data       358706                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total       896232                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_misses::.cpu15.data         4000                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::.switch_cpus15.data        37729                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total        41729                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_miss_latency::.switch_cpus15.data   2472424616                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total   2472424616                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_accesses::.cpu15.data       541526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::.switch_cpus15.data       396435                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total       937961                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_miss_rate::.cpu15.data     0.007387                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::.switch_cpus15.data     0.095171                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.044489                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus15.data 65531.146227                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 59249.553452                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_mshr_hits::.switch_cpus15.data        26201                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total        26201                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_misses::.switch_cpus15.data        11528                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total        11528                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus15.data    598836758                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total    598836758                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus15.data     0.029079                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.012290                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus15.data 51946.283657                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51946.283657                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_hits::.cpu15.data       526443                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::.switch_cpus15.data       331647                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total       858090                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_misses::.cpu15.data        14626                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::.switch_cpus15.data        23891                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total        38517                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_miss_latency::.switch_cpus15.data    338386276                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total    338386276                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_accesses::.cpu15.data       541069                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::.switch_cpus15.data       355538                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total       896607                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_miss_rate::.cpu15.data     0.027032                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::.switch_cpus15.data     0.067197                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.042959                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_avg_miss_latency::.switch_cpus15.data 14163.755222                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total  8785.374666                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_mshr_misses::.switch_cpus15.data        15011                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total        15011                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus15.data    268762312                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total    268762312                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus15.data     0.042221                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.016742                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus15.data 17904.357604                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total 17904.357604                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_miss_latency::.switch_cpus15.data      3672016                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total      3672016                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus15.data      3271330                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total      3271330                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu15.dcache.tags.tagsinuse          56.846737                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs         322009987                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs        19183012                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           16.786206                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    206967059432                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::.cpu15.data    23.048045                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::.switch_cpus15.data    33.798692                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::.cpu15.data     0.360126                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::.switch_cpus15.data     0.528105                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.888230                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses       351643755                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses      351643755                       # Number of data accesses
system.cpu16.numPwrStateTransitions                44                       # Number of power state transitions
system.cpu16.pwrStateClkGateDist::samples           21                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::mean   132016.714286                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::stdev  162389.096770                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::1000-5e+10           21    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::min_value         6349                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::max_value       476427                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateClkGateDist::total            21                       # Distribution of time spent in the clock gated state
system.cpu16.pwrStateResidencyTicks::ON  937312093679                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::CLK_GATED      2772351                       # Cumulative time (in ticks) in various power states
system.cpu16.pwrStateResidencyTicks::OFF 1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.demand_hits::.cpu16.inst    334318012                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::.switch_cpus16.inst     52420978                       # number of demand (read+write) hits
system.cpu16.icache.demand_hits::total      386738990                       # number of demand (read+write) hits
system.cpu16.icache.overall_hits::.cpu16.inst    334318012                       # number of overall hits
system.cpu16.icache.overall_hits::.switch_cpus16.inst     52420978                       # number of overall hits
system.cpu16.icache.overall_hits::total     386738990                       # number of overall hits
system.cpu16.icache.demand_misses::.cpu16.inst          186                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::.switch_cpus16.inst           63                       # number of demand (read+write) misses
system.cpu16.icache.demand_misses::total          249                       # number of demand (read+write) misses
system.cpu16.icache.overall_misses::.cpu16.inst          186                       # number of overall misses
system.cpu16.icache.overall_misses::.switch_cpus16.inst           63                       # number of overall misses
system.cpu16.icache.overall_misses::total          249                       # number of overall misses
system.cpu16.icache.demand_miss_latency::.switch_cpus16.inst     10778510                       # number of demand (read+write) miss cycles
system.cpu16.icache.demand_miss_latency::total     10778510                       # number of demand (read+write) miss cycles
system.cpu16.icache.overall_miss_latency::.switch_cpus16.inst     10778510                       # number of overall miss cycles
system.cpu16.icache.overall_miss_latency::total     10778510                       # number of overall miss cycles
system.cpu16.icache.demand_accesses::.cpu16.inst    334318198                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::.switch_cpus16.inst     52421041                       # number of demand (read+write) accesses
system.cpu16.icache.demand_accesses::total    386739239                       # number of demand (read+write) accesses
system.cpu16.icache.overall_accesses::.cpu16.inst    334318198                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::.switch_cpus16.inst     52421041                       # number of overall (read+write) accesses
system.cpu16.icache.overall_accesses::total    386739239                       # number of overall (read+write) accesses
system.cpu16.icache.demand_miss_rate::.cpu16.inst     0.000001                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::.switch_cpus16.inst     0.000001                       # miss rate for demand accesses
system.cpu16.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu16.icache.overall_miss_rate::.cpu16.inst     0.000001                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::.switch_cpus16.inst     0.000001                       # miss rate for overall accesses
system.cpu16.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu16.icache.demand_avg_miss_latency::.switch_cpus16.inst 171087.460317                       # average overall miss latency
system.cpu16.icache.demand_avg_miss_latency::total 43287.188755                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::.switch_cpus16.inst 171087.460317                       # average overall miss latency
system.cpu16.icache.overall_avg_miss_latency::total 43287.188755                       # average overall miss latency
system.cpu16.icache.blocked_cycles::no_mshrs          133                       # number of cycles access was blocked
system.cpu16.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu16.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu16.icache.avg_blocked_cycles::no_mshrs    66.500000                       # average number of cycles each access was blocked
system.cpu16.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu16.icache.demand_mshr_hits::.switch_cpus16.inst            6                       # number of demand (read+write) MSHR hits
system.cpu16.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu16.icache.overall_mshr_hits::.switch_cpus16.inst            6                       # number of overall MSHR hits
system.cpu16.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu16.icache.demand_mshr_misses::.switch_cpus16.inst           57                       # number of demand (read+write) MSHR misses
system.cpu16.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu16.icache.overall_mshr_misses::.switch_cpus16.inst           57                       # number of overall MSHR misses
system.cpu16.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu16.icache.demand_mshr_miss_latency::.switch_cpus16.inst      9635052                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_latency::total      9635052                       # number of demand (read+write) MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::.switch_cpus16.inst      9635052                       # number of overall MSHR miss cycles
system.cpu16.icache.overall_mshr_miss_latency::total      9635052                       # number of overall MSHR miss cycles
system.cpu16.icache.demand_mshr_miss_rate::.switch_cpus16.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu16.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu16.icache.overall_mshr_miss_rate::.switch_cpus16.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu16.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu16.icache.demand_avg_mshr_miss_latency::.switch_cpus16.inst       169036                       # average overall mshr miss latency
system.cpu16.icache.demand_avg_mshr_miss_latency::total       169036                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::.switch_cpus16.inst       169036                       # average overall mshr miss latency
system.cpu16.icache.overall_avg_mshr_miss_latency::total       169036                       # average overall mshr miss latency
system.cpu16.icache.replacements                    0                       # number of replacements
system.cpu16.icache.ReadReq_hits::.cpu16.inst    334318012                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::.switch_cpus16.inst     52420978                       # number of ReadReq hits
system.cpu16.icache.ReadReq_hits::total     386738990                       # number of ReadReq hits
system.cpu16.icache.ReadReq_misses::.cpu16.inst          186                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::.switch_cpus16.inst           63                       # number of ReadReq misses
system.cpu16.icache.ReadReq_misses::total          249                       # number of ReadReq misses
system.cpu16.icache.ReadReq_miss_latency::.switch_cpus16.inst     10778510                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_miss_latency::total     10778510                       # number of ReadReq miss cycles
system.cpu16.icache.ReadReq_accesses::.cpu16.inst    334318198                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::.switch_cpus16.inst     52421041                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_accesses::total    386739239                       # number of ReadReq accesses(hits+misses)
system.cpu16.icache.ReadReq_miss_rate::.cpu16.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::.switch_cpus16.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_avg_miss_latency::.switch_cpus16.inst 171087.460317                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_avg_miss_latency::total 43287.188755                       # average ReadReq miss latency
system.cpu16.icache.ReadReq_mshr_hits::.switch_cpus16.inst            6                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu16.icache.ReadReq_mshr_misses::.switch_cpus16.inst           57                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu16.icache.ReadReq_mshr_miss_latency::.switch_cpus16.inst      9635052                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_latency::total      9635052                       # number of ReadReq MSHR miss cycles
system.cpu16.icache.ReadReq_mshr_miss_rate::.switch_cpus16.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus16.inst       169036                       # average ReadReq mshr miss latency
system.cpu16.icache.ReadReq_avg_mshr_miss_latency::total       169036                       # average ReadReq mshr miss latency
system.cpu16.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.icache.tags.tagsinuse         196.035058                       # Cycle average of tags in use
system.cpu16.icache.tags.total_refs         386739233                       # Total number of references to valid blocks.
system.cpu16.icache.tags.sampled_refs             243                       # Sample count of references to valid blocks.
system.cpu16.icache.tags.avg_refs        1591519.477366                       # Average number of references to valid blocks.
system.cpu16.icache.tags.warmup_cycle    206969007958                       # Cycle when the warmup percentage was hit.
system.cpu16.icache.tags.occ_blocks::.cpu16.inst   166.227845                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_blocks::.switch_cpus16.inst    29.807213                       # Average occupied blocks per requestor
system.cpu16.icache.tags.occ_percent::.cpu16.inst     0.266391                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::.switch_cpus16.inst     0.047768                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_percent::total     0.314159                       # Average percentage of cache occupancy
system.cpu16.icache.tags.occ_task_id_blocks::1024          243                       # Occupied blocks per task id
system.cpu16.icache.tags.age_task_id_blocks_1024::4          243                       # Occupied blocks per task id
system.cpu16.icache.tags.occ_task_id_percent::1024     0.389423                       # Percentage of cache occupancy per task id
system.cpu16.icache.tags.tag_accesses     15082830564                       # Number of tag accesses
system.cpu16.icache.tags.data_accesses    15082830564                       # Number of data accesses
system.cpu16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.demand_hits::.cpu16.data    153967368                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::.switch_cpus16.data    146039747                       # number of demand (read+write) hits
system.cpu16.dcache.demand_hits::total      300007115                       # number of demand (read+write) hits
system.cpu16.dcache.overall_hits::.cpu16.data    153967368                       # number of overall hits
system.cpu16.dcache.overall_hits::.switch_cpus16.data    146039747                       # number of overall hits
system.cpu16.dcache.overall_hits::total     300007115                       # number of overall hits
system.cpu16.dcache.demand_misses::.cpu16.data      9674986                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::.switch_cpus16.data     20007757                       # number of demand (read+write) misses
system.cpu16.dcache.demand_misses::total     29682743                       # number of demand (read+write) misses
system.cpu16.dcache.overall_misses::.cpu16.data      9674986                       # number of overall misses
system.cpu16.dcache.overall_misses::.switch_cpus16.data     20007757                       # number of overall misses
system.cpu16.dcache.overall_misses::total     29682743                       # number of overall misses
system.cpu16.dcache.demand_miss_latency::.switch_cpus16.data 2117079611011                       # number of demand (read+write) miss cycles
system.cpu16.dcache.demand_miss_latency::total 2117079611011                       # number of demand (read+write) miss cycles
system.cpu16.dcache.overall_miss_latency::.switch_cpus16.data 2117079611011                       # number of overall miss cycles
system.cpu16.dcache.overall_miss_latency::total 2117079611011                       # number of overall miss cycles
system.cpu16.dcache.demand_accesses::.cpu16.data    163642354                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::.switch_cpus16.data    166047504                       # number of demand (read+write) accesses
system.cpu16.dcache.demand_accesses::total    329689858                       # number of demand (read+write) accesses
system.cpu16.dcache.overall_accesses::.cpu16.data    163642354                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::.switch_cpus16.data    166047504                       # number of overall (read+write) accesses
system.cpu16.dcache.overall_accesses::total    329689858                       # number of overall (read+write) accesses
system.cpu16.dcache.demand_miss_rate::.cpu16.data     0.059123                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::.switch_cpus16.data     0.120494                       # miss rate for demand accesses
system.cpu16.dcache.demand_miss_rate::total     0.090032                       # miss rate for demand accesses
system.cpu16.dcache.overall_miss_rate::.cpu16.data     0.059123                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::.switch_cpus16.data     0.120494                       # miss rate for overall accesses
system.cpu16.dcache.overall_miss_rate::total     0.090032                       # miss rate for overall accesses
system.cpu16.dcache.demand_avg_miss_latency::.switch_cpus16.data 105812.941001                       # average overall miss latency
system.cpu16.dcache.demand_avg_miss_latency::total 71323.583909                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::.switch_cpus16.data 105812.941001                       # average overall miss latency
system.cpu16.dcache.overall_avg_miss_latency::total 71323.583909                       # average overall miss latency
system.cpu16.dcache.blocked_cycles::no_mshrs      3276281                       # number of cycles access was blocked
system.cpu16.dcache.blocked_cycles::no_targets        26431                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_mshrs          157690                       # number of cycles access was blocked
system.cpu16.dcache.blocked::no_targets           728                       # number of cycles access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_mshrs    20.776720                       # average number of cycles each access was blocked
system.cpu16.dcache.avg_blocked_cycles::no_targets    36.306319                       # average number of cycles each access was blocked
system.cpu16.dcache.writebacks::.writebacks      4221200                       # number of writebacks
system.cpu16.dcache.writebacks::total         4221200                       # number of writebacks
system.cpu16.dcache.demand_mshr_hits::.switch_cpus16.data     10488648                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.demand_mshr_hits::total     10488648                       # number of demand (read+write) MSHR hits
system.cpu16.dcache.overall_mshr_hits::.switch_cpus16.data     10488648                       # number of overall MSHR hits
system.cpu16.dcache.overall_mshr_hits::total     10488648                       # number of overall MSHR hits
system.cpu16.dcache.demand_mshr_misses::.switch_cpus16.data      9519109                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.demand_mshr_misses::total      9519109                       # number of demand (read+write) MSHR misses
system.cpu16.dcache.overall_mshr_misses::.switch_cpus16.data      9519109                       # number of overall MSHR misses
system.cpu16.dcache.overall_mshr_misses::total      9519109                       # number of overall MSHR misses
system.cpu16.dcache.demand_mshr_miss_latency::.switch_cpus16.data 1123034163094                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_latency::total 1123034163094                       # number of demand (read+write) MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::.switch_cpus16.data 1123034163094                       # number of overall MSHR miss cycles
system.cpu16.dcache.overall_mshr_miss_latency::total 1123034163094                       # number of overall MSHR miss cycles
system.cpu16.dcache.demand_mshr_miss_rate::.switch_cpus16.data     0.057328                       # mshr miss rate for demand accesses
system.cpu16.dcache.demand_mshr_miss_rate::total     0.028873                       # mshr miss rate for demand accesses
system.cpu16.dcache.overall_mshr_miss_rate::.switch_cpus16.data     0.057328                       # mshr miss rate for overall accesses
system.cpu16.dcache.overall_mshr_miss_rate::total     0.028873                       # mshr miss rate for overall accesses
system.cpu16.dcache.demand_avg_mshr_miss_latency::.switch_cpus16.data 117976.815172                       # average overall mshr miss latency
system.cpu16.dcache.demand_avg_mshr_miss_latency::total 117976.815172                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::.switch_cpus16.data 117976.815172                       # average overall mshr miss latency
system.cpu16.dcache.overall_avg_mshr_miss_latency::total 117976.815172                       # average overall mshr miss latency
system.cpu16.dcache.replacements             19057450                       # number of replacements
system.cpu16.dcache.ReadReq_hits::.cpu16.data     87131694                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::.switch_cpus16.data     84265940                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_hits::total     171397634                       # number of ReadReq hits
system.cpu16.dcache.ReadReq_misses::.cpu16.data      7973564                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::.switch_cpus16.data     13920614                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_misses::total     21894178                       # number of ReadReq misses
system.cpu16.dcache.ReadReq_miss_latency::.switch_cpus16.data 1718857596220                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_miss_latency::total 1718857596220                       # number of ReadReq miss cycles
system.cpu16.dcache.ReadReq_accesses::.cpu16.data     95105258                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::.switch_cpus16.data     98186554                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_accesses::total    193291812                       # number of ReadReq accesses(hits+misses)
system.cpu16.dcache.ReadReq_miss_rate::.cpu16.data     0.083839                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::.switch_cpus16.data     0.141777                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_miss_rate::total     0.113270                       # miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_avg_miss_latency::.switch_cpus16.data 123475.702740                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_avg_miss_latency::total 78507.519041                       # average ReadReq miss latency
system.cpu16.dcache.ReadReq_mshr_hits::.switch_cpus16.data      6233255                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_hits::total      6233255                       # number of ReadReq MSHR hits
system.cpu16.dcache.ReadReq_mshr_misses::.switch_cpus16.data      7687359                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_misses::total      7687359                       # number of ReadReq MSHR misses
system.cpu16.dcache.ReadReq_mshr_miss_latency::.switch_cpus16.data 1000981912667                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_latency::total 1000981912667                       # number of ReadReq MSHR miss cycles
system.cpu16.dcache.ReadReq_mshr_miss_rate::.switch_cpus16.data     0.078293                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_mshr_miss_rate::total     0.039771                       # mshr miss rate for ReadReq accesses
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus16.data 130211.417558                       # average ReadReq mshr miss latency
system.cpu16.dcache.ReadReq_avg_mshr_miss_latency::total 130211.417558                       # average ReadReq mshr miss latency
system.cpu16.dcache.WriteReq_hits::.cpu16.data     66835674                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::.switch_cpus16.data     61773807                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_hits::total    128609481                       # number of WriteReq hits
system.cpu16.dcache.WriteReq_misses::.cpu16.data      1701422                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::.switch_cpus16.data      6087143                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_misses::total      7788565                       # number of WriteReq misses
system.cpu16.dcache.WriteReq_miss_latency::.switch_cpus16.data 398222014791                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_miss_latency::total 398222014791                       # number of WriteReq miss cycles
system.cpu16.dcache.WriteReq_accesses::.cpu16.data     68537096                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::.switch_cpus16.data     67860950                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_accesses::total    136398046                       # number of WriteReq accesses(hits+misses)
system.cpu16.dcache.WriteReq_miss_rate::.cpu16.data     0.024825                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::.switch_cpus16.data     0.089700                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_miss_rate::total     0.057102                       # miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_avg_miss_latency::.switch_cpus16.data 65420.183950                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_avg_miss_latency::total 51129.060975                       # average WriteReq miss latency
system.cpu16.dcache.WriteReq_mshr_hits::.switch_cpus16.data      4255393                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_hits::total      4255393                       # number of WriteReq MSHR hits
system.cpu16.dcache.WriteReq_mshr_misses::.switch_cpus16.data      1831750                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_misses::total      1831750                       # number of WriteReq MSHR misses
system.cpu16.dcache.WriteReq_mshr_miss_latency::.switch_cpus16.data 122052250427                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_latency::total 122052250427                       # number of WriteReq MSHR miss cycles
system.cpu16.dcache.WriteReq_mshr_miss_rate::.switch_cpus16.data     0.026993                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_mshr_miss_rate::total     0.013429                       # mshr miss rate for WriteReq accesses
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus16.data 66631.500165                       # average WriteReq mshr miss latency
system.cpu16.dcache.WriteReq_avg_mshr_miss_latency::total 66631.500165                       # average WriteReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_hits::.cpu16.data       537279                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::.switch_cpus16.data       361194                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_hits::total       898473                       # number of LoadLockedReq hits
system.cpu16.dcache.LoadLockedReq_misses::.cpu16.data         4071                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::.switch_cpus16.data        38035                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_misses::total        42106                       # number of LoadLockedReq misses
system.cpu16.dcache.LoadLockedReq_miss_latency::.switch_cpus16.data   2765649154                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_miss_latency::total   2765649154                       # number of LoadLockedReq miss cycles
system.cpu16.dcache.LoadLockedReq_accesses::.cpu16.data       541350                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::.switch_cpus16.data       399229                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_accesses::total       940579                       # number of LoadLockedReq accesses(hits+misses)
system.cpu16.dcache.LoadLockedReq_miss_rate::.cpu16.data     0.007520                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::.switch_cpus16.data     0.095271                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_miss_rate::total     0.044766                       # miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus16.data 72713.268148                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_avg_miss_latency::total 65683.017955                       # average LoadLockedReq miss latency
system.cpu16.dcache.LoadLockedReq_mshr_hits::.switch_cpus16.data        26604                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_hits::total        26604                       # number of LoadLockedReq MSHR hits
system.cpu16.dcache.LoadLockedReq_mshr_misses::.switch_cpus16.data        11431                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_misses::total        11431                       # number of LoadLockedReq MSHR misses
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus16.data    678037494                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_latency::total    678037494                       # number of LoadLockedReq MSHR miss cycles
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus16.data     0.028633                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_mshr_miss_rate::total     0.012153                       # mshr miss rate for LoadLockedReq accesses
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus16.data 59315.676144                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.LoadLockedReq_avg_mshr_miss_latency::total 59315.676144                       # average LoadLockedReq mshr miss latency
system.cpu16.dcache.StoreCondReq_hits::.cpu16.data       526244                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::.switch_cpus16.data       333962                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_hits::total       860206                       # number of StoreCondReq hits
system.cpu16.dcache.StoreCondReq_misses::.cpu16.data        14616                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::.switch_cpus16.data        23759                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_misses::total        38375                       # number of StoreCondReq misses
system.cpu16.dcache.StoreCondReq_miss_latency::.switch_cpus16.data    340611632                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_miss_latency::total    340611632                       # number of StoreCondReq miss cycles
system.cpu16.dcache.StoreCondReq_accesses::.cpu16.data       540860                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::.switch_cpus16.data       357721                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_accesses::total       898581                       # number of StoreCondReq accesses(hits+misses)
system.cpu16.dcache.StoreCondReq_miss_rate::.cpu16.data     0.027024                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::.switch_cpus16.data     0.066418                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_miss_rate::total     0.042706                       # miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_avg_miss_latency::.switch_cpus16.data 14336.109769                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_avg_miss_latency::total  8875.873147                       # average StoreCondReq miss latency
system.cpu16.dcache.StoreCondReq_mshr_misses::.switch_cpus16.data        15089                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_misses::total        15089                       # number of StoreCondReq MSHR misses
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus16.data    270447408                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_latency::total    270447408                       # number of StoreCondReq MSHR miss cycles
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus16.data     0.042181                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_mshr_miss_rate::total     0.016792                       # mshr miss rate for StoreCondReq accesses
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus16.data 17923.481211                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondReq_avg_mshr_miss_latency::total 17923.481211                       # average StoreCondReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_miss_latency::.switch_cpus16.data      3307672                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_miss_latency::total      3307672                       # number of StoreCondFailReq miss cycles
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus16.data          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus16.data      2939644                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_mshr_miss_latency::total      2939644                       # number of StoreCondFailReq MSHR miss cycles
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus16.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu16.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu16.dcache.tags.tagsinuse          56.870997                       # Cycle average of tags in use
system.cpu16.dcache.tags.total_refs         321027387                       # Total number of references to valid blocks.
system.cpu16.dcache.tags.sampled_refs        19176249                       # Sample count of references to valid blocks.
system.cpu16.dcache.tags.avg_refs           16.740885                       # Average number of references to valid blocks.
system.cpu16.dcache.tags.warmup_cycle    206969020460                       # Cycle when the warmup percentage was hit.
system.cpu16.dcache.tags.occ_blocks::.cpu16.data    23.073622                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_blocks::.switch_cpus16.data    33.797376                       # Average occupied blocks per requestor
system.cpu16.dcache.tags.occ_percent::.cpu16.data     0.360525                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::.switch_cpus16.data     0.528084                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_percent::total     0.888609                       # Average percentage of cache occupancy
system.cpu16.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu16.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu16.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu16.dcache.tags.tag_accesses       350705267                       # Number of tag accesses
system.cpu16.dcache.tags.data_accesses      350705267                       # Number of data accesses
system.cpu10.numPwrStateTransitions                34                       # Number of power state transitions
system.cpu10.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::mean   99010.687500                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::stdev  157561.665572                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::min_value        10957                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::max_value       436161                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateClkGateDist::total            16                       # Distribution of time spent in the clock gated state
system.cpu10.pwrStateResidencyTicks::ON  937313281859                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::CLK_GATED      1584171                       # Cumulative time (in ticks) in various power states
system.cpu10.pwrStateResidencyTicks::OFF 1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.demand_hits::.cpu10.inst    334356204                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::.switch_cpus10.inst     52592292                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total      386948496                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::.cpu10.inst    334356204                       # number of overall hits
system.cpu10.icache.overall_hits::.switch_cpus10.inst     52592292                       # number of overall hits
system.cpu10.icache.overall_hits::total     386948496                       # number of overall hits
system.cpu10.icache.demand_misses::.cpu10.inst          185                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::.switch_cpus10.inst           59                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          244                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::.cpu10.inst          185                       # number of overall misses
system.cpu10.icache.overall_misses::.switch_cpus10.inst           59                       # number of overall misses
system.cpu10.icache.overall_misses::total          244                       # number of overall misses
system.cpu10.icache.demand_miss_latency::.switch_cpus10.inst      8513862                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      8513862                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::.switch_cpus10.inst      8513862                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      8513862                       # number of overall miss cycles
system.cpu10.icache.demand_accesses::.cpu10.inst    334356389                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::.switch_cpus10.inst     52592351                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total    386948740                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::.cpu10.inst    334356389                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::.switch_cpus10.inst     52592351                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total    386948740                       # number of overall (read+write) accesses
system.cpu10.icache.demand_miss_rate::.cpu10.inst     0.000001                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::.switch_cpus10.inst     0.000001                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::.cpu10.inst     0.000001                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::.switch_cpus10.inst     0.000001                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu10.icache.demand_avg_miss_latency::.switch_cpus10.inst 144302.745763                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 34892.877049                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::.switch_cpus10.inst 144302.745763                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 34892.877049                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs           21                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.demand_mshr_hits::.switch_cpus10.inst            4                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::.switch_cpus10.inst            4                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu10.icache.demand_mshr_misses::.switch_cpus10.inst           55                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::.switch_cpus10.inst           55                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu10.icache.demand_mshr_miss_latency::.switch_cpus10.inst      7894050                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      7894050                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::.switch_cpus10.inst      7894050                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      7894050                       # number of overall MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_rate::.switch_cpus10.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::.switch_cpus10.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu10.icache.demand_avg_mshr_miss_latency::.switch_cpus10.inst 143528.181818                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 143528.181818                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::.switch_cpus10.inst 143528.181818                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 143528.181818                       # average overall mshr miss latency
system.cpu10.icache.replacements                    0                       # number of replacements
system.cpu10.icache.ReadReq_hits::.cpu10.inst    334356204                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::.switch_cpus10.inst     52592292                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total     386948496                       # number of ReadReq hits
system.cpu10.icache.ReadReq_misses::.cpu10.inst          185                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::.switch_cpus10.inst           59                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          244                       # number of ReadReq misses
system.cpu10.icache.ReadReq_miss_latency::.switch_cpus10.inst      8513862                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      8513862                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_accesses::.cpu10.inst    334356389                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::.switch_cpus10.inst     52592351                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total    386948740                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_miss_rate::.cpu10.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::.switch_cpus10.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_avg_miss_latency::.switch_cpus10.inst 144302.745763                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 34892.877049                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_mshr_hits::.switch_cpus10.inst            4                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::.switch_cpus10.inst           55                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::.switch_cpus10.inst      7894050                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      7894050                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::.switch_cpus10.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus10.inst 143528.181818                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 143528.181818                       # average ReadReq mshr miss latency
system.cpu10.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.icache.tags.tagsinuse         194.004972                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs         386948736                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             240                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs        1612286.400000                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle    206957279296                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::.cpu10.inst   165.346398                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::.switch_cpus10.inst    28.658574                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::.cpu10.inst     0.264978                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::.switch_cpus10.inst     0.045927                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.310905                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          240                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          240                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.384615                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses     15091001100                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses    15091001100                       # Number of data accesses
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.demand_hits::.cpu10.data    153883753                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::.switch_cpus10.data    146569857                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total      300453610                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::.cpu10.data    153883753                       # number of overall hits
system.cpu10.dcache.overall_hits::.switch_cpus10.data    146569857                       # number of overall hits
system.cpu10.dcache.overall_hits::total     300453610                       # number of overall hits
system.cpu10.dcache.demand_misses::.cpu10.data      9691230                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::.switch_cpus10.data     19994676                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total     29685906                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::.cpu10.data      9691230                       # number of overall misses
system.cpu10.dcache.overall_misses::.switch_cpus10.data     19994676                       # number of overall misses
system.cpu10.dcache.overall_misses::total     29685906                       # number of overall misses
system.cpu10.dcache.demand_miss_latency::.switch_cpus10.data 2105606644834                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total 2105606644834                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::.switch_cpus10.data 2105606644834                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total 2105606644834                       # number of overall miss cycles
system.cpu10.dcache.demand_accesses::.cpu10.data    163574983                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::.switch_cpus10.data    166564533                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total    330139516                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::.cpu10.data    163574983                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::.switch_cpus10.data    166564533                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total    330139516                       # number of overall (read+write) accesses
system.cpu10.dcache.demand_miss_rate::.cpu10.data     0.059246                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::.switch_cpus10.data     0.120042                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.089919                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::.cpu10.data     0.059246                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::.switch_cpus10.data     0.120042                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.089919                       # miss rate for overall accesses
system.cpu10.dcache.demand_avg_miss_latency::.switch_cpus10.data 105308.365329                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 70929.505902                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::.switch_cpus10.data 105308.365329                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 70929.505902                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs      3137320                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets        19442                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs          154448                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets           657                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    20.313115                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets    29.592085                       # average number of cycles each access was blocked
system.cpu10.dcache.writebacks::.writebacks      4231076                       # number of writebacks
system.cpu10.dcache.writebacks::total         4231076                       # number of writebacks
system.cpu10.dcache.demand_mshr_hits::.switch_cpus10.data     10472286                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total     10472286                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::.switch_cpus10.data     10472286                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total     10472286                       # number of overall MSHR hits
system.cpu10.dcache.demand_mshr_misses::.switch_cpus10.data      9522390                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total      9522390                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::.switch_cpus10.data      9522390                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total      9522390                       # number of overall MSHR misses
system.cpu10.dcache.demand_mshr_miss_latency::.switch_cpus10.data 1120419673346                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total 1120419673346                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::.switch_cpus10.data 1120419673346                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total 1120419673346                       # number of overall MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_rate::.switch_cpus10.data     0.057169                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.028844                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::.switch_cpus10.data     0.057169                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.028844                       # mshr miss rate for overall accesses
system.cpu10.dcache.demand_avg_mshr_miss_latency::.switch_cpus10.data 117661.603163                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 117661.603163                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::.switch_cpus10.data 117661.603163                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 117661.603163                       # average overall mshr miss latency
system.cpu10.dcache.replacements             19073780                       # number of replacements
system.cpu10.dcache.ReadReq_hits::.cpu10.data     87070737                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::.switch_cpus10.data     84550114                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total     171620851                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_misses::.cpu10.data      7985444                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::.switch_cpus10.data     13914684                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total     21900128                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_miss_latency::.switch_cpus10.data 1712638472520                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total 1712638472520                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_accesses::.cpu10.data     95056181                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::.switch_cpus10.data     98464798                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total    193520979                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_miss_rate::.cpu10.data     0.084008                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::.switch_cpus10.data     0.141316                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.113167                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::.switch_cpus10.data 123081.377379                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 78202.212906                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_mshr_hits::.switch_cpus10.data      6223919                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total      6223919                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::.switch_cpus10.data      7690765                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total      7690765                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::.switch_cpus10.data 998854533744                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total 998854533744                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::.switch_cpus10.data     0.078107                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.039741                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus10.data 129877.136246                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 129877.136246                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_hits::.cpu10.data     66813016                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::.switch_cpus10.data     62019743                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total    128832759                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_misses::.cpu10.data      1705786                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::.switch_cpus10.data      6079992                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total      7785778                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_miss_latency::.switch_cpus10.data 392968172314                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total 392968172314                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_accesses::.cpu10.data     68518802                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::.switch_cpus10.data     68099735                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total    136618537                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_miss_rate::.cpu10.data     0.024895                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::.switch_cpus10.data     0.089281                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.056989                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_avg_miss_latency::.switch_cpus10.data 64633.008121                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 50472.563219                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_mshr_hits::.switch_cpus10.data      4248367                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total      4248367                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_misses::.switch_cpus10.data      1831625                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total      1831625                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_miss_latency::.switch_cpus10.data 121565139602                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total 121565139602                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_rate::.switch_cpus10.data     0.026896                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.013407                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus10.data 66370.102833                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 66370.102833                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_hits::.cpu10.data       545486                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::.switch_cpus10.data       368434                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total       913920                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_misses::.cpu10.data         4019                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::.switch_cpus10.data        38869                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total        42888                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_miss_latency::.switch_cpus10.data   2612386542                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total   2612386542                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_accesses::.cpu10.data       549505                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::.switch_cpus10.data       407303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total       956808                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_miss_rate::.cpu10.data     0.007314                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::.switch_cpus10.data     0.095430                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.044824                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus10.data 67210.027065                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 60911.829463                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_mshr_hits::.switch_cpus10.data        27146                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total        27146                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_misses::.switch_cpus10.data        11723                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total        11723                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus10.data    601903648                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total    601903648                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus10.data     0.028782                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.012252                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus10.data 51343.823936                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51343.823936                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_hits::.cpu10.data       533908                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::.switch_cpus10.data       340451                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total       874359                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_misses::.cpu10.data        15109                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::.switch_cpus10.data        24565                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total        39674                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_miss_latency::.switch_cpus10.data    351431220                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total    351431220                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_accesses::.cpu10.data       549017                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::.switch_cpus10.data       365016                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total       914033                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_miss_rate::.cpu10.data     0.027520                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::.switch_cpus10.data     0.067298                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.043405                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_avg_miss_latency::.switch_cpus10.data 14306.176267                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total  8857.972980                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_mshr_misses::.switch_cpus10.data        15582                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total        15582                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus10.data    279328187                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total    279328187                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus10.data     0.042689                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.017048                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus10.data 17926.337248                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total 17926.337248                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_miss_latency::.switch_cpus10.data      4214960                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total      4214960                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus10.data      3754468                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total      3754468                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu10.dcache.tags.tagsinuse          56.846797                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs         321524618                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs        19195223                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           16.750241                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle    206957291798                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::.cpu10.data    23.058248                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::.switch_cpus10.data    33.788549                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::.cpu10.data     0.360285                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::.switch_cpus10.data     0.527946                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.888231                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses       351205580                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses      351205580                       # Number of data accesses
system.cpu11.numPwrStateTransitions                38                       # Number of power state transitions
system.cpu11.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::mean   229931.777778                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::stdev  243557.110761                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::min_value        12108                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::max_value       717341                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateClkGateDist::total            18                       # Distribution of time spent in the clock gated state
system.cpu11.pwrStateResidencyTicks::ON  937310727258                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::CLK_GATED      4138772                       # Cumulative time (in ticks) in various power states
system.cpu11.pwrStateResidencyTicks::OFF 1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.demand_hits::.cpu11.inst    334314711                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::.switch_cpus11.inst     52576335                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total      386891046                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::.cpu11.inst    334314711                       # number of overall hits
system.cpu11.icache.overall_hits::.switch_cpus11.inst     52576335                       # number of overall hits
system.cpu11.icache.overall_hits::total     386891046                       # number of overall hits
system.cpu11.icache.demand_misses::.cpu11.inst          185                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::.switch_cpus11.inst           69                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total          254                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::.cpu11.inst          185                       # number of overall misses
system.cpu11.icache.overall_misses::.switch_cpus11.inst           69                       # number of overall misses
system.cpu11.icache.overall_misses::total          254                       # number of overall misses
system.cpu11.icache.demand_miss_latency::.switch_cpus11.inst     10208776                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     10208776                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::.switch_cpus11.inst     10208776                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     10208776                       # number of overall miss cycles
system.cpu11.icache.demand_accesses::.cpu11.inst    334314896                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::.switch_cpus11.inst     52576404                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total    386891300                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::.cpu11.inst    334314896                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::.switch_cpus11.inst     52576404                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total    386891300                       # number of overall (read+write) accesses
system.cpu11.icache.demand_miss_rate::.cpu11.inst     0.000001                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::.switch_cpus11.inst     0.000001                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::.cpu11.inst     0.000001                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::.switch_cpus11.inst     0.000001                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu11.icache.demand_avg_miss_latency::.switch_cpus11.inst 147953.275362                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 40192.031496                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::.switch_cpus11.inst 147953.275362                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 40192.031496                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs           32                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs           32                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.demand_mshr_hits::.switch_cpus11.inst            5                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::.switch_cpus11.inst            5                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu11.icache.demand_mshr_misses::.switch_cpus11.inst           64                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           64                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::.switch_cpus11.inst           64                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           64                       # number of overall MSHR misses
system.cpu11.icache.demand_mshr_miss_latency::.switch_cpus11.inst      9216976                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      9216976                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::.switch_cpus11.inst      9216976                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      9216976                       # number of overall MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_rate::.switch_cpus11.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::.switch_cpus11.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu11.icache.demand_avg_mshr_miss_latency::.switch_cpus11.inst 144015.250000                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 144015.250000                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::.switch_cpus11.inst 144015.250000                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 144015.250000                       # average overall mshr miss latency
system.cpu11.icache.replacements                    0                       # number of replacements
system.cpu11.icache.ReadReq_hits::.cpu11.inst    334314711                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::.switch_cpus11.inst     52576335                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total     386891046                       # number of ReadReq hits
system.cpu11.icache.ReadReq_misses::.cpu11.inst          185                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::.switch_cpus11.inst           69                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total          254                       # number of ReadReq misses
system.cpu11.icache.ReadReq_miss_latency::.switch_cpus11.inst     10208776                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     10208776                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_accesses::.cpu11.inst    334314896                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::.switch_cpus11.inst     52576404                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total    386891300                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_miss_rate::.cpu11.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::.switch_cpus11.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_avg_miss_latency::.switch_cpus11.inst 147953.275362                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 40192.031496                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_mshr_hits::.switch_cpus11.inst            5                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::.switch_cpus11.inst           64                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           64                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::.switch_cpus11.inst      9216976                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      9216976                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::.switch_cpus11.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus11.inst 144015.250000                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 144015.250000                       # average ReadReq mshr miss latency
system.cpu11.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.icache.tags.tagsinuse         197.770444                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs         386891295                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             249                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs        1553780.301205                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle    206959201032                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::.cpu11.inst   165.347598                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::.switch_cpus11.inst    32.422846                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::.cpu11.inst     0.264980                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::.switch_cpus11.inst     0.051960                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.316940                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          249                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          249                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.399038                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses     15088760949                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses    15088760949                       # Number of data accesses
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.demand_hits::.cpu11.data    153985764                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::.switch_cpus11.data    146493653                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total      300479417                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::.cpu11.data    153985764                       # number of overall hits
system.cpu11.dcache.overall_hits::.switch_cpus11.data    146493653                       # number of overall hits
system.cpu11.dcache.overall_hits::total     300479417                       # number of overall hits
system.cpu11.dcache.demand_misses::.cpu11.data      9680201                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::.switch_cpus11.data     20022128                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total     29702329                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::.cpu11.data      9680201                       # number of overall misses
system.cpu11.dcache.overall_misses::.switch_cpus11.data     20022128                       # number of overall misses
system.cpu11.dcache.overall_misses::total     29702329                       # number of overall misses
system.cpu11.dcache.demand_miss_latency::.switch_cpus11.data 2119419834586                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total 2119419834586                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::.switch_cpus11.data 2119419834586                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total 2119419834586                       # number of overall miss cycles
system.cpu11.dcache.demand_accesses::.cpu11.data    163665965                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::.switch_cpus11.data    166515781                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total    330181746                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::.cpu11.data    163665965                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::.switch_cpus11.data    166515781                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total    330181746                       # number of overall (read+write) accesses
system.cpu11.dcache.demand_miss_rate::.cpu11.data     0.059146                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::.switch_cpus11.data     0.120242                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.089958                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::.cpu11.data     0.059146                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::.switch_cpus11.data     0.120242                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.089958                       # miss rate for overall accesses
system.cpu11.dcache.demand_avg_miss_latency::.switch_cpus11.data 105853.875002                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 71355.341683                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::.switch_cpus11.data 105853.875002                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 71355.341683                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs      3224958                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets        22721                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs          159049                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets           812                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    20.276506                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets    27.981527                       # average number of cycles each access was blocked
system.cpu11.dcache.writebacks::.writebacks      4227060                       # number of writebacks
system.cpu11.dcache.writebacks::total         4227060                       # number of writebacks
system.cpu11.dcache.demand_mshr_hits::.switch_cpus11.data     10489532                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total     10489532                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::.switch_cpus11.data     10489532                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total     10489532                       # number of overall MSHR hits
system.cpu11.dcache.demand_mshr_misses::.switch_cpus11.data      9532596                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total      9532596                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::.switch_cpus11.data      9532596                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total      9532596                       # number of overall MSHR misses
system.cpu11.dcache.demand_mshr_miss_latency::.switch_cpus11.data 1123097084110                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total 1123097084110                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::.switch_cpus11.data 1123097084110                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total 1123097084110                       # number of overall MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_rate::.switch_cpus11.data     0.057247                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.028871                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::.switch_cpus11.data     0.057247                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.028871                       # mshr miss rate for overall accesses
system.cpu11.dcache.demand_avg_mshr_miss_latency::.switch_cpus11.data 117816.498686                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 117816.498686                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::.switch_cpus11.data 117816.498686                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 117816.498686                       # average overall mshr miss latency
system.cpu11.dcache.replacements             19073949                       # number of replacements
system.cpu11.dcache.ReadReq_hits::.cpu11.data     87145465                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::.switch_cpus11.data     84488580                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total     171634045                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_misses::.cpu11.data      7976010                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::.switch_cpus11.data     13935937                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total     21911947                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_miss_latency::.switch_cpus11.data 1718277158426                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total 1718277158426                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_accesses::.cpu11.data     95121475                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::.switch_cpus11.data     98424517                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total    193545992                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_miss_rate::.cpu11.data     0.083851                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::.switch_cpus11.data     0.141590                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.113213                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::.switch_cpus11.data 123298.286899                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 78417.365578                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_mshr_hits::.switch_cpus11.data      6234776                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total      6234776                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::.switch_cpus11.data      7701161                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total      7701161                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::.switch_cpus11.data 999964957722                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total 999964957722                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::.switch_cpus11.data     0.078244                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.039790                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus11.data 129846.000846                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 129846.000846                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_hits::.cpu11.data     66840299                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::.switch_cpus11.data     62005073                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total    128845372                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_misses::.cpu11.data      1704191                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::.switch_cpus11.data      6086191                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total      7790382                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_miss_latency::.switch_cpus11.data 401142676160                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total 401142676160                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_accesses::.cpu11.data     68544490                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::.switch_cpus11.data     68091264                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total    136635754                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_miss_rate::.cpu11.data     0.024863                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::.switch_cpus11.data     0.089383                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.057016                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_avg_miss_latency::.switch_cpus11.data 65910.300245                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 51492.041874                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_mshr_hits::.switch_cpus11.data      4254756                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total      4254756                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_misses::.switch_cpus11.data      1831435                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total      1831435                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_miss_latency::.switch_cpus11.data 123132126388                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total 123132126388                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_rate::.switch_cpus11.data     0.026897                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.013404                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus11.data 67232.594325                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 67232.594325                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_hits::.cpu11.data       535961                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::.switch_cpus11.data       369569                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total       905530                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_misses::.cpu11.data         4082                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::.switch_cpus11.data        39212                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total        43294                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_miss_latency::.switch_cpus11.data   2585587526                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total   2585587526                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_accesses::.cpu11.data       540043                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::.switch_cpus11.data       408781                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total       948824                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_miss_rate::.cpu11.data     0.007559                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::.switch_cpus11.data     0.095924                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.045629                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus11.data 65938.680149                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 59721.613295                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_mshr_hits::.switch_cpus11.data        27391                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total        27391                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_misses::.switch_cpus11.data        11821                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total        11821                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus11.data    643009912                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total    643009912                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus11.data     0.028918                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.012459                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus11.data 54395.559767                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 54395.559767                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_hits::.cpu11.data       524740                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::.switch_cpus11.data       341658                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total       866398                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_misses::.cpu11.data        14770                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::.switch_cpus11.data        24709                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total        39479                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_miss_latency::.switch_cpus11.data    355403284                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total    355403284                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_accesses::.cpu11.data       539510                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::.switch_cpus11.data       366367                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total       905877                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_miss_rate::.cpu11.data     0.027377                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::.switch_cpus11.data     0.067443                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.043581                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_avg_miss_latency::.switch_cpus11.data 14383.555951                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total  9002.337547                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_mshr_misses::.switch_cpus11.data        15724                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total        15724                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus11.data    282484832                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total    282484832                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus11.data     0.042919                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.017358                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus11.data 17965.201730                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total 17965.201730                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_miss_latency::.switch_cpus11.data      3761316                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total      3761316                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus11.data      3345232                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total      3345232                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu11.dcache.tags.tagsinuse          56.840330                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs         321533388                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs        19194645                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           16.751203                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    206959213534                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::.cpu11.data    23.051032                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::.switch_cpus11.data    33.789297                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::.cpu11.data     0.360172                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::.switch_cpus11.data     0.527958                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.888130                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses       351231092                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses      351231092                       # Number of data accesses
system.cpu12.numPwrStateTransitions                32                       # Number of power state transitions
system.cpu12.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::mean   181172.333333                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::stdev  224006.788482                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::min_value        12763                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::max_value       676208                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateClkGateDist::total            15                       # Distribution of time spent in the clock gated state
system.cpu12.pwrStateResidencyTicks::ON  937312148445                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::CLK_GATED      2717585                       # Cumulative time (in ticks) in various power states
system.cpu12.pwrStateResidencyTicks::OFF 1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.demand_hits::.cpu12.inst    334328327                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::.switch_cpus12.inst     52615553                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total      386943880                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::.cpu12.inst    334328327                       # number of overall hits
system.cpu12.icache.overall_hits::.switch_cpus12.inst     52615553                       # number of overall hits
system.cpu12.icache.overall_hits::total     386943880                       # number of overall hits
system.cpu12.icache.demand_misses::.cpu12.inst          185                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::.switch_cpus12.inst           61                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total          246                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::.cpu12.inst          185                       # number of overall misses
system.cpu12.icache.overall_misses::.switch_cpus12.inst           61                       # number of overall misses
system.cpu12.icache.overall_misses::total          246                       # number of overall misses
system.cpu12.icache.demand_miss_latency::.switch_cpus12.inst     10167698                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     10167698                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::.switch_cpus12.inst     10167698                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     10167698                       # number of overall miss cycles
system.cpu12.icache.demand_accesses::.cpu12.inst    334328512                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::.switch_cpus12.inst     52615614                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total    386944126                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::.cpu12.inst    334328512                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::.switch_cpus12.inst     52615614                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total    386944126                       # number of overall (read+write) accesses
system.cpu12.icache.demand_miss_rate::.cpu12.inst     0.000001                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::.switch_cpus12.inst     0.000001                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::.cpu12.inst     0.000001                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::.switch_cpus12.inst     0.000001                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu12.icache.demand_avg_miss_latency::.switch_cpus12.inst 166683.573770                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 41332.105691                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::.switch_cpus12.inst 166683.573770                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 41332.105691                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs          114                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs           57                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.demand_mshr_hits::.switch_cpus12.inst            5                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::.switch_cpus12.inst            5                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu12.icache.demand_mshr_misses::.switch_cpus12.inst           56                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::.switch_cpus12.inst           56                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu12.icache.demand_mshr_miss_latency::.switch_cpus12.inst      9009398                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      9009398                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::.switch_cpus12.inst      9009398                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      9009398                       # number of overall MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_rate::.switch_cpus12.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::.switch_cpus12.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu12.icache.demand_avg_mshr_miss_latency::.switch_cpus12.inst 160882.107143                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 160882.107143                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::.switch_cpus12.inst 160882.107143                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 160882.107143                       # average overall mshr miss latency
system.cpu12.icache.replacements                    0                       # number of replacements
system.cpu12.icache.ReadReq_hits::.cpu12.inst    334328327                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::.switch_cpus12.inst     52615553                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total     386943880                       # number of ReadReq hits
system.cpu12.icache.ReadReq_misses::.cpu12.inst          185                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::.switch_cpus12.inst           61                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total          246                       # number of ReadReq misses
system.cpu12.icache.ReadReq_miss_latency::.switch_cpus12.inst     10167698                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     10167698                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_accesses::.cpu12.inst    334328512                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::.switch_cpus12.inst     52615614                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total    386944126                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_miss_rate::.cpu12.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::.switch_cpus12.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_avg_miss_latency::.switch_cpus12.inst 166683.573770                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 41332.105691                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_mshr_hits::.switch_cpus12.inst            5                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::.switch_cpus12.inst           56                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::.switch_cpus12.inst      9009398                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      9009398                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::.switch_cpus12.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus12.inst 160882.107143                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 160882.107143                       # average ReadReq mshr miss latency
system.cpu12.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.icache.tags.tagsinuse         195.058935                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs         386944121                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             241                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs        1605577.265560                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle    206961162060                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::.cpu12.inst   165.345115                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::.switch_cpus12.inst    29.713820                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::.cpu12.inst     0.264976                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::.switch_cpus12.inst     0.047618                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.312594                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          241                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          241                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.386218                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses     15090821155                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses    15090821155                       # Number of data accesses
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.demand_hits::.cpu12.data    153946029                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::.switch_cpus12.data    146740434                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total      300686463                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::.cpu12.data    153946029                       # number of overall hits
system.cpu12.dcache.overall_hits::.switch_cpus12.data    146740434                       # number of overall hits
system.cpu12.dcache.overall_hits::total     300686463                       # number of overall hits
system.cpu12.dcache.demand_misses::.cpu12.data      9696078                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::.switch_cpus12.data     20085083                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total     29781161                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::.cpu12.data      9696078                       # number of overall misses
system.cpu12.dcache.overall_misses::.switch_cpus12.data     20085083                       # number of overall misses
system.cpu12.dcache.overall_misses::total     29781161                       # number of overall misses
system.cpu12.dcache.demand_miss_latency::.switch_cpus12.data 2125408426762                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total 2125408426762                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::.switch_cpus12.data 2125408426762                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total 2125408426762                       # number of overall miss cycles
system.cpu12.dcache.demand_accesses::.cpu12.data    163642107                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::.switch_cpus12.data    166825517                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total    330467624                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::.cpu12.data    163642107                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::.switch_cpus12.data    166825517                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total    330467624                       # number of overall (read+write) accesses
system.cpu12.dcache.demand_miss_rate::.cpu12.data     0.059252                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::.switch_cpus12.data     0.120396                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.090118                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::.cpu12.data     0.059252                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::.switch_cpus12.data     0.120396                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.090118                       # miss rate for overall accesses
system.cpu12.dcache.demand_avg_miss_latency::.switch_cpus12.data 105820.246138                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 71367.547651                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::.switch_cpus12.data 105820.246138                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 71367.547651                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs      3055708                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets        18680                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs          153410                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets           713                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    19.918571                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets    26.199158                       # average number of cycles each access was blocked
system.cpu12.dcache.writebacks::.writebacks      4231483                       # number of writebacks
system.cpu12.dcache.writebacks::total         4231483                       # number of writebacks
system.cpu12.dcache.demand_mshr_hits::.switch_cpus12.data     10535767                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total     10535767                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::.switch_cpus12.data     10535767                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total     10535767                       # number of overall MSHR hits
system.cpu12.dcache.demand_mshr_misses::.switch_cpus12.data      9549316                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total      9549316                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::.switch_cpus12.data      9549316                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total      9549316                       # number of overall MSHR misses
system.cpu12.dcache.demand_mshr_miss_latency::.switch_cpus12.data 1123250757323                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total 1123250757323                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::.switch_cpus12.data 1123250757323                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total 1123250757323                       # number of overall MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_rate::.switch_cpus12.data     0.057241                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.028896                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::.switch_cpus12.data     0.057241                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.028896                       # mshr miss rate for overall accesses
system.cpu12.dcache.demand_avg_mshr_miss_latency::.switch_cpus12.data 117626.305101                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 117626.305101                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::.switch_cpus12.data 117626.305101                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 117626.305101                       # average overall mshr miss latency
system.cpu12.dcache.replacements             19108686                       # number of replacements
system.cpu12.dcache.ReadReq_hits::.cpu12.data     87113485                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::.switch_cpus12.data     84664659                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total     171778144                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_misses::.cpu12.data      7991961                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::.switch_cpus12.data     13969459                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total     21961420                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_miss_latency::.switch_cpus12.data 1722994664476                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total 1722994664476                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_accesses::.cpu12.data     95105446                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::.switch_cpus12.data     98634118                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total    193739564                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_miss_rate::.cpu12.data     0.084033                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::.switch_cpus12.data     0.141629                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.113355                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::.switch_cpus12.data 123340.113921                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 78455.521750                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_mshr_hits::.switch_cpus12.data      6258301                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total      6258301                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::.switch_cpus12.data      7711158                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total      7711158                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::.switch_cpus12.data 1000845540982                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total 1000845540982                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::.switch_cpus12.data     0.078179                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.039802                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus12.data 129791.860183                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 129791.860183                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_hits::.cpu12.data     66832544                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::.switch_cpus12.data     62075775                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total    128908319                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_misses::.cpu12.data      1704117                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::.switch_cpus12.data      6115624                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total      7819741                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_miss_latency::.switch_cpus12.data 402413762286                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total 402413762286                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_accesses::.cpu12.data     68536661                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::.switch_cpus12.data     68191399                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total    136728060                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_miss_rate::.cpu12.data     0.024864                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::.switch_cpus12.data     0.089683                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.057192                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_avg_miss_latency::.switch_cpus12.data 65800.932544                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 51461.264802                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_mshr_hits::.switch_cpus12.data      4277466                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total      4277466                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_misses::.switch_cpus12.data      1838158                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total      1838158                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_miss_latency::.switch_cpus12.data 122405216341                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total 122405216341                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_rate::.switch_cpus12.data     0.026956                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.013444                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus12.data 66591.237718                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 66591.237718                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_hits::.cpu12.data       538572                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::.switch_cpus12.data       358341                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total       896913                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_misses::.cpu12.data         4129                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::.switch_cpus12.data        37858                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total        41987                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_miss_latency::.switch_cpus12.data   2335357422                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total   2335357422                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_accesses::.cpu12.data       542701                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::.switch_cpus12.data       396199                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total       938900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_miss_rate::.cpu12.data     0.007608                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::.switch_cpus12.data     0.095553                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.044719                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus12.data 61687.289926                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 55620.964156                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_mshr_hits::.switch_cpus12.data        26304                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total        26304                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_misses::.switch_cpus12.data        11554                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total        11554                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus12.data    620888578                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total    620888578                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus12.data     0.029162                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.012306                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus12.data 53737.976285                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53737.976285                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_hits::.cpu12.data       527337                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::.switch_cpus12.data       331124                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total       858461                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_misses::.cpu12.data        14838                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::.switch_cpus12.data        23925                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total        38763                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_miss_latency::.switch_cpus12.data    340424102                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total    340424102                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_accesses::.cpu12.data       542175                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::.switch_cpus12.data       355049                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total       897224                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_miss_rate::.cpu12.data     0.027368                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::.switch_cpus12.data     0.067385                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.043203                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_avg_miss_latency::.switch_cpus12.data 14228.802591                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total  8782.191832                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_mshr_misses::.switch_cpus12.data        15096                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total        15096                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus12.data    270546187                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total    270546187                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus12.data     0.042518                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.016825                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus12.data 17921.713500                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total 17921.713500                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_miss_latency::.switch_cpus12.data      4318548                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total      4318548                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus12.data      3844780                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total      3844780                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu12.dcache.tags.tagsinuse          56.859826                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs         321755011                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs        19227568                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           16.734046                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle    206961174562                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::.cpu12.data    23.056674                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::.switch_cpus12.data    33.803153                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::.cpu12.data     0.360261                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::.switch_cpus12.data     0.528174                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.888435                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses       351531316                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses      351531316                       # Number of data accesses
system.cpu13.numPwrStateTransitions                56                       # Number of power state transitions
system.cpu13.pwrStateClkGateDist::samples           27                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::mean   108260.259259                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::stdev  161416.655793                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::1000-5e+10           27    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::min_value         6154                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::max_value       535155                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateClkGateDist::total            27                       # Distribution of time spent in the clock gated state
system.cpu13.pwrStateResidencyTicks::ON  937311943003                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::CLK_GATED      2923027                       # Cumulative time (in ticks) in various power states
system.cpu13.pwrStateResidencyTicks::OFF 1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.demand_hits::.cpu13.inst    334327809                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::.switch_cpus13.inst     52627862                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total      386955671                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::.cpu13.inst    334327809                       # number of overall hits
system.cpu13.icache.overall_hits::.switch_cpus13.inst     52627862                       # number of overall hits
system.cpu13.icache.overall_hits::total     386955671                       # number of overall hits
system.cpu13.icache.demand_misses::.cpu13.inst          185                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::.switch_cpus13.inst           59                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          244                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::.cpu13.inst          185                       # number of overall misses
system.cpu13.icache.overall_misses::.switch_cpus13.inst           59                       # number of overall misses
system.cpu13.icache.overall_misses::total          244                       # number of overall misses
system.cpu13.icache.demand_miss_latency::.switch_cpus13.inst     10313220                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     10313220                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::.switch_cpus13.inst     10313220                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     10313220                       # number of overall miss cycles
system.cpu13.icache.demand_accesses::.cpu13.inst    334327994                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::.switch_cpus13.inst     52627921                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total    386955915                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::.cpu13.inst    334327994                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::.switch_cpus13.inst     52627921                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total    386955915                       # number of overall (read+write) accesses
system.cpu13.icache.demand_miss_rate::.cpu13.inst     0.000001                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::.switch_cpus13.inst     0.000001                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::.cpu13.inst     0.000001                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::.switch_cpus13.inst     0.000001                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu13.icache.demand_avg_miss_latency::.switch_cpus13.inst 174800.338983                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 42267.295082                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::.switch_cpus13.inst 174800.338983                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 42267.295082                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.demand_mshr_hits::.switch_cpus13.inst            6                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::.switch_cpus13.inst            6                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu13.icache.demand_mshr_misses::.switch_cpus13.inst           53                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::.switch_cpus13.inst           53                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu13.icache.demand_mshr_miss_latency::.switch_cpus13.inst      8436096                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      8436096                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::.switch_cpus13.inst      8436096                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      8436096                       # number of overall MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_rate::.switch_cpus13.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::.switch_cpus13.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu13.icache.demand_avg_mshr_miss_latency::.switch_cpus13.inst 159171.622642                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 159171.622642                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::.switch_cpus13.inst 159171.622642                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 159171.622642                       # average overall mshr miss latency
system.cpu13.icache.replacements                    0                       # number of replacements
system.cpu13.icache.ReadReq_hits::.cpu13.inst    334327809                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::.switch_cpus13.inst     52627862                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total     386955671                       # number of ReadReq hits
system.cpu13.icache.ReadReq_misses::.cpu13.inst          185                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::.switch_cpus13.inst           59                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          244                       # number of ReadReq misses
system.cpu13.icache.ReadReq_miss_latency::.switch_cpus13.inst     10313220                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     10313220                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_accesses::.cpu13.inst    334327994                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::.switch_cpus13.inst     52627921                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total    386955915                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_miss_rate::.cpu13.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::.switch_cpus13.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_avg_miss_latency::.switch_cpus13.inst 174800.338983                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 42267.295082                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_mshr_hits::.switch_cpus13.inst            6                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::.switch_cpus13.inst           53                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::.switch_cpus13.inst      8436096                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      8436096                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::.switch_cpus13.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus13.inst 159171.622642                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 159171.622642                       # average ReadReq mshr miss latency
system.cpu13.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.icache.tags.tagsinuse         193.355531                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs         386955909                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             238                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs        1625865.163866                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle    206963124874                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::.cpu13.inst   165.339265                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::.switch_cpus13.inst    28.016265                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::.cpu13.inst     0.264967                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::.switch_cpus13.inst     0.044898                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.309865                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          238                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.381410                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses     15091280923                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses    15091280923                       # Number of data accesses
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.demand_hits::.cpu13.data    153966484                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::.switch_cpus13.data    146830252                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total      300796736                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::.cpu13.data    153966484                       # number of overall hits
system.cpu13.dcache.overall_hits::.switch_cpus13.data    146830252                       # number of overall hits
system.cpu13.dcache.overall_hits::total     300796736                       # number of overall hits
system.cpu13.dcache.demand_misses::.cpu13.data      9686998                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::.switch_cpus13.data     20024205                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total     29711203                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::.cpu13.data      9686998                       # number of overall misses
system.cpu13.dcache.overall_misses::.switch_cpus13.data     20024205                       # number of overall misses
system.cpu13.dcache.overall_misses::total     29711203                       # number of overall misses
system.cpu13.dcache.demand_miss_latency::.switch_cpus13.data 2113004863046                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total 2113004863046                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::.switch_cpus13.data 2113004863046                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total 2113004863046                       # number of overall miss cycles
system.cpu13.dcache.demand_accesses::.cpu13.data    163653482                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::.switch_cpus13.data    166854457                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total    330507939                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::.cpu13.data    163653482                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::.switch_cpus13.data    166854457                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total    330507939                       # number of overall (read+write) accesses
system.cpu13.dcache.demand_miss_rate::.cpu13.data     0.059192                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::.switch_cpus13.data     0.120010                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.089896                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::.cpu13.data     0.059192                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::.switch_cpus13.data     0.120010                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.089896                       # miss rate for overall accesses
system.cpu13.dcache.demand_avg_miss_latency::.switch_cpus13.data 105522.534505                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 71118.118746                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::.switch_cpus13.data 105522.534505                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 71118.118746                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs      3162650                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets        20198                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs          155800                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets           732                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    20.299422                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets    27.592896                       # average number of cycles each access was blocked
system.cpu13.dcache.writebacks::.writebacks      4226657                       # number of writebacks
system.cpu13.dcache.writebacks::total         4226657                       # number of writebacks
system.cpu13.dcache.demand_mshr_hits::.switch_cpus13.data     10490541                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total     10490541                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::.switch_cpus13.data     10490541                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total     10490541                       # number of overall MSHR hits
system.cpu13.dcache.demand_mshr_misses::.switch_cpus13.data      9533664                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total      9533664                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::.switch_cpus13.data      9533664                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total      9533664                       # number of overall MSHR misses
system.cpu13.dcache.demand_mshr_miss_latency::.switch_cpus13.data 1121955981634                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total 1121955981634                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::.switch_cpus13.data 1121955981634                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total 1121955981634                       # number of overall MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_rate::.switch_cpus13.data     0.057138                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.028845                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::.switch_cpus13.data     0.057138                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.028845                       # mshr miss rate for overall accesses
system.cpu13.dcache.demand_avg_mshr_miss_latency::.switch_cpus13.data 117683.608488                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 117683.608488                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::.switch_cpus13.data 117683.608488                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 117683.608488                       # average overall mshr miss latency
system.cpu13.dcache.replacements             19082535                       # number of replacements
system.cpu13.dcache.ReadReq_hits::.cpu13.data     87137170                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::.switch_cpus13.data     84695106                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total     171832276                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_misses::.cpu13.data      7984119                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::.switch_cpus13.data     13924232                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total     21908351                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_miss_latency::.switch_cpus13.data 1716965545718                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total 1716965545718                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_accesses::.cpu13.data     95121289                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::.switch_cpus13.data     98619338                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total    193740627                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_miss_rate::.cpu13.data     0.083936                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::.switch_cpus13.data     0.141192                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.113081                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::.switch_cpus13.data 123307.737599                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 78370.368711                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_mshr_hits::.switch_cpus13.data      6225805                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total      6225805                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::.switch_cpus13.data      7698427                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total      7698427                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::.switch_cpus13.data 1000027979656                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total 1000027979656                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::.switch_cpus13.data     0.078062                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.039736                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus13.data 129900.300367                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 129900.300367                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_hits::.cpu13.data     66829314                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::.switch_cpus13.data     62135146                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total    128964460                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_misses::.cpu13.data      1702879                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::.switch_cpus13.data      6099973                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total      7802852                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_miss_latency::.switch_cpus13.data 396039317328                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total 396039317328                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_accesses::.cpu13.data     68532193                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::.switch_cpus13.data     68235119                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total    136767312                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_miss_rate::.cpu13.data     0.024848                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::.switch_cpus13.data     0.089396                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.057052                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_avg_miss_latency::.switch_cpus13.data 64924.765622                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 50755.713081                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_mshr_hits::.switch_cpus13.data      4264736                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total      4264736                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_misses::.switch_cpus13.data      1835237                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total      1835237                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_miss_latency::.switch_cpus13.data 121928001978                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total 121928001978                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_rate::.switch_cpus13.data     0.026896                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.013419                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus13.data 66437.196928                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 66437.196928                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_hits::.cpu13.data       536593                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::.switch_cpus13.data       365093                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total       901686                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_misses::.cpu13.data         3992                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::.switch_cpus13.data        38703                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total        42695                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_miss_latency::.switch_cpus13.data   2412440408                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total   2412440408                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_accesses::.cpu13.data       540585                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::.switch_cpus13.data       403796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total       944381                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_miss_rate::.cpu13.data     0.007385                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::.switch_cpus13.data     0.095848                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.045210                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus13.data 62332.129499                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 56504.049842                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_mshr_hits::.switch_cpus13.data        26967                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total        26967                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_misses::.switch_cpus13.data        11736                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total        11736                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus13.data    642749654                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total    642749654                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus13.data     0.029064                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.012427                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus13.data 54767.352931                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 54767.352931                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_hits::.cpu13.data       525317                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::.switch_cpus13.data       337575                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total       862892                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_misses::.cpu13.data        14809                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::.switch_cpus13.data        24310                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total        39119                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_miss_latency::.switch_cpus13.data    347318062                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total    347318062                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_accesses::.cpu13.data       540126                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::.switch_cpus13.data       361885                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total       902011                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_miss_rate::.cpu13.data     0.027418                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::.switch_cpus13.data     0.067176                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.043369                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_avg_miss_latency::.switch_cpus13.data 14287.044920                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total  8878.500524                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_mshr_misses::.switch_cpus13.data        15387                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total        15387                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus13.data    275909927                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total    275909927                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus13.data     0.042519                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.017059                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus13.data 17931.365893                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total 17931.365893                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_miss_latency::.switch_cpus13.data      3229088                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total      3229088                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus13.data      2883230                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total      2883230                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu13.dcache.tags.tagsinuse          56.880615                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs         321850563                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs        19202355                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           16.760994                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle    206963137376                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::.cpu13.data    23.082178                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::.switch_cpus13.data    33.798437                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::.cpu13.data     0.360659                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::.switch_cpus13.data     0.528101                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.888760                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses       351556686                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses      351556686                       # Number of data accesses
system.switch_cpus7.numPwrStateTransitions           18                       # Number of power state transitions
system.switch_cpus7.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::mean 394408.888889                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::stdev 225103.013423                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::min_value        61030                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::max_value       763866                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::total            9                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateResidencyTicks::ON 928338566060                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::CLK_GATED      3549680                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::OFF 1071657884260                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.switch_cpus6.numPwrStateTransitions           30                       # Number of power state transitions
system.switch_cpus6.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::mean 292284.666667                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::stdev 266895.670317                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::min_value        32048                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::max_value       757473                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::total           15                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateResidencyTicks::ON 938408962252                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::CLK_GATED      4384270                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::OFF 1061586653478                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.numPwrStateTransitions           28                       # Number of power state transitions
system.switch_cpus14.pwrStateClkGateDist::samples           14                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::mean 367416.071429                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::stdev 282702.101559                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::min_value        32900                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::max_value      1103049                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateClkGateDist::total           14                       # Distribution of time spent in the clock gated state
system.switch_cpus14.pwrStateResidencyTicks::ON 1024275042765                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.pwrStateResidencyTicks::CLK_GATED      5143825                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.pwrStateResidencyTicks::OFF 975719813410                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus14.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.numPwrStateTransitions           18                       # Number of power state transitions
system.switch_cpus4.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::mean 187546.444444                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::stdev 195052.040596                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::min_value        23830                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::max_value       531194                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::total            9                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateResidencyTicks::ON 950739323572                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::CLK_GATED      1687918                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::OFF 1049258988510                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.numPwrStateTransitions           24                       # Number of power state transitions
system.switch_cpus5.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::mean 187449.833333                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::stdev 172406.860443                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::min_value        17619                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::max_value       510791                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::total           12                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateResidencyTicks::ON 815105107036                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::CLK_GATED      2249398                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::OFF 1184892643566                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numPwrStateTransitions           22                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 377843.636364                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 248497.705613                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value        41930                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value       747821                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total           11                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 1059299092032                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED      4156280                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 940696751688                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numPwrStateTransitions           28                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples           14                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 181259.071429                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 189579.168674                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10           14    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value        27663                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value       622564                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total           14                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 1059735256987                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED      2537627                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 940262205386                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numPwrStateTransitions         5758                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples         2879                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 211753.443209                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 107566.330246                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10         2879    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value         1430                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value       823667                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total         2879                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 1061848292729                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED    609638163                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 937542069108                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numPwrStateTransitions           20                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 256609.200000                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 175743.069798                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value        23717                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value       530627                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total           10                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 977995254004                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED      2566092                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 1022002179904                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.numPwrStateTransitions           16                       # Number of power state transitions
system.switch_cpus15.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::mean 217345.500000                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::stdev 230044.860556                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::min_value        25745                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::max_value       695299                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateClkGateDist::total            8                       # Distribution of time spent in the clock gated state
system.switch_cpus15.pwrStateResidencyTicks::ON 815530392766                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.pwrStateResidencyTicks::CLK_GATED      1738764                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.pwrStateResidencyTicks::OFF 1184467868470                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus15.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.numPwrStateTransitions           12                       # Number of power state transitions
system.switch_cpus16.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::mean 293042.833333                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::stdev 205425.571549                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::min_value        50426                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::max_value       539900                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateClkGateDist::total            6                       # Distribution of time spent in the clock gated state
system.switch_cpus16.pwrStateResidencyTicks::ON 986485123443                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.pwrStateResidencyTicks::CLK_GATED      1758257                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.pwrStateResidencyTicks::OFF 1013513118300                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus16.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.numPwrStateTransitions           20                       # Number of power state transitions
system.switch_cpus8.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::mean 174862.200000                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::stdev 116451.867988                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::min_value        38835                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::max_value       447539                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateClkGateDist::total           10                       # Distribution of time spent in the clock gated state
system.switch_cpus8.pwrStateResidencyTicks::ON 971010436094                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.pwrStateResidencyTicks::CLK_GATED      1748622                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.pwrStateResidencyTicks::OFF 1028987815284                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus8.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.numPwrStateTransitions            8                       # Number of power state transitions
system.switch_cpus9.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::mean 191605.500000                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::stdev 202449.709186                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::min_value        30901                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::max_value       478082                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateClkGateDist::total            4                       # Distribution of time spent in the clock gated state
system.switch_cpus9.pwrStateResidencyTicks::ON 976017971000                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.pwrStateResidencyTicks::CLK_GATED       766422                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.pwrStateResidencyTicks::OFF 1023981262578                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus9.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.numPwrStateTransitions           14                       # Number of power state transitions
system.switch_cpus10.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::mean 214586.428571                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::stdev 254574.698092                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::min_value        27232                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::max_value       686430                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateClkGateDist::total            7                       # Distribution of time spent in the clock gated state
system.switch_cpus10.pwrStateResidencyTicks::ON 768220291339                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.pwrStateResidencyTicks::CLK_GATED      1502105                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.pwrStateResidencyTicks::OFF 1231778206556                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus10.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.numPwrStateTransitions                 36                       # Number of power state transitions
system.cpu8.pwrStateClkGateDist::samples           17                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::mean    146764.117647                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::stdev   193653.452087                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::min_value         5837                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::max_value       692062                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateClkGateDist::total             17                       # Distribution of time spent in the clock gated state
system.cpu8.pwrStateResidencyTicks::ON   937312371040                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::CLK_GATED      2494990                       # Cumulative time (in ticks) in various power states
system.cpu8.pwrStateResidencyTicks::OFF  1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.demand_hits::.cpu08.inst    334316998                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::.switch_cpus08.inst     52564492                       # number of demand (read+write) hits
system.cpu8.icache.demand_hits::total       386881490                       # number of demand (read+write) hits
system.cpu8.icache.overall_hits::.cpu08.inst    334316998                       # number of overall hits
system.cpu8.icache.overall_hits::.switch_cpus08.inst     52564492                       # number of overall hits
system.cpu8.icache.overall_hits::total      386881490                       # number of overall hits
system.cpu8.icache.demand_misses::.cpu08.inst          186                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::.switch_cpus08.inst           62                       # number of demand (read+write) misses
system.cpu8.icache.demand_misses::total           248                       # number of demand (read+write) misses
system.cpu8.icache.overall_misses::.cpu08.inst          186                       # number of overall misses
system.cpu8.icache.overall_misses::.switch_cpus08.inst           62                       # number of overall misses
system.cpu8.icache.overall_misses::total          248                       # number of overall misses
system.cpu8.icache.demand_miss_latency::.switch_cpus08.inst      8767474                       # number of demand (read+write) miss cycles
system.cpu8.icache.demand_miss_latency::total      8767474                       # number of demand (read+write) miss cycles
system.cpu8.icache.overall_miss_latency::.switch_cpus08.inst      8767474                       # number of overall miss cycles
system.cpu8.icache.overall_miss_latency::total      8767474                       # number of overall miss cycles
system.cpu8.icache.demand_accesses::.cpu08.inst    334317184                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::.switch_cpus08.inst     52564554                       # number of demand (read+write) accesses
system.cpu8.icache.demand_accesses::total    386881738                       # number of demand (read+write) accesses
system.cpu8.icache.overall_accesses::.cpu08.inst    334317184                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::.switch_cpus08.inst     52564554                       # number of overall (read+write) accesses
system.cpu8.icache.overall_accesses::total    386881738                       # number of overall (read+write) accesses
system.cpu8.icache.demand_miss_rate::.cpu08.inst     0.000001                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::.switch_cpus08.inst     0.000001                       # miss rate for demand accesses
system.cpu8.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu8.icache.overall_miss_rate::.cpu08.inst     0.000001                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::.switch_cpus08.inst     0.000001                       # miss rate for overall accesses
system.cpu8.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu8.icache.demand_avg_miss_latency::.switch_cpus08.inst 141410.870968                       # average overall miss latency
system.cpu8.icache.demand_avg_miss_latency::total 35352.717742                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::.switch_cpus08.inst 141410.870968                       # average overall miss latency
system.cpu8.icache.overall_avg_miss_latency::total 35352.717742                       # average overall miss latency
system.cpu8.icache.blocked_cycles::no_mshrs           15                       # number of cycles access was blocked
system.cpu8.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu8.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu8.icache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.cpu8.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu8.icache.demand_mshr_hits::.switch_cpus08.inst            8                       # number of demand (read+write) MSHR hits
system.cpu8.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu8.icache.overall_mshr_hits::.switch_cpus08.inst            8                       # number of overall MSHR hits
system.cpu8.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu8.icache.demand_mshr_misses::.switch_cpus08.inst           54                       # number of demand (read+write) MSHR misses
system.cpu8.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu8.icache.overall_mshr_misses::.switch_cpus08.inst           54                       # number of overall MSHR misses
system.cpu8.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu8.icache.demand_mshr_miss_latency::.switch_cpus08.inst      7475432                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_latency::total      7475432                       # number of demand (read+write) MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::.switch_cpus08.inst      7475432                       # number of overall MSHR miss cycles
system.cpu8.icache.overall_mshr_miss_latency::total      7475432                       # number of overall MSHR miss cycles
system.cpu8.icache.demand_mshr_miss_rate::.switch_cpus08.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu8.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu8.icache.overall_mshr_miss_rate::.switch_cpus08.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu8.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu8.icache.demand_avg_mshr_miss_latency::.switch_cpus08.inst 138433.925926                       # average overall mshr miss latency
system.cpu8.icache.demand_avg_mshr_miss_latency::total 138433.925926                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::.switch_cpus08.inst 138433.925926                       # average overall mshr miss latency
system.cpu8.icache.overall_avg_mshr_miss_latency::total 138433.925926                       # average overall mshr miss latency
system.cpu8.icache.replacements                     0                       # number of replacements
system.cpu8.icache.ReadReq_hits::.cpu08.inst    334316998                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::.switch_cpus08.inst     52564492                       # number of ReadReq hits
system.cpu8.icache.ReadReq_hits::total      386881490                       # number of ReadReq hits
system.cpu8.icache.ReadReq_misses::.cpu08.inst          186                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::.switch_cpus08.inst           62                       # number of ReadReq misses
system.cpu8.icache.ReadReq_misses::total          248                       # number of ReadReq misses
system.cpu8.icache.ReadReq_miss_latency::.switch_cpus08.inst      8767474                       # number of ReadReq miss cycles
system.cpu8.icache.ReadReq_miss_latency::total      8767474                       # number of ReadReq miss cycles
system.cpu8.icache.ReadReq_accesses::.cpu08.inst    334317184                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::.switch_cpus08.inst     52564554                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_accesses::total    386881738                       # number of ReadReq accesses(hits+misses)
system.cpu8.icache.ReadReq_miss_rate::.cpu08.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::.switch_cpus08.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_avg_miss_latency::.switch_cpus08.inst 141410.870968                       # average ReadReq miss latency
system.cpu8.icache.ReadReq_avg_miss_latency::total 35352.717742                       # average ReadReq miss latency
system.cpu8.icache.ReadReq_mshr_hits::.switch_cpus08.inst            8                       # number of ReadReq MSHR hits
system.cpu8.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu8.icache.ReadReq_mshr_misses::.switch_cpus08.inst           54                       # number of ReadReq MSHR misses
system.cpu8.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu8.icache.ReadReq_mshr_miss_latency::.switch_cpus08.inst      7475432                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_latency::total      7475432                       # number of ReadReq MSHR miss cycles
system.cpu8.icache.ReadReq_mshr_miss_rate::.switch_cpus08.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus08.inst 138433.925926                       # average ReadReq mshr miss latency
system.cpu8.icache.ReadReq_avg_mshr_miss_latency::total 138433.925926                       # average ReadReq mshr miss latency
system.cpu8.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.icache.tags.tagsinuse          194.458405                       # Cycle average of tags in use
system.cpu8.icache.tags.total_refs          386881730                       # Total number of references to valid blocks.
system.cpu8.icache.tags.sampled_refs              240                       # Sample count of references to valid blocks.
system.cpu8.icache.tags.avg_refs         1612007.208333                       # Average number of references to valid blocks.
system.cpu8.icache.tags.warmup_cycle     206953158994                       # Cycle when the warmup percentage was hit.
system.cpu8.icache.tags.occ_blocks::.cpu08.inst   166.240668                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_blocks::.switch_cpus08.inst    28.217737                       # Average occupied blocks per requestor
system.cpu8.icache.tags.occ_percent::.cpu08.inst     0.266411                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::.switch_cpus08.inst     0.045221                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_percent::total     0.311632                       # Average percentage of cache occupancy
system.cpu8.icache.tags.occ_task_id_blocks::1024          240                       # Occupied blocks per task id
system.cpu8.icache.tags.age_task_id_blocks_1024::4          240                       # Occupied blocks per task id
system.cpu8.icache.tags.occ_task_id_percent::1024     0.384615                       # Percentage of cache occupancy per task id
system.cpu8.icache.tags.tag_accesses      15088388022                       # Number of tag accesses
system.cpu8.icache.tags.data_accesses     15088388022                       # Number of data accesses
system.cpu8.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.demand_hits::.cpu08.data    153981888                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::.switch_cpus08.data    146476744                       # number of demand (read+write) hits
system.cpu8.dcache.demand_hits::total       300458632                       # number of demand (read+write) hits
system.cpu8.dcache.overall_hits::.cpu08.data    153981888                       # number of overall hits
system.cpu8.dcache.overall_hits::.switch_cpus08.data    146476744                       # number of overall hits
system.cpu8.dcache.overall_hits::total      300458632                       # number of overall hits
system.cpu8.dcache.demand_misses::.cpu08.data      9679808                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::.switch_cpus08.data     20012391                       # number of demand (read+write) misses
system.cpu8.dcache.demand_misses::total      29692199                       # number of demand (read+write) misses
system.cpu8.dcache.overall_misses::.cpu08.data      9679808                       # number of overall misses
system.cpu8.dcache.overall_misses::.switch_cpus08.data     20012391                       # number of overall misses
system.cpu8.dcache.overall_misses::total     29692199                       # number of overall misses
system.cpu8.dcache.demand_miss_latency::.switch_cpus08.data 2107766432003                       # number of demand (read+write) miss cycles
system.cpu8.dcache.demand_miss_latency::total 2107766432003                       # number of demand (read+write) miss cycles
system.cpu8.dcache.overall_miss_latency::.switch_cpus08.data 2107766432003                       # number of overall miss cycles
system.cpu8.dcache.overall_miss_latency::total 2107766432003                       # number of overall miss cycles
system.cpu8.dcache.demand_accesses::.cpu08.data    163661696                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::.switch_cpus08.data    166489135                       # number of demand (read+write) accesses
system.cpu8.dcache.demand_accesses::total    330150831                       # number of demand (read+write) accesses
system.cpu8.dcache.overall_accesses::.cpu08.data    163661696                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::.switch_cpus08.data    166489135                       # number of overall (read+write) accesses
system.cpu8.dcache.overall_accesses::total    330150831                       # number of overall (read+write) accesses
system.cpu8.dcache.demand_miss_rate::.cpu08.data     0.059145                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::.switch_cpus08.data     0.120202                       # miss rate for demand accesses
system.cpu8.dcache.demand_miss_rate::total     0.089935                       # miss rate for demand accesses
system.cpu8.dcache.overall_miss_rate::.cpu08.data     0.059145                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::.switch_cpus08.data     0.120202                       # miss rate for overall accesses
system.cpu8.dcache.overall_miss_rate::total     0.089935                       # miss rate for overall accesses
system.cpu8.dcache.demand_avg_miss_latency::.switch_cpus08.data 105323.068693                       # average overall miss latency
system.cpu8.dcache.demand_avg_miss_latency::total 70987.212230                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::.switch_cpus08.data 105323.068693                       # average overall miss latency
system.cpu8.dcache.overall_avg_miss_latency::total 70987.212230                       # average overall miss latency
system.cpu8.dcache.blocked_cycles::no_mshrs      3130536                       # number of cycles access was blocked
system.cpu8.dcache.blocked_cycles::no_targets        19116                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_mshrs           155051                       # number of cycles access was blocked
system.cpu8.dcache.blocked::no_targets            641                       # number of cycles access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_mshrs    20.190363                       # average number of cycles each access was blocked
system.cpu8.dcache.avg_blocked_cycles::no_targets    29.822153                       # average number of cycles each access was blocked
system.cpu8.dcache.writebacks::.writebacks      4225917                       # number of writebacks
system.cpu8.dcache.writebacks::total          4225917                       # number of writebacks
system.cpu8.dcache.demand_mshr_hits::.switch_cpus08.data     10485452                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.demand_mshr_hits::total     10485452                       # number of demand (read+write) MSHR hits
system.cpu8.dcache.overall_mshr_hits::.switch_cpus08.data     10485452                       # number of overall MSHR hits
system.cpu8.dcache.overall_mshr_hits::total     10485452                       # number of overall MSHR hits
system.cpu8.dcache.demand_mshr_misses::.switch_cpus08.data      9526939                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.demand_mshr_misses::total      9526939                       # number of demand (read+write) MSHR misses
system.cpu8.dcache.overall_mshr_misses::.switch_cpus08.data      9526939                       # number of overall MSHR misses
system.cpu8.dcache.overall_mshr_misses::total      9526939                       # number of overall MSHR misses
system.cpu8.dcache.demand_mshr_miss_latency::.switch_cpus08.data 1121404944281                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_latency::total 1121404944281                       # number of demand (read+write) MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::.switch_cpus08.data 1121404944281                       # number of overall MSHR miss cycles
system.cpu8.dcache.overall_mshr_miss_latency::total 1121404944281                       # number of overall MSHR miss cycles
system.cpu8.dcache.demand_mshr_miss_rate::.switch_cpus08.data     0.057223                       # mshr miss rate for demand accesses
system.cpu8.dcache.demand_mshr_miss_rate::total     0.028856                       # mshr miss rate for demand accesses
system.cpu8.dcache.overall_mshr_miss_rate::.switch_cpus08.data     0.057223                       # mshr miss rate for overall accesses
system.cpu8.dcache.overall_mshr_miss_rate::total     0.028856                       # mshr miss rate for overall accesses
system.cpu8.dcache.demand_avg_mshr_miss_latency::.switch_cpus08.data 117708.840613                       # average overall mshr miss latency
system.cpu8.dcache.demand_avg_mshr_miss_latency::total 117708.840613                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::.switch_cpus08.data 117708.840613                       # average overall mshr miss latency
system.cpu8.dcache.overall_avg_mshr_miss_latency::total 117708.840613                       # average overall mshr miss latency
system.cpu8.dcache.replacements              19070630                       # number of replacements
system.cpu8.dcache.ReadReq_hits::.cpu08.data     87139669                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::.switch_cpus08.data     84520384                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_hits::total      171660053                       # number of ReadReq hits
system.cpu8.dcache.ReadReq_misses::.cpu08.data      7976309                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::.switch_cpus08.data     13926850                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_misses::total     21903159                       # number of ReadReq misses
system.cpu8.dcache.ReadReq_miss_latency::.switch_cpus08.data 1713792728926                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_miss_latency::total 1713792728926                       # number of ReadReq miss cycles
system.cpu8.dcache.ReadReq_accesses::.cpu08.data     95115978                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::.switch_cpus08.data     98447234                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_accesses::total    193563212                       # number of ReadReq accesses(hits+misses)
system.cpu8.dcache.ReadReq_miss_rate::.cpu08.data     0.083859                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::.switch_cpus08.data     0.141465                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_miss_rate::total     0.113158                       # miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_avg_miss_latency::.switch_cpus08.data 123056.737807                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_avg_miss_latency::total 78244.089308                       # average ReadReq miss latency
system.cpu8.dcache.ReadReq_mshr_hits::.switch_cpus08.data      6230276                       # number of ReadReq MSHR hits
system.cpu8.dcache.ReadReq_mshr_hits::total      6230276                       # number of ReadReq MSHR hits
system.cpu8.dcache.ReadReq_mshr_misses::.switch_cpus08.data      7696574                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_misses::total      7696574                       # number of ReadReq MSHR misses
system.cpu8.dcache.ReadReq_mshr_miss_latency::.switch_cpus08.data 999510036720                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_latency::total 999510036720                       # number of ReadReq MSHR miss cycles
system.cpu8.dcache.ReadReq_mshr_miss_rate::.switch_cpus08.data     0.078180                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_mshr_miss_rate::total     0.039763                       # mshr miss rate for ReadReq accesses
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus08.data 129864.279447                       # average ReadReq mshr miss latency
system.cpu8.dcache.ReadReq_avg_mshr_miss_latency::total 129864.279447                       # average ReadReq mshr miss latency
system.cpu8.dcache.WriteReq_hits::.cpu08.data     66842219                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::.switch_cpus08.data     61956360                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_hits::total     128798579                       # number of WriteReq hits
system.cpu8.dcache.WriteReq_misses::.cpu08.data      1703499                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::.switch_cpus08.data      6085541                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_misses::total      7789040                       # number of WriteReq misses
system.cpu8.dcache.WriteReq_miss_latency::.switch_cpus08.data 393973703077                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_miss_latency::total 393973703077                       # number of WriteReq miss cycles
system.cpu8.dcache.WriteReq_accesses::.cpu08.data     68545718                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::.switch_cpus08.data     68041901                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_accesses::total    136587619                       # number of WriteReq accesses(hits+misses)
system.cpu8.dcache.WriteReq_miss_rate::.cpu08.data     0.024852                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::.switch_cpus08.data     0.089438                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_miss_rate::total     0.057026                       # miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_avg_miss_latency::.switch_cpus08.data 64739.306345                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_avg_miss_latency::total 50580.521229                       # average WriteReq miss latency
system.cpu8.dcache.WriteReq_mshr_hits::.switch_cpus08.data      4255176                       # number of WriteReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_hits::total      4255176                       # number of WriteReq MSHR hits
system.cpu8.dcache.WriteReq_mshr_misses::.switch_cpus08.data      1830365                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_misses::total      1830365                       # number of WriteReq MSHR misses
system.cpu8.dcache.WriteReq_mshr_miss_latency::.switch_cpus08.data 121894907561                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_latency::total 121894907561                       # number of WriteReq MSHR miss cycles
system.cpu8.dcache.WriteReq_mshr_miss_rate::.switch_cpus08.data     0.026901                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_mshr_miss_rate::total     0.013401                       # mshr miss rate for WriteReq accesses
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus08.data 66595.956304                       # average WriteReq mshr miss latency
system.cpu8.dcache.WriteReq_avg_mshr_miss_latency::total 66595.956304                       # average WriteReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_hits::.cpu08.data       536524                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::.switch_cpus08.data       364122                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_hits::total       900646                       # number of LoadLockedReq hits
system.cpu8.dcache.LoadLockedReq_misses::.cpu08.data         3968                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::.switch_cpus08.data        38349                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_misses::total        42317                       # number of LoadLockedReq misses
system.cpu8.dcache.LoadLockedReq_miss_latency::.switch_cpus08.data   2454857538                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_miss_latency::total   2454857538                       # number of LoadLockedReq miss cycles
system.cpu8.dcache.LoadLockedReq_accesses::.cpu08.data       540492                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::.switch_cpus08.data       402471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_accesses::total       942963                       # number of LoadLockedReq accesses(hits+misses)
system.cpu8.dcache.LoadLockedReq_miss_rate::.cpu08.data     0.007341                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::.switch_cpus08.data     0.095284                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_miss_rate::total     0.044877                       # miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus08.data 64013.599781                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_avg_miss_latency::total 58011.142992                       # average LoadLockedReq miss latency
system.cpu8.dcache.LoadLockedReq_mshr_hits::.switch_cpus08.data        26662                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_hits::total        26662                       # number of LoadLockedReq MSHR hits
system.cpu8.dcache.LoadLockedReq_mshr_misses::.switch_cpus08.data        11687                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_misses::total        11687                       # number of LoadLockedReq MSHR misses
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus08.data    634249774                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_latency::total    634249774                       # number of LoadLockedReq MSHR miss cycles
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus08.data     0.029038                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_mshr_miss_rate::total     0.012394                       # mshr miss rate for LoadLockedReq accesses
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus08.data 54269.682040                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.LoadLockedReq_avg_mshr_miss_latency::total 54269.682040                       # average LoadLockedReq mshr miss latency
system.cpu8.dcache.StoreCondReq_hits::.cpu08.data       525413                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::.switch_cpus08.data       336692                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_hits::total       862105                       # number of StoreCondReq hits
system.cpu8.dcache.StoreCondReq_misses::.cpu08.data        14626                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::.switch_cpus08.data        24105                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_misses::total        38731                       # number of StoreCondReq misses
system.cpu8.dcache.StoreCondReq_miss_latency::.switch_cpus08.data    341083136                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_miss_latency::total    341083136                       # number of StoreCondReq miss cycles
system.cpu8.dcache.StoreCondReq_accesses::.cpu08.data       540039                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::.switch_cpus08.data       360797                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_accesses::total       900836                       # number of StoreCondReq accesses(hits+misses)
system.cpu8.dcache.StoreCondReq_miss_rate::.cpu08.data     0.027083                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::.switch_cpus08.data     0.066810                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_miss_rate::total     0.042995                       # miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_avg_miss_latency::.switch_cpus08.data 14149.891558                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_avg_miss_latency::total  8806.463453                       # average StoreCondReq miss latency
system.cpu8.dcache.StoreCondReq_mshr_misses::.switch_cpus08.data        15114                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_misses::total        15114                       # number of StoreCondReq MSHR misses
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus08.data    270912743                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_latency::total    270912743                       # number of StoreCondReq MSHR miss cycles
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus08.data     0.041891                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_mshr_miss_rate::total     0.016778                       # mshr miss rate for StoreCondReq accesses
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus08.data 17924.622403                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondReq_avg_mshr_miss_latency::total 17924.622403                       # average StoreCondReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_miss_latency::.switch_cpus08.data      3339820                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_miss_latency::total      3339820                       # number of StoreCondFailReq miss cycles
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus08.data          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus08.data      2964226                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_mshr_miss_latency::total      2964226                       # number of StoreCondFailReq MSHR miss cycles
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu8.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu8.dcache.tags.tagsinuse           56.848932                       # Cycle average of tags in use
system.cpu8.dcache.tags.total_refs          321495425                       # Total number of references to valid blocks.
system.cpu8.dcache.tags.sampled_refs         19189113                       # Sample count of references to valid blocks.
system.cpu8.dcache.tags.avg_refs            16.754053                       # Average number of references to valid blocks.
system.cpu8.dcache.tags.warmup_cycle     206953171496                       # Cycle when the warmup percentage was hit.
system.cpu8.dcache.tags.occ_blocks::.cpu08.data    23.052439                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_blocks::.switch_cpus08.data    33.796493                       # Average occupied blocks per requestor
system.cpu8.dcache.tags.occ_percent::.cpu08.data     0.360194                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::.switch_cpus08.data     0.528070                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_percent::total     0.888265                       # Average percentage of cache occupancy
system.cpu8.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu8.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu8.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu8.dcache.tags.tag_accesses        351183743                       # Number of tag accesses
system.cpu8.dcache.tags.data_accesses       351183743                       # Number of data accesses
system.cpu9.numPwrStateTransitions                 38                       # Number of power state transitions
system.cpu9.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::mean    137944.111111                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::stdev   168396.403420                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::min_value         5121                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::max_value       520771                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateClkGateDist::total             18                       # Distribution of time spent in the clock gated state
system.cpu9.pwrStateResidencyTicks::ON   937312383036                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::CLK_GATED      2482994                       # Cumulative time (in ticks) in various power states
system.cpu9.pwrStateResidencyTicks::OFF  1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.demand_hits::.cpu09.inst    334320004                       # number of demand (read+write) hits
system.cpu9.icache.demand_hits::.switch_cpus09.inst     52608191                       # number of demand (read+write) hits
system.cpu9.icache.demand_hits::total       386928195                       # number of demand (read+write) hits
system.cpu9.icache.overall_hits::.cpu09.inst    334320004                       # number of overall hits
system.cpu9.icache.overall_hits::.switch_cpus09.inst     52608191                       # number of overall hits
system.cpu9.icache.overall_hits::total      386928195                       # number of overall hits
system.cpu9.icache.demand_misses::.cpu09.inst          212                       # number of demand (read+write) misses
system.cpu9.icache.demand_misses::.switch_cpus09.inst           68                       # number of demand (read+write) misses
system.cpu9.icache.demand_misses::total           280                       # number of demand (read+write) misses
system.cpu9.icache.overall_misses::.cpu09.inst          212                       # number of overall misses
system.cpu9.icache.overall_misses::.switch_cpus09.inst           68                       # number of overall misses
system.cpu9.icache.overall_misses::total          280                       # number of overall misses
system.cpu9.icache.demand_miss_latency::.switch_cpus09.inst     11544704                       # number of demand (read+write) miss cycles
system.cpu9.icache.demand_miss_latency::total     11544704                       # number of demand (read+write) miss cycles
system.cpu9.icache.overall_miss_latency::.switch_cpus09.inst     11544704                       # number of overall miss cycles
system.cpu9.icache.overall_miss_latency::total     11544704                       # number of overall miss cycles
system.cpu9.icache.demand_accesses::.cpu09.inst    334320216                       # number of demand (read+write) accesses
system.cpu9.icache.demand_accesses::.switch_cpus09.inst     52608259                       # number of demand (read+write) accesses
system.cpu9.icache.demand_accesses::total    386928475                       # number of demand (read+write) accesses
system.cpu9.icache.overall_accesses::.cpu09.inst    334320216                       # number of overall (read+write) accesses
system.cpu9.icache.overall_accesses::.switch_cpus09.inst     52608259                       # number of overall (read+write) accesses
system.cpu9.icache.overall_accesses::total    386928475                       # number of overall (read+write) accesses
system.cpu9.icache.demand_miss_rate::.cpu09.inst     0.000001                       # miss rate for demand accesses
system.cpu9.icache.demand_miss_rate::.switch_cpus09.inst     0.000001                       # miss rate for demand accesses
system.cpu9.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu9.icache.overall_miss_rate::.cpu09.inst     0.000001                       # miss rate for overall accesses
system.cpu9.icache.overall_miss_rate::.switch_cpus09.inst     0.000001                       # miss rate for overall accesses
system.cpu9.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu9.icache.demand_avg_miss_latency::.switch_cpus09.inst 169775.058824                       # average overall miss latency
system.cpu9.icache.demand_avg_miss_latency::total 41231.085714                       # average overall miss latency
system.cpu9.icache.overall_avg_miss_latency::.switch_cpus09.inst 169775.058824                       # average overall miss latency
system.cpu9.icache.overall_avg_miss_latency::total 41231.085714                       # average overall miss latency
system.cpu9.icache.blocked_cycles::no_mshrs           48                       # number of cycles access was blocked
system.cpu9.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu9.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu9.icache.avg_blocked_cycles::no_mshrs           24                       # average number of cycles each access was blocked
system.cpu9.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu9.icache.demand_mshr_hits::.switch_cpus09.inst            6                       # number of demand (read+write) MSHR hits
system.cpu9.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu9.icache.overall_mshr_hits::.switch_cpus09.inst            6                       # number of overall MSHR hits
system.cpu9.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu9.icache.demand_mshr_misses::.switch_cpus09.inst           62                       # number of demand (read+write) MSHR misses
system.cpu9.icache.demand_mshr_misses::total           62                       # number of demand (read+write) MSHR misses
system.cpu9.icache.overall_mshr_misses::.switch_cpus09.inst           62                       # number of overall MSHR misses
system.cpu9.icache.overall_mshr_misses::total           62                       # number of overall MSHR misses
system.cpu9.icache.demand_mshr_miss_latency::.switch_cpus09.inst     10279556                       # number of demand (read+write) MSHR miss cycles
system.cpu9.icache.demand_mshr_miss_latency::total     10279556                       # number of demand (read+write) MSHR miss cycles
system.cpu9.icache.overall_mshr_miss_latency::.switch_cpus09.inst     10279556                       # number of overall MSHR miss cycles
system.cpu9.icache.overall_mshr_miss_latency::total     10279556                       # number of overall MSHR miss cycles
system.cpu9.icache.demand_mshr_miss_rate::.switch_cpus09.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu9.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu9.icache.overall_mshr_miss_rate::.switch_cpus09.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu9.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu9.icache.demand_avg_mshr_miss_latency::.switch_cpus09.inst 165799.290323                       # average overall mshr miss latency
system.cpu9.icache.demand_avg_mshr_miss_latency::total 165799.290323                       # average overall mshr miss latency
system.cpu9.icache.overall_avg_mshr_miss_latency::.switch_cpus09.inst 165799.290323                       # average overall mshr miss latency
system.cpu9.icache.overall_avg_mshr_miss_latency::total 165799.290323                       # average overall mshr miss latency
system.cpu9.icache.replacements                     0                       # number of replacements
system.cpu9.icache.ReadReq_hits::.cpu09.inst    334320004                       # number of ReadReq hits
system.cpu9.icache.ReadReq_hits::.switch_cpus09.inst     52608191                       # number of ReadReq hits
system.cpu9.icache.ReadReq_hits::total      386928195                       # number of ReadReq hits
system.cpu9.icache.ReadReq_misses::.cpu09.inst          212                       # number of ReadReq misses
system.cpu9.icache.ReadReq_misses::.switch_cpus09.inst           68                       # number of ReadReq misses
system.cpu9.icache.ReadReq_misses::total          280                       # number of ReadReq misses
system.cpu9.icache.ReadReq_miss_latency::.switch_cpus09.inst     11544704                       # number of ReadReq miss cycles
system.cpu9.icache.ReadReq_miss_latency::total     11544704                       # number of ReadReq miss cycles
system.cpu9.icache.ReadReq_accesses::.cpu09.inst    334320216                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_accesses::.switch_cpus09.inst     52608259                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_accesses::total    386928475                       # number of ReadReq accesses(hits+misses)
system.cpu9.icache.ReadReq_miss_rate::.cpu09.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_miss_rate::.switch_cpus09.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_avg_miss_latency::.switch_cpus09.inst 169775.058824                       # average ReadReq miss latency
system.cpu9.icache.ReadReq_avg_miss_latency::total 41231.085714                       # average ReadReq miss latency
system.cpu9.icache.ReadReq_mshr_hits::.switch_cpus09.inst            6                       # number of ReadReq MSHR hits
system.cpu9.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu9.icache.ReadReq_mshr_misses::.switch_cpus09.inst           62                       # number of ReadReq MSHR misses
system.cpu9.icache.ReadReq_mshr_misses::total           62                       # number of ReadReq MSHR misses
system.cpu9.icache.ReadReq_mshr_miss_latency::.switch_cpus09.inst     10279556                       # number of ReadReq MSHR miss cycles
system.cpu9.icache.ReadReq_mshr_miss_latency::total     10279556                       # number of ReadReq MSHR miss cycles
system.cpu9.icache.ReadReq_mshr_miss_rate::.switch_cpus09.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu9.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus09.inst 165799.290323                       # average ReadReq mshr miss latency
system.cpu9.icache.ReadReq_avg_mshr_miss_latency::total 165799.290323                       # average ReadReq mshr miss latency
system.cpu9.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.icache.tags.tagsinuse          222.234066                       # Cycle average of tags in use
system.cpu9.icache.tags.total_refs          386928469                       # Total number of references to valid blocks.
system.cpu9.icache.tags.sampled_refs              274                       # Sample count of references to valid blocks.
system.cpu9.icache.tags.avg_refs         1412147.697080                       # Average number of references to valid blocks.
system.cpu9.icache.tags.warmup_cycle     206955121808                       # Cycle when the warmup percentage was hit.
system.cpu9.icache.tags.occ_blocks::.cpu09.inst   189.546109                       # Average occupied blocks per requestor
system.cpu9.icache.tags.occ_blocks::.switch_cpus09.inst    32.687957                       # Average occupied blocks per requestor
system.cpu9.icache.tags.occ_percent::.cpu09.inst     0.303760                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_percent::.switch_cpus09.inst     0.052385                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_percent::total     0.356144                       # Average percentage of cache occupancy
system.cpu9.icache.tags.occ_task_id_blocks::1024          274                       # Occupied blocks per task id
system.cpu9.icache.tags.age_task_id_blocks_1024::4          274                       # Occupied blocks per task id
system.cpu9.icache.tags.occ_task_id_percent::1024     0.439103                       # Percentage of cache occupancy per task id
system.cpu9.icache.tags.tag_accesses      15090210799                       # Number of tag accesses
system.cpu9.icache.tags.data_accesses     15090210799                       # Number of data accesses
system.cpu9.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.demand_hits::.cpu09.data    153979987                       # number of demand (read+write) hits
system.cpu9.dcache.demand_hits::.switch_cpus09.data    146595271                       # number of demand (read+write) hits
system.cpu9.dcache.demand_hits::total       300575258                       # number of demand (read+write) hits
system.cpu9.dcache.overall_hits::.cpu09.data    153979987                       # number of overall hits
system.cpu9.dcache.overall_hits::.switch_cpus09.data    146595271                       # number of overall hits
system.cpu9.dcache.overall_hits::total      300575258                       # number of overall hits
system.cpu9.dcache.demand_misses::.cpu09.data      9677824                       # number of demand (read+write) misses
system.cpu9.dcache.demand_misses::.switch_cpus09.data     20012746                       # number of demand (read+write) misses
system.cpu9.dcache.demand_misses::total      29690570                       # number of demand (read+write) misses
system.cpu9.dcache.overall_misses::.cpu09.data      9677824                       # number of overall misses
system.cpu9.dcache.overall_misses::.switch_cpus09.data     20012746                       # number of overall misses
system.cpu9.dcache.overall_misses::total     29690570                       # number of overall misses
system.cpu9.dcache.demand_miss_latency::.switch_cpus09.data 2105547646946                       # number of demand (read+write) miss cycles
system.cpu9.dcache.demand_miss_latency::total 2105547646946                       # number of demand (read+write) miss cycles
system.cpu9.dcache.overall_miss_latency::.switch_cpus09.data 2105547646946                       # number of overall miss cycles
system.cpu9.dcache.overall_miss_latency::total 2105547646946                       # number of overall miss cycles
system.cpu9.dcache.demand_accesses::.cpu09.data    163657811                       # number of demand (read+write) accesses
system.cpu9.dcache.demand_accesses::.switch_cpus09.data    166608017                       # number of demand (read+write) accesses
system.cpu9.dcache.demand_accesses::total    330265828                       # number of demand (read+write) accesses
system.cpu9.dcache.overall_accesses::.cpu09.data    163657811                       # number of overall (read+write) accesses
system.cpu9.dcache.overall_accesses::.switch_cpus09.data    166608017                       # number of overall (read+write) accesses
system.cpu9.dcache.overall_accesses::total    330265828                       # number of overall (read+write) accesses
system.cpu9.dcache.demand_miss_rate::.cpu09.data     0.059135                       # miss rate for demand accesses
system.cpu9.dcache.demand_miss_rate::.switch_cpus09.data     0.120119                       # miss rate for demand accesses
system.cpu9.dcache.demand_miss_rate::total     0.089899                       # miss rate for demand accesses
system.cpu9.dcache.overall_miss_rate::.cpu09.data     0.059135                       # miss rate for overall accesses
system.cpu9.dcache.overall_miss_rate::.switch_cpus09.data     0.120119                       # miss rate for overall accesses
system.cpu9.dcache.overall_miss_rate::total     0.089899                       # miss rate for overall accesses
system.cpu9.dcache.demand_avg_miss_latency::.switch_cpus09.data 105210.331803                       # average overall miss latency
system.cpu9.dcache.demand_avg_miss_latency::total 70916.376713                       # average overall miss latency
system.cpu9.dcache.overall_avg_miss_latency::.switch_cpus09.data 105210.331803                       # average overall miss latency
system.cpu9.dcache.overall_avg_miss_latency::total 70916.376713                       # average overall miss latency
system.cpu9.dcache.blocked_cycles::no_mshrs      3139621                       # number of cycles access was blocked
system.cpu9.dcache.blocked_cycles::no_targets        19744                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_mshrs           155444                       # number of cycles access was blocked
system.cpu9.dcache.blocked::no_targets            677                       # number of cycles access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_mshrs    20.197763                       # average number of cycles each access was blocked
system.cpu9.dcache.avg_blocked_cycles::no_targets    29.163959                       # average number of cycles each access was blocked
system.cpu9.dcache.writebacks::.writebacks      4226549                       # number of writebacks
system.cpu9.dcache.writebacks::total          4226549                       # number of writebacks
system.cpu9.dcache.demand_mshr_hits::.switch_cpus09.data     10484595                       # number of demand (read+write) MSHR hits
system.cpu9.dcache.demand_mshr_hits::total     10484595                       # number of demand (read+write) MSHR hits
system.cpu9.dcache.overall_mshr_hits::.switch_cpus09.data     10484595                       # number of overall MSHR hits
system.cpu9.dcache.overall_mshr_hits::total     10484595                       # number of overall MSHR hits
system.cpu9.dcache.demand_mshr_misses::.switch_cpus09.data      9528151                       # number of demand (read+write) MSHR misses
system.cpu9.dcache.demand_mshr_misses::total      9528151                       # number of demand (read+write) MSHR misses
system.cpu9.dcache.overall_mshr_misses::.switch_cpus09.data      9528151                       # number of overall MSHR misses
system.cpu9.dcache.overall_mshr_misses::total      9528151                       # number of overall MSHR misses
system.cpu9.dcache.demand_mshr_miss_latency::.switch_cpus09.data 1120564911875                       # number of demand (read+write) MSHR miss cycles
system.cpu9.dcache.demand_mshr_miss_latency::total 1120564911875                       # number of demand (read+write) MSHR miss cycles
system.cpu9.dcache.overall_mshr_miss_latency::.switch_cpus09.data 1120564911875                       # number of overall MSHR miss cycles
system.cpu9.dcache.overall_mshr_miss_latency::total 1120564911875                       # number of overall MSHR miss cycles
system.cpu9.dcache.demand_mshr_miss_rate::.switch_cpus09.data     0.057189                       # mshr miss rate for demand accesses
system.cpu9.dcache.demand_mshr_miss_rate::total     0.028850                       # mshr miss rate for demand accesses
system.cpu9.dcache.overall_mshr_miss_rate::.switch_cpus09.data     0.057189                       # mshr miss rate for overall accesses
system.cpu9.dcache.overall_mshr_miss_rate::total     0.028850                       # mshr miss rate for overall accesses
system.cpu9.dcache.demand_avg_mshr_miss_latency::.switch_cpus09.data 117605.704598                       # average overall mshr miss latency
system.cpu9.dcache.demand_avg_mshr_miss_latency::total 117605.704598                       # average overall mshr miss latency
system.cpu9.dcache.overall_avg_mshr_miss_latency::.switch_cpus09.data 117605.704598                       # average overall mshr miss latency
system.cpu9.dcache.overall_avg_mshr_miss_latency::total 117605.704598                       # average overall mshr miss latency
system.cpu9.dcache.replacements              19068102                       # number of replacements
system.cpu9.dcache.ReadReq_hits::.cpu09.data     87138515                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_hits::.switch_cpus09.data     84582185                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_hits::total      171720700                       # number of ReadReq hits
system.cpu9.dcache.ReadReq_misses::.cpu09.data      7975109                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_misses::.switch_cpus09.data     13922896                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_misses::total     21898005                       # number of ReadReq misses
system.cpu9.dcache.ReadReq_miss_latency::.switch_cpus09.data 1713519443062                       # number of ReadReq miss cycles
system.cpu9.dcache.ReadReq_miss_latency::total 1713519443062                       # number of ReadReq miss cycles
system.cpu9.dcache.ReadReq_accesses::.cpu09.data     95113624                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_accesses::.switch_cpus09.data     98505081                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_accesses::total    193618705                       # number of ReadReq accesses(hits+misses)
system.cpu9.dcache.ReadReq_miss_rate::.cpu09.data     0.083848                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_miss_rate::.switch_cpus09.data     0.141342                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_miss_rate::total     0.113099                       # miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_avg_miss_latency::.switch_cpus09.data 123072.056493                       # average ReadReq miss latency
system.cpu9.dcache.ReadReq_avg_miss_latency::total 78250.025199                       # average ReadReq miss latency
system.cpu9.dcache.ReadReq_mshr_hits::.switch_cpus09.data      6227756                       # number of ReadReq MSHR hits
system.cpu9.dcache.ReadReq_mshr_hits::total      6227756                       # number of ReadReq MSHR hits
system.cpu9.dcache.ReadReq_mshr_misses::.switch_cpus09.data      7695140                       # number of ReadReq MSHR misses
system.cpu9.dcache.ReadReq_mshr_misses::total      7695140                       # number of ReadReq MSHR misses
system.cpu9.dcache.ReadReq_mshr_miss_latency::.switch_cpus09.data 999474321192                       # number of ReadReq MSHR miss cycles
system.cpu9.dcache.ReadReq_mshr_miss_latency::total 999474321192                       # number of ReadReq MSHR miss cycles
system.cpu9.dcache.ReadReq_mshr_miss_rate::.switch_cpus09.data     0.078119                       # mshr miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_mshr_miss_rate::total     0.039744                       # mshr miss rate for ReadReq accesses
system.cpu9.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus09.data 129883.838526                       # average ReadReq mshr miss latency
system.cpu9.dcache.ReadReq_avg_mshr_miss_latency::total 129883.838526                       # average ReadReq mshr miss latency
system.cpu9.dcache.WriteReq_hits::.cpu09.data     66841472                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_hits::.switch_cpus09.data     62013086                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_hits::total     128854558                       # number of WriteReq hits
system.cpu9.dcache.WriteReq_misses::.cpu09.data      1702715                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_misses::.switch_cpus09.data      6089850                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_misses::total      7792565                       # number of WriteReq misses
system.cpu9.dcache.WriteReq_miss_latency::.switch_cpus09.data 392028203884                       # number of WriteReq miss cycles
system.cpu9.dcache.WriteReq_miss_latency::total 392028203884                       # number of WriteReq miss cycles
system.cpu9.dcache.WriteReq_accesses::.cpu09.data     68544187                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_accesses::.switch_cpus09.data     68102936                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_accesses::total    136647123                       # number of WriteReq accesses(hits+misses)
system.cpu9.dcache.WriteReq_miss_rate::.cpu09.data     0.024841                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_miss_rate::.switch_cpus09.data     0.089421                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_miss_rate::total     0.057027                       # miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_avg_miss_latency::.switch_cpus09.data 64374.032839                       # average WriteReq miss latency
system.cpu9.dcache.WriteReq_avg_miss_latency::total 50307.979963                       # average WriteReq miss latency
system.cpu9.dcache.WriteReq_mshr_hits::.switch_cpus09.data      4256839                       # number of WriteReq MSHR hits
system.cpu9.dcache.WriteReq_mshr_hits::total      4256839                       # number of WriteReq MSHR hits
system.cpu9.dcache.WriteReq_mshr_misses::.switch_cpus09.data      1833011                       # number of WriteReq MSHR misses
system.cpu9.dcache.WriteReq_mshr_misses::total      1833011                       # number of WriteReq MSHR misses
system.cpu9.dcache.WriteReq_mshr_miss_latency::.switch_cpus09.data 121090590683                       # number of WriteReq MSHR miss cycles
system.cpu9.dcache.WriteReq_mshr_miss_latency::total 121090590683                       # number of WriteReq MSHR miss cycles
system.cpu9.dcache.WriteReq_mshr_miss_rate::.switch_cpus09.data     0.026915                       # mshr miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_mshr_miss_rate::total     0.013414                       # mshr miss rate for WriteReq accesses
system.cpu9.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus09.data 66061.027830                       # average WriteReq mshr miss latency
system.cpu9.dcache.WriteReq_avg_mshr_miss_latency::total 66061.027830                       # average WriteReq mshr miss latency
system.cpu9.dcache.LoadLockedReq_hits::.cpu09.data       536738                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_hits::.switch_cpus09.data       365442                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_hits::total       902180                       # number of LoadLockedReq hits
system.cpu9.dcache.LoadLockedReq_misses::.cpu09.data         4102                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_misses::.switch_cpus09.data        38567                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_misses::total        42669                       # number of LoadLockedReq misses
system.cpu9.dcache.LoadLockedReq_miss_latency::.switch_cpus09.data   2534318432                       # number of LoadLockedReq miss cycles
system.cpu9.dcache.LoadLockedReq_miss_latency::total   2534318432                       # number of LoadLockedReq miss cycles
system.cpu9.dcache.LoadLockedReq_accesses::.cpu09.data       540840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_accesses::.switch_cpus09.data       404009                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_accesses::total       944849                       # number of LoadLockedReq accesses(hits+misses)
system.cpu9.dcache.LoadLockedReq_miss_rate::.cpu09.data     0.007584                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_miss_rate::.switch_cpus09.data     0.095461                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_miss_rate::total     0.045160                       # miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus09.data 65712.096663                       # average LoadLockedReq miss latency
system.cpu9.dcache.LoadLockedReq_avg_miss_latency::total 59394.840095                       # average LoadLockedReq miss latency
system.cpu9.dcache.LoadLockedReq_mshr_hits::.switch_cpus09.data        26920                       # number of LoadLockedReq MSHR hits
system.cpu9.dcache.LoadLockedReq_mshr_hits::total        26920                       # number of LoadLockedReq MSHR hits
system.cpu9.dcache.LoadLockedReq_mshr_misses::.switch_cpus09.data        11647                       # number of LoadLockedReq MSHR misses
system.cpu9.dcache.LoadLockedReq_mshr_misses::total        11647                       # number of LoadLockedReq MSHR misses
system.cpu9.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus09.data    598977810                       # number of LoadLockedReq MSHR miss cycles
system.cpu9.dcache.LoadLockedReq_mshr_miss_latency::total    598977810                       # number of LoadLockedReq MSHR miss cycles
system.cpu9.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus09.data     0.028829                       # mshr miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_mshr_miss_rate::total     0.012327                       # mshr miss rate for LoadLockedReq accesses
system.cpu9.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus09.data 51427.647463                       # average LoadLockedReq mshr miss latency
system.cpu9.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51427.647463                       # average LoadLockedReq mshr miss latency
system.cpu9.dcache.StoreCondReq_hits::.cpu09.data       525544                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_hits::.switch_cpus09.data       338040                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_hits::total       863584                       # number of StoreCondReq hits
system.cpu9.dcache.StoreCondReq_misses::.cpu09.data        14807                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_misses::.switch_cpus09.data        24234                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_misses::total        39041                       # number of StoreCondReq misses
system.cpu9.dcache.StoreCondReq_miss_latency::.switch_cpus09.data    346410774                       # number of StoreCondReq miss cycles
system.cpu9.dcache.StoreCondReq_miss_latency::total    346410774                       # number of StoreCondReq miss cycles
system.cpu9.dcache.StoreCondReq_accesses::.cpu09.data       540351                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_accesses::.switch_cpus09.data       362274                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_accesses::total       902625                       # number of StoreCondReq accesses(hits+misses)
system.cpu9.dcache.StoreCondReq_miss_rate::.cpu09.data     0.027403                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_miss_rate::.switch_cpus09.data     0.066894                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_miss_rate::total     0.043253                       # miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_avg_miss_latency::.switch_cpus09.data 14294.411736                       # average StoreCondReq miss latency
system.cpu9.dcache.StoreCondReq_avg_miss_latency::total  8872.999513                       # average StoreCondReq miss latency
system.cpu9.dcache.StoreCondReq_mshr_misses::.switch_cpus09.data        15348                       # number of StoreCondReq MSHR misses
system.cpu9.dcache.StoreCondReq_mshr_misses::total        15348                       # number of StoreCondReq MSHR misses
system.cpu9.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus09.data    275233679                       # number of StoreCondReq MSHR miss cycles
system.cpu9.dcache.StoreCondReq_mshr_miss_latency::total    275233679                       # number of StoreCondReq MSHR miss cycles
system.cpu9.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus09.data     0.042366                       # mshr miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_mshr_miss_rate::total     0.017004                       # mshr miss rate for StoreCondReq accesses
system.cpu9.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus09.data 17932.869364                       # average StoreCondReq mshr miss latency
system.cpu9.dcache.StoreCondReq_avg_mshr_miss_latency::total 17932.869364                       # average StoreCondReq mshr miss latency
system.cpu9.dcache.StoreCondFailReq_miss_latency::.switch_cpus09.data      3882764                       # number of StoreCondFailReq miss cycles
system.cpu9.dcache.StoreCondFailReq_miss_latency::total      3882764                       # number of StoreCondFailReq miss cycles
system.cpu9.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus09.data          inf                       # average StoreCondFailReq miss latency
system.cpu9.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu9.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus09.data      3450556                       # number of StoreCondFailReq MSHR miss cycles
system.cpu9.dcache.StoreCondFailReq_mshr_miss_latency::total      3450556                       # number of StoreCondFailReq MSHR miss cycles
system.cpu9.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu9.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu9.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu9.dcache.tags.tagsinuse           56.916022                       # Cycle average of tags in use
system.cpu9.dcache.tags.total_refs          321615430                       # Total number of references to valid blocks.
system.cpu9.dcache.tags.sampled_refs         19187999                       # Sample count of references to valid blocks.
system.cpu9.dcache.tags.avg_refs            16.761280                       # Average number of references to valid blocks.
system.cpu9.dcache.tags.warmup_cycle     206955134310                       # Cycle when the warmup percentage was hit.
system.cpu9.dcache.tags.occ_blocks::.cpu09.data    23.118298                       # Average occupied blocks per requestor
system.cpu9.dcache.tags.occ_blocks::.switch_cpus09.data    33.797724                       # Average occupied blocks per requestor
system.cpu9.dcache.tags.occ_percent::.cpu09.data     0.361223                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_percent::.switch_cpus09.data     0.528089                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_percent::total     0.889313                       # Average percentage of cache occupancy
system.cpu9.dcache.tags.occ_task_id_blocks::1024           63                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu9.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu9.dcache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu9.dcache.tags.tag_accesses        351301301                       # Number of tag accesses
system.cpu9.dcache.tags.data_accesses       351301301                       # Number of data accesses
system.cpu6.numPwrStateTransitions                 32                       # Number of power state transitions
system.cpu6.pwrStateClkGateDist::samples           15                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::mean    120494.066667                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::stdev   173117.787203                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::1000-5e+10           15    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::min_value         7024                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::max_value       603668                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateClkGateDist::total             15                       # Distribution of time spent in the clock gated state
system.cpu6.pwrStateResidencyTicks::ON   937313058619                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::CLK_GATED      1807411                       # Cumulative time (in ticks) in various power states
system.cpu6.pwrStateResidencyTicks::OFF  1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.demand_hits::.cpu06.inst    334310305                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::.switch_cpus06.inst     52565093                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total       386875398                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::.cpu06.inst    334310305                       # number of overall hits
system.cpu6.icache.overall_hits::.switch_cpus06.inst     52565093                       # number of overall hits
system.cpu6.icache.overall_hits::total      386875398                       # number of overall hits
system.cpu6.icache.demand_misses::.cpu06.inst          187                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::.switch_cpus06.inst           64                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total           251                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::.cpu06.inst          187                       # number of overall misses
system.cpu6.icache.overall_misses::.switch_cpus06.inst           64                       # number of overall misses
system.cpu6.icache.overall_misses::total          251                       # number of overall misses
system.cpu6.icache.demand_miss_latency::.switch_cpus06.inst     10126620                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     10126620                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::.switch_cpus06.inst     10126620                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     10126620                       # number of overall miss cycles
system.cpu6.icache.demand_accesses::.cpu06.inst    334310492                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::.switch_cpus06.inst     52565157                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total    386875649                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::.cpu06.inst    334310492                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::.switch_cpus06.inst     52565157                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total    386875649                       # number of overall (read+write) accesses
system.cpu6.icache.demand_miss_rate::.cpu06.inst     0.000001                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::.switch_cpus06.inst     0.000001                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::.cpu06.inst     0.000001                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::.switch_cpus06.inst     0.000001                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu6.icache.demand_avg_miss_latency::.switch_cpus06.inst 158228.437500                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 40345.099602                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::.switch_cpus06.inst 158228.437500                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 40345.099602                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs           74                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs           37                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.demand_mshr_hits::.switch_cpus06.inst            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::.switch_cpus06.inst            5                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu6.icache.demand_mshr_misses::.switch_cpus06.inst           59                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           59                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::.switch_cpus06.inst           59                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           59                       # number of overall MSHR misses
system.cpu6.icache.demand_mshr_miss_latency::.switch_cpus06.inst      9328930                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      9328930                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::.switch_cpus06.inst      9328930                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      9328930                       # number of overall MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_rate::.switch_cpus06.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::.switch_cpus06.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu6.icache.demand_avg_mshr_miss_latency::.switch_cpus06.inst 158117.457627                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 158117.457627                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::.switch_cpus06.inst 158117.457627                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 158117.457627                       # average overall mshr miss latency
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.ReadReq_hits::.cpu06.inst    334310305                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::.switch_cpus06.inst     52565093                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total      386875398                       # number of ReadReq hits
system.cpu6.icache.ReadReq_misses::.cpu06.inst          187                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::.switch_cpus06.inst           64                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total          251                       # number of ReadReq misses
system.cpu6.icache.ReadReq_miss_latency::.switch_cpus06.inst     10126620                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     10126620                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_accesses::.cpu06.inst    334310492                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::.switch_cpus06.inst     52565157                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total    386875649                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_miss_rate::.cpu06.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::.switch_cpus06.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_avg_miss_latency::.switch_cpus06.inst 158228.437500                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 40345.099602                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_mshr_hits::.switch_cpus06.inst            5                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::.switch_cpus06.inst           59                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           59                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::.switch_cpus06.inst      9328930                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      9328930                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::.switch_cpus06.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus06.inst 158117.457627                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 158117.457627                       # average ReadReq mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.tagsinuse          197.265365                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs          386875644                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              246                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         1572665.219512                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle     206949236938                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::.cpu06.inst   167.136904                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::.switch_cpus06.inst    30.128461                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::.cpu06.inst     0.267848                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::.switch_cpus06.inst     0.048283                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.316130                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          246                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          246                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.394231                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses      15088150557                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses     15088150557                       # Number of data accesses
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.demand_hits::.cpu06.data    154015295                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::.switch_cpus06.data    146741613                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total       300756908                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::.cpu06.data    154015295                       # number of overall hits
system.cpu6.dcache.overall_hits::.switch_cpus06.data    146741613                       # number of overall hits
system.cpu6.dcache.overall_hits::total      300756908                       # number of overall hits
system.cpu6.dcache.demand_misses::.cpu06.data      9659518                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::.switch_cpus06.data     20042637                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total      29702155                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::.cpu06.data      9659518                       # number of overall misses
system.cpu6.dcache.overall_misses::.switch_cpus06.data     20042637                       # number of overall misses
system.cpu6.dcache.overall_misses::total     29702155                       # number of overall misses
system.cpu6.dcache.demand_miss_latency::.switch_cpus06.data 2111910251397                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total 2111910251397                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::.switch_cpus06.data 2111910251397                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total 2111910251397                       # number of overall miss cycles
system.cpu6.dcache.demand_accesses::.cpu06.data    163674813                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::.switch_cpus06.data    166784250                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total    330459063                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::.cpu06.data    163674813                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::.switch_cpus06.data    166784250                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total    330459063                       # number of overall (read+write) accesses
system.cpu6.dcache.demand_miss_rate::.cpu06.data     0.059017                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::.switch_cpus06.data     0.120171                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.089881                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::.cpu06.data     0.059017                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::.switch_cpus06.data     0.120171                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.089881                       # miss rate for overall accesses
system.cpu6.dcache.demand_avg_miss_latency::.switch_cpus06.data 105370.877664                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 71102.930121                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::.switch_cpus06.data 105370.877664                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 71102.930121                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs      3060340                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets        18820                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs           152203                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets            688                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs    20.106962                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets    27.354651                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::.writebacks      4221229                       # number of writebacks
system.cpu6.dcache.writebacks::total          4221229                       # number of writebacks
system.cpu6.dcache.demand_mshr_hits::.switch_cpus06.data     10504967                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total     10504967                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::.switch_cpus06.data     10504967                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total     10504967                       # number of overall MSHR hits
system.cpu6.dcache.demand_mshr_misses::.switch_cpus06.data      9537670                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total      9537670                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::.switch_cpus06.data      9537670                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total      9537670                       # number of overall MSHR misses
system.cpu6.dcache.demand_mshr_miss_latency::.switch_cpus06.data 1123047782239                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total 1123047782239                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::.switch_cpus06.data 1123047782239                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total 1123047782239                       # number of overall MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_rate::.switch_cpus06.data     0.057186                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.028862                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::.switch_cpus06.data     0.057186                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.028862                       # mshr miss rate for overall accesses
system.cpu6.dcache.demand_avg_mshr_miss_latency::.switch_cpus06.data 117748.651635                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 117748.651635                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::.switch_cpus06.data 117748.651635                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 117748.651635                       # average overall mshr miss latency
system.cpu6.dcache.replacements              19063898                       # number of replacements
system.cpu6.dcache.ReadReq_hits::.cpu06.data     87165547                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::.switch_cpus06.data     84683585                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total      171849132                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_misses::.cpu06.data      7957560                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::.switch_cpus06.data     13934152                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total     21891712                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_miss_latency::.switch_cpus06.data 1715548562488                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total 1715548562488                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_accesses::.cpu06.data     95123107                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::.switch_cpus06.data     98617737                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total    193740844                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_miss_rate::.cpu06.data     0.083655                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::.switch_cpus06.data     0.141295                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.112995                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::.switch_cpus06.data 123118.260981                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 78365.207915                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_mshr_hits::.switch_cpus06.data      6233316                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total      6233316                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::.switch_cpus06.data      7700836                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total      7700836                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::.switch_cpus06.data 1000225785347                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total 1000225785347                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::.switch_cpus06.data     0.078088                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.039748                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus06.data 129885.350804                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 129885.350804                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_hits::.cpu06.data     66849748                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::.switch_cpus06.data     62058028                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total     128907776                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_misses::.cpu06.data      1701958                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::.switch_cpus06.data      6108485                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total      7810443                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_miss_latency::.switch_cpus06.data 396361688909                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total 396361688909                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_accesses::.cpu06.data     68551706                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::.switch_cpus06.data     68166513                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total    136718219                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_miss_rate::.cpu06.data     0.024827                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::.switch_cpus06.data     0.089611                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.057128                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_avg_miss_latency::.switch_cpus06.data 64887.069201                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 50747.657836                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_mshr_hits::.switch_cpus06.data      4271651                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total      4271651                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_misses::.switch_cpus06.data      1836834                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total      1836834                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_miss_latency::.switch_cpus06.data 122821996892                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total 122821996892                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_rate::.switch_cpus06.data     0.026946                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.013435                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus06.data 66866.138634                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 66866.138634                       # average WriteReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_hits::.cpu06.data       534443                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::.switch_cpus06.data       352619                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total       887062                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_misses::.cpu06.data         3982                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::.switch_cpus06.data        37435                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total        41417                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_miss_latency::.switch_cpus06.data   2327345808                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total   2327345808                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_accesses::.cpu06.data       538425                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::.switch_cpus06.data       390054                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total       928479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_miss_rate::.cpu06.data     0.007396                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::.switch_cpus06.data     0.095974                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.044607                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus06.data 62170.316762                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 56193.007895                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_mshr_hits::.switch_cpus06.data        25906                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_hits::total        25906                       # number of LoadLockedReq MSHR hits
system.cpu6.dcache.LoadLockedReq_mshr_misses::.switch_cpus06.data        11529                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total        11529                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus06.data    626601370                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total    626601370                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus06.data     0.029557                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total     0.012417                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus06.data 54350.019082                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 54350.019082                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_hits::.cpu06.data       523593                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::.switch_cpus06.data       326472                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total       850065                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_misses::.cpu06.data        14335                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::.switch_cpus06.data        23569                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total        37904                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_miss_latency::.switch_cpus06.data    332592492                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total    332592492                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_accesses::.cpu06.data       537928                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::.switch_cpus06.data       350041                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total       887969                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_miss_rate::.cpu06.data     0.026649                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::.switch_cpus06.data     0.067332                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.042686                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_avg_miss_latency::.switch_cpus06.data 14111.438415                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total  8774.601414                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_mshr_misses::.switch_cpus06.data        14728                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total        14728                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus06.data    264414534                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total    264414534                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus06.data     0.042075                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total     0.016586                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus06.data 17953.186719                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total 17953.186719                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_miss_latency::.switch_cpus06.data      3371968                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total      3371968                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus06.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus06.data      3002088                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total      3002088                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.tagsinuse           56.855844                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs          321757707                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs         19180245                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            16.775474                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle     206949249440                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::.cpu06.data    23.048465                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::.switch_cpus06.data    33.807379                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::.cpu06.data     0.360132                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::.switch_cpus06.data     0.528240                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.888373                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses        351455756                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses       351455756                       # Number of data accesses
system.cpu7.numPwrStateTransitions                 28                       # Number of power state transitions
system.cpu7.pwrStateClkGateDist::samples           13                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::mean    174948.230769                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::stdev   201231.786629                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::1000-5e+10           13    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::min_value         4885                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::max_value       635967                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateClkGateDist::total             13                       # Distribution of time spent in the clock gated state
system.cpu7.pwrStateResidencyTicks::ON   937312591703                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::CLK_GATED      2274327                       # Cumulative time (in ticks) in various power states
system.cpu7.pwrStateResidencyTicks::OFF  1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.demand_hits::.cpu07.inst    334342649                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::.switch_cpus07.inst     52632266                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total       386974915                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::.cpu07.inst    334342649                       # number of overall hits
system.cpu7.icache.overall_hits::.switch_cpus07.inst     52632266                       # number of overall hits
system.cpu7.icache.overall_hits::total      386974915                       # number of overall hits
system.cpu7.icache.demand_misses::.cpu07.inst          186                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::.switch_cpus07.inst           62                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           248                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::.cpu07.inst          186                       # number of overall misses
system.cpu7.icache.overall_misses::.switch_cpus07.inst           62                       # number of overall misses
system.cpu7.icache.overall_misses::total          248                       # number of overall misses
system.cpu7.icache.demand_miss_latency::.switch_cpus07.inst      9269340                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      9269340                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::.switch_cpus07.inst      9269340                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      9269340                       # number of overall miss cycles
system.cpu7.icache.demand_accesses::.cpu07.inst    334342835                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::.switch_cpus07.inst     52632328                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total    386975163                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::.cpu07.inst    334342835                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::.switch_cpus07.inst     52632328                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total    386975163                       # number of overall (read+write) accesses
system.cpu7.icache.demand_miss_rate::.cpu07.inst     0.000001                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::.switch_cpus07.inst     0.000001                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::.cpu07.inst     0.000001                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::.switch_cpus07.inst     0.000001                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu7.icache.demand_avg_miss_latency::.switch_cpus07.inst 149505.483871                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 37376.370968                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::.switch_cpus07.inst 149505.483871                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 37376.370968                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs           21                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs           21                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.demand_mshr_hits::.switch_cpus07.inst            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::.switch_cpus07.inst            7                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu7.icache.demand_mshr_misses::.switch_cpus07.inst           55                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::.switch_cpus07.inst           55                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu7.icache.demand_mshr_miss_latency::.switch_cpus07.inst      8354190                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      8354190                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::.switch_cpus07.inst      8354190                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      8354190                       # number of overall MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_rate::.switch_cpus07.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::.switch_cpus07.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu7.icache.demand_avg_mshr_miss_latency::.switch_cpus07.inst 151894.363636                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 151894.363636                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::.switch_cpus07.inst 151894.363636                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 151894.363636                       # average overall mshr miss latency
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.ReadReq_hits::.cpu07.inst    334342649                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::.switch_cpus07.inst     52632266                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total      386974915                       # number of ReadReq hits
system.cpu7.icache.ReadReq_misses::.cpu07.inst          186                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::.switch_cpus07.inst           62                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          248                       # number of ReadReq misses
system.cpu7.icache.ReadReq_miss_latency::.switch_cpus07.inst      9269340                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      9269340                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_accesses::.cpu07.inst    334342835                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::.switch_cpus07.inst     52632328                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total    386975163                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_miss_rate::.cpu07.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::.switch_cpus07.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_avg_miss_latency::.switch_cpus07.inst 149505.483871                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 37376.370968                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_mshr_hits::.switch_cpus07.inst            7                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::.switch_cpus07.inst           55                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::.switch_cpus07.inst      8354190                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      8354190                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::.switch_cpus07.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus07.inst 151894.363636                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 151894.363636                       # average ReadReq mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.tagsinuse          194.406998                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          386975156                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              241                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         1605706.041494                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     206951197966                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::.cpu07.inst   166.231633                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::.switch_cpus07.inst    28.175365                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::.cpu07.inst     0.266397                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::.switch_cpus07.inst     0.045153                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.311550                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          241                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          241                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.386218                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses      15092031598                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses     15092031598                       # Number of data accesses
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.demand_hits::.cpu07.data    153948998                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::.switch_cpus07.data    146593565                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total       300542563                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::.cpu07.data    153948998                       # number of overall hits
system.cpu7.dcache.overall_hits::.switch_cpus07.data    146593565                       # number of overall hits
system.cpu7.dcache.overall_hits::total      300542563                       # number of overall hits
system.cpu7.dcache.demand_misses::.cpu07.data      9662416                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::.switch_cpus07.data     20035643                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total      29698059                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::.cpu07.data      9662416                       # number of overall misses
system.cpu7.dcache.overall_misses::.switch_cpus07.data     20035643                       # number of overall misses
system.cpu7.dcache.overall_misses::total     29698059                       # number of overall misses
system.cpu7.dcache.demand_miss_latency::.switch_cpus07.data 2108472489420                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total 2108472489420                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::.switch_cpus07.data 2108472489420                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total 2108472489420                       # number of overall miss cycles
system.cpu7.dcache.demand_accesses::.cpu07.data    163611414                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::.switch_cpus07.data    166629208                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total    330240622                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::.cpu07.data    163611414                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::.switch_cpus07.data    166629208                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total    330240622                       # number of overall (read+write) accesses
system.cpu7.dcache.demand_miss_rate::.cpu07.data     0.059057                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::.switch_cpus07.data     0.120241                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.089929                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::.cpu07.data     0.059057                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::.switch_cpus07.data     0.120241                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.089929                       # miss rate for overall accesses
system.cpu7.dcache.demand_avg_miss_latency::.switch_cpus07.data 105236.077995                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 70996.979615                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::.switch_cpus07.data 105236.077995                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 70996.979615                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs      3063742                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets        19629                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs           153057                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets            725                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs    20.017000                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets    27.074483                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::.writebacks      4218029                       # number of writebacks
system.cpu7.dcache.writebacks::total          4218029                       # number of writebacks
system.cpu7.dcache.demand_mshr_hits::.switch_cpus07.data     10494226                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total     10494226                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::.switch_cpus07.data     10494226                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total     10494226                       # number of overall MSHR hits
system.cpu7.dcache.demand_mshr_misses::.switch_cpus07.data      9541417                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total      9541417                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::.switch_cpus07.data      9541417                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total      9541417                       # number of overall MSHR misses
system.cpu7.dcache.demand_mshr_miss_latency::.switch_cpus07.data 1120988389710                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total 1120988389710                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::.switch_cpus07.data 1120988389710                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total 1120988389710                       # number of overall MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_rate::.switch_cpus07.data     0.057261                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.028892                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::.switch_cpus07.data     0.057261                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.028892                       # mshr miss rate for overall accesses
system.cpu7.dcache.demand_avg_mshr_miss_latency::.switch_cpus07.data 117486.573505                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 117486.573505                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::.switch_cpus07.data 117486.573505                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 117486.573505                       # average overall mshr miss latency
system.cpu7.dcache.replacements              19065281                       # number of replacements
system.cpu7.dcache.ReadReq_hits::.cpu07.data     87112767                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::.switch_cpus07.data     84599590                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total      171712357                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_misses::.cpu07.data      7964386                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::.switch_cpus07.data     13950883                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total     21915269                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_miss_latency::.switch_cpus07.data 1718649076426                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total 1718649076426                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_accesses::.cpu07.data     95077153                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::.switch_cpus07.data     98550473                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total    193627626                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_miss_rate::.cpu07.data     0.083768                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::.switch_cpus07.data     0.141561                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.113183                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::.switch_cpus07.data 123192.852841                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 78422.449500                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_mshr_hits::.switch_cpus07.data      6243091                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total      6243091                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::.switch_cpus07.data      7707792                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total      7707792                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::.switch_cpus07.data 1001204361784                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total 1001204361784                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::.switch_cpus07.data     0.078212                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.039807                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus07.data 129895.093405                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 129895.093405                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_hits::.cpu07.data     66836231                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::.switch_cpus07.data     61993975                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total     128830206                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_misses::.cpu07.data      1698030                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::.switch_cpus07.data      6084760                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total      7782790                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_miss_latency::.switch_cpus07.data 389823412994                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total 389823412994                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_accesses::.cpu07.data     68534261                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::.switch_cpus07.data     68078735                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total    136612996                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_miss_rate::.cpu07.data     0.024776                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::.switch_cpus07.data     0.089378                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.056970                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_avg_miss_latency::.switch_cpus07.data 64065.536355                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 50087.875041                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_mshr_hits::.switch_cpus07.data      4251135                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total      4251135                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_misses::.switch_cpus07.data      1833625                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total      1833625                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_miss_latency::.switch_cpus07.data 119784027926                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total 119784027926                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_rate::.switch_cpus07.data     0.026934                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.013422                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus07.data 65326.349677                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65326.349677                       # average WriteReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_hits::.cpu07.data       542771                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::.switch_cpus07.data       363605                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total       906376                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_misses::.cpu07.data         4098                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::.switch_cpus07.data        38425                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total        42523                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_miss_latency::.switch_cpus07.data   2399463988                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total   2399463988                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_accesses::.cpu07.data       546869                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::.switch_cpus07.data       402030                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total       948899                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_miss_rate::.cpu07.data     0.007494                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::.switch_cpus07.data     0.095577                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.044813                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus07.data 62445.386805                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 56427.438986                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_mshr_hits::.switch_cpus07.data        26768                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total        26768                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_misses::.switch_cpus07.data        11657                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total        11657                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus07.data    642297128                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total    642297128                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus07.data     0.028995                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.012285                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus07.data 55099.693575                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 55099.693575                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_hits::.cpu07.data       531345                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::.switch_cpus07.data       336330                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total       867675                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_misses::.cpu07.data        15025                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::.switch_cpus07.data        24245                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total        39270                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_miss_latency::.switch_cpus07.data    345585642                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total    345585642                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_accesses::.cpu07.data       546370                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::.switch_cpus07.data       360575                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total       906945                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_miss_rate::.cpu07.data     0.027500                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::.switch_cpus07.data     0.067240                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.043299                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_avg_miss_latency::.switch_cpus07.data 14253.893256                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total  8800.245531                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_mshr_misses::.switch_cpus07.data        15280                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total        15280                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus07.data    274787233                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total    274787233                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus07.data     0.042377                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.016848                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus07.data 17983.457657                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 17983.457657                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_miss_latency::.switch_cpus07.data      3652370                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_miss_latency::total      3652370                       # number of StoreCondFailReq miss cycles
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus07.data          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus07.data      3248490                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_mshr_miss_latency::total      3248490                       # number of StoreCondFailReq MSHR miss cycles
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.tagsinuse           56.852210                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs          321588893                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs         19185813                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            16.761807                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle     206951210468                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::.cpu07.data    23.056770                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::.switch_cpus07.data    33.795440                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::.cpu07.data     0.360262                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::.switch_cpus07.data     0.528054                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.888316                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024           62                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses        351282279                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses       351282279                       # Number of data accesses
system.cpu4.numPwrStateTransitions                 42                       # Number of power state transitions
system.cpu4.pwrStateClkGateDist::samples           20                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::mean    159105.650000                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::stdev   172210.683296                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::1000-5e+10           20    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::min_value        12997                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::max_value       595045                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateClkGateDist::total             20                       # Distribution of time spent in the clock gated state
system.cpu4.pwrStateResidencyTicks::ON   937311683917                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::CLK_GATED      3182113                       # Cumulative time (in ticks) in various power states
system.cpu4.pwrStateResidencyTicks::OFF  1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.demand_hits::.cpu04.inst    334346852                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::.switch_cpus04.inst     52550388                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       386897240                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::.cpu04.inst    334346852                       # number of overall hits
system.cpu4.icache.overall_hits::.switch_cpus04.inst     52550388                       # number of overall hits
system.cpu4.icache.overall_hits::total      386897240                       # number of overall hits
system.cpu4.icache.demand_misses::.cpu04.inst          215                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::.switch_cpus04.inst           63                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total           278                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::.cpu04.inst          215                       # number of overall misses
system.cpu4.icache.overall_misses::.switch_cpus04.inst           63                       # number of overall misses
system.cpu4.icache.overall_misses::total          278                       # number of overall misses
system.cpu4.icache.demand_miss_latency::.switch_cpus04.inst      9842646                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      9842646                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::.switch_cpus04.inst      9842646                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      9842646                       # number of overall miss cycles
system.cpu4.icache.demand_accesses::.cpu04.inst    334347067                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::.switch_cpus04.inst     52550451                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    386897518                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::.cpu04.inst    334347067                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::.switch_cpus04.inst     52550451                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    386897518                       # number of overall (read+write) accesses
system.cpu4.icache.demand_miss_rate::.cpu04.inst     0.000001                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::.switch_cpus04.inst     0.000001                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::.cpu04.inst     0.000001                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::.switch_cpus04.inst     0.000001                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu4.icache.demand_avg_miss_latency::.switch_cpus04.inst 156232.476190                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 35405.201439                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::.switch_cpus04.inst 156232.476190                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 35405.201439                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs           80                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs           40                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.demand_mshr_hits::.switch_cpus04.inst            4                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::.switch_cpus04.inst            4                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu4.icache.demand_mshr_misses::.switch_cpus04.inst           59                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           59                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::.switch_cpus04.inst           59                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           59                       # number of overall MSHR misses
system.cpu4.icache.demand_mshr_miss_latency::.switch_cpus04.inst      9299978                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      9299978                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::.switch_cpus04.inst      9299978                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      9299978                       # number of overall MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_rate::.switch_cpus04.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::.switch_cpus04.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu4.icache.demand_avg_mshr_miss_latency::.switch_cpus04.inst 157626.745763                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 157626.745763                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::.switch_cpus04.inst 157626.745763                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 157626.745763                       # average overall mshr miss latency
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.ReadReq_hits::.cpu04.inst    334346852                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::.switch_cpus04.inst     52550388                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      386897240                       # number of ReadReq hits
system.cpu4.icache.ReadReq_misses::.cpu04.inst          215                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::.switch_cpus04.inst           63                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total          278                       # number of ReadReq misses
system.cpu4.icache.ReadReq_miss_latency::.switch_cpus04.inst      9842646                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      9842646                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_accesses::.cpu04.inst    334347067                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::.switch_cpus04.inst     52550451                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    386897518                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_miss_rate::.cpu04.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::.switch_cpus04.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_avg_miss_latency::.switch_cpus04.inst 156232.476190                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 35405.201439                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_mshr_hits::.switch_cpus04.inst            4                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::.switch_cpus04.inst           59                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           59                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::.switch_cpus04.inst      9299978                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      9299978                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::.switch_cpus04.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus04.inst 157626.745763                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 157626.745763                       # average ReadReq mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.tagsinuse          223.501481                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          386897514                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs              274                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         1412034.722628                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle     206945155928                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::.cpu04.inst   192.237471                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::.switch_cpus04.inst    31.264010                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::.cpu04.inst     0.308073                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::.switch_cpus04.inst     0.050103                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.358175                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          274                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          274                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.439103                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses      15089003476                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses     15089003476                       # Number of data accesses
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.demand_hits::.cpu04.data    153953126                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::.switch_cpus04.data    146567492                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total       300520618                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::.cpu04.data    153953126                       # number of overall hits
system.cpu4.dcache.overall_hits::.switch_cpus04.data    146567492                       # number of overall hits
system.cpu4.dcache.overall_hits::total      300520618                       # number of overall hits
system.cpu4.dcache.demand_misses::.cpu04.data      9649870                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::.switch_cpus04.data     20028314                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total      29678184                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::.cpu04.data      9649870                       # number of overall misses
system.cpu4.dcache.overall_misses::.switch_cpus04.data     20028314                       # number of overall misses
system.cpu4.dcache.overall_misses::total     29678184                       # number of overall misses
system.cpu4.dcache.demand_miss_latency::.switch_cpus04.data 2105717356791                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total 2105717356791                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::.switch_cpus04.data 2105717356791                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total 2105717356791                       # number of overall miss cycles
system.cpu4.dcache.demand_accesses::.cpu04.data    163602996                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::.switch_cpus04.data    166595806                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total    330198802                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::.cpu04.data    163602996                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::.switch_cpus04.data    166595806                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total    330198802                       # number of overall (read+write) accesses
system.cpu4.dcache.demand_miss_rate::.cpu04.data     0.058983                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::.switch_cpus04.data     0.120221                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.089880                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::.cpu04.data     0.058983                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::.switch_cpus04.data     0.120221                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.089880                       # miss rate for overall accesses
system.cpu4.dcache.demand_avg_miss_latency::.switch_cpus04.data 105137.025353                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 70951.691545                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::.switch_cpus04.data 105137.025353                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 70951.691545                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs      3150515                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets        21654                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs           155366                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets            657                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs    20.278021                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets    32.958904                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::.writebacks      4212684                       # number of writebacks
system.cpu4.dcache.writebacks::total          4212684                       # number of writebacks
system.cpu4.dcache.demand_mshr_hits::.switch_cpus04.data     10510946                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total     10510946                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::.switch_cpus04.data     10510946                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total     10510946                       # number of overall MSHR hits
system.cpu4.dcache.demand_mshr_misses::.switch_cpus04.data      9517368                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total      9517368                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::.switch_cpus04.data      9517368                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total      9517368                       # number of overall MSHR misses
system.cpu4.dcache.demand_mshr_miss_latency::.switch_cpus04.data 1120874523375                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total 1120874523375                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::.switch_cpus04.data 1120874523375                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total 1120874523375                       # number of overall MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_rate::.switch_cpus04.data     0.057128                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.028823                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::.switch_cpus04.data     0.057128                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.028823                       # mshr miss rate for overall accesses
system.cpu4.dcache.demand_avg_mshr_miss_latency::.switch_cpus04.data 117771.480873                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 117771.480873                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::.switch_cpus04.data 117771.480873                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 117771.480873                       # average overall mshr miss latency
system.cpu4.dcache.replacements              19030539                       # number of replacements
system.cpu4.dcache.ReadReq_hits::.cpu04.data     87122365                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::.switch_cpus04.data     84585684                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total      171708049                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_misses::.cpu04.data      7953273                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::.switch_cpus04.data     13912798                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total     21866071                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_miss_latency::.switch_cpus04.data 1709225348724                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total 1709225348724                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_accesses::.cpu04.data     95075638                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::.switch_cpus04.data     98498482                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total    193574120                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_miss_rate::.cpu04.data     0.083652                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::.switch_cpus04.data     0.141249                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.112960                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::.switch_cpus04.data 122852.739523                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 78167.922748                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_mshr_hits::.switch_cpus04.data      6228096                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total      6228096                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::.switch_cpus04.data      7684702                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total      7684702                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::.switch_cpus04.data 997642767750                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total 997642767750                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::.switch_cpus04.data     0.078018                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.039699                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus04.data 129821.919933                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 129821.919933                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_hits::.cpu04.data     66830761                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::.switch_cpus04.data     61981808                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total     128812569                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_misses::.cpu04.data      1696597                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::.switch_cpus04.data      6115516                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total      7812113                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_miss_latency::.switch_cpus04.data 396492008067                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total 396492008067                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_accesses::.cpu04.data     68527358                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::.switch_cpus04.data     68097324                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total    136624682                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_miss_rate::.cpu04.data     0.024758                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::.switch_cpus04.data     0.089806                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.057179                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_avg_miss_latency::.switch_cpus04.data 64833.778224                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 50753.491158                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_mshr_hits::.switch_cpus04.data      4282850                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total      4282850                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_misses::.switch_cpus04.data      1832666                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total      1832666                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_miss_latency::.switch_cpus04.data 123231755625                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total 123231755625                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_rate::.switch_cpus04.data     0.026912                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.013414                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus04.data 67241.797264                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 67241.797264                       # average WriteReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_hits::.cpu04.data       542752                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::.switch_cpus04.data       359259                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       902011                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_misses::.cpu04.data         4030                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::.switch_cpus04.data        37889                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total        41919                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_miss_latency::.switch_cpus04.data   2520172618                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total   2520172618                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_accesses::.cpu04.data       546782                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::.switch_cpus04.data       397148                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       943930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_miss_rate::.cpu04.data     0.007370                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::.switch_cpus04.data     0.095403                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.044409                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus04.data 66514.624772                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 60120.055774                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_mshr_hits::.switch_cpus04.data        26281                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total        26281                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_misses::.switch_cpus04.data        11608                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total        11608                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus04.data    627360554                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total    627360554                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus04.data     0.029228                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.012298                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus04.data 54045.533598                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 54045.533598                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_hits::.cpu04.data       531419                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::.switch_cpus04.data       332407                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total       863826                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_misses::.cpu04.data        14873                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::.switch_cpus04.data        23930                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total        38803                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_miss_latency::.switch_cpus04.data    340224070                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total    340224070                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_accesses::.cpu04.data       546292                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::.switch_cpus04.data       356337                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       902629                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_miss_rate::.cpu04.data     0.027225                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::.switch_cpus04.data     0.067156                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.042989                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_avg_miss_latency::.switch_cpus04.data 14217.470539                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  8767.983661                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_mshr_misses::.switch_cpus04.data        15044                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total        15044                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus04.data    270270111                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total    270270111                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus04.data     0.042218                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.016667                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus04.data 17965.309160                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total 17965.309160                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_miss_latency::.switch_cpus04.data      2537906                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total      2537906                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus04.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus04.data      2252686                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total      2252686                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.tagsinuse           56.965256                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs          321521680                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs         19149407                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            16.790164                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle     206945168430                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::.cpu04.data    23.166341                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::.switch_cpus04.data    33.798915                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::.cpu04.data     0.361974                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::.switch_cpus04.data     0.528108                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.890082                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        351194768                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       351194768                       # Number of data accesses
system.cpu5.numPwrStateTransitions                 40                       # Number of power state transitions
system.cpu5.pwrStateClkGateDist::samples           19                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::mean    134784.631579                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::stdev   194598.323855                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::1000-5e+10           19    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::min_value         4218                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::max_value       572439                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateClkGateDist::total             19                       # Distribution of time spent in the clock gated state
system.cpu5.pwrStateResidencyTicks::ON   937312305122                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::CLK_GATED      2560908                       # Cumulative time (in ticks) in various power states
system.cpu5.pwrStateResidencyTicks::OFF  1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.demand_hits::.cpu05.inst    334317655                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::.switch_cpus05.inst     52538867                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       386856522                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::.cpu05.inst    334317655                       # number of overall hits
system.cpu5.icache.overall_hits::.switch_cpus05.inst     52538867                       # number of overall hits
system.cpu5.icache.overall_hits::total      386856522                       # number of overall hits
system.cpu5.icache.demand_misses::.cpu05.inst          213                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::.switch_cpus05.inst           60                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total           273                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::.cpu05.inst          213                       # number of overall misses
system.cpu5.icache.overall_misses::.switch_cpus05.inst           60                       # number of overall misses
system.cpu5.icache.overall_misses::total          273                       # number of overall misses
system.cpu5.icache.demand_miss_latency::.switch_cpus05.inst      9012156                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      9012156                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::.switch_cpus05.inst      9012156                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      9012156                       # number of overall miss cycles
system.cpu5.icache.demand_accesses::.cpu05.inst    334317868                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::.switch_cpus05.inst     52538927                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    386856795                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::.cpu05.inst    334317868                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::.switch_cpus05.inst     52538927                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    386856795                       # number of overall (read+write) accesses
system.cpu5.icache.demand_miss_rate::.cpu05.inst     0.000001                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::.switch_cpus05.inst     0.000001                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::.cpu05.inst     0.000001                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::.switch_cpus05.inst     0.000001                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu5.icache.demand_avg_miss_latency::.switch_cpus05.inst 150202.600000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 33011.560440                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::.switch_cpus05.inst 150202.600000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 33011.560440                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs           96                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs           96                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.demand_mshr_hits::.switch_cpus05.inst            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::.switch_cpus05.inst            5                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu5.icache.demand_mshr_misses::.switch_cpus05.inst           55                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::.switch_cpus05.inst           55                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu5.icache.demand_mshr_miss_latency::.switch_cpus05.inst      8240310                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      8240310                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::.switch_cpus05.inst      8240310                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      8240310                       # number of overall MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_rate::.switch_cpus05.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::.switch_cpus05.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu5.icache.demand_avg_mshr_miss_latency::.switch_cpus05.inst 149823.818182                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 149823.818182                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::.switch_cpus05.inst 149823.818182                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 149823.818182                       # average overall mshr miss latency
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.ReadReq_hits::.cpu05.inst    334317655                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::.switch_cpus05.inst     52538867                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      386856522                       # number of ReadReq hits
system.cpu5.icache.ReadReq_misses::.cpu05.inst          213                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::.switch_cpus05.inst           60                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total          273                       # number of ReadReq misses
system.cpu5.icache.ReadReq_miss_latency::.switch_cpus05.inst      9012156                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      9012156                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_accesses::.cpu05.inst    334317868                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::.switch_cpus05.inst     52538927                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    386856795                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_miss_rate::.cpu05.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::.switch_cpus05.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_avg_miss_latency::.switch_cpus05.inst 150202.600000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 33011.560440                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_mshr_hits::.switch_cpus05.inst            5                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::.switch_cpus05.inst           55                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::.switch_cpus05.inst      8240310                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      8240310                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::.switch_cpus05.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus05.inst 149823.818182                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 149823.818182                       # average ReadReq mshr miss latency
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.tagsinuse          219.649689                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          386856790                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              268                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         1443495.485075                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle     206947115170                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::.cpu05.inst   190.447404                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::.switch_cpus05.inst    29.202285                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::.cpu05.inst     0.305204                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::.switch_cpus05.inst     0.046799                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.352003                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          268                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          268                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.429487                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses      15087415273                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses     15087415273                       # Number of data accesses
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.demand_hits::.cpu05.data    153997846                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::.switch_cpus05.data    146669721                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total       300667567                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::.cpu05.data    153997846                       # number of overall hits
system.cpu5.dcache.overall_hits::.switch_cpus05.data    146669721                       # number of overall hits
system.cpu5.dcache.overall_hits::total      300667567                       # number of overall hits
system.cpu5.dcache.demand_misses::.cpu05.data      9672678                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::.switch_cpus05.data     20011138                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total      29683816                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::.cpu05.data      9672678                       # number of overall misses
system.cpu5.dcache.overall_misses::.switch_cpus05.data     20011138                       # number of overall misses
system.cpu5.dcache.overall_misses::total     29683816                       # number of overall misses
system.cpu5.dcache.demand_miss_latency::.switch_cpus05.data 2113544752305                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total 2113544752305                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::.switch_cpus05.data 2113544752305                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total 2113544752305                       # number of overall miss cycles
system.cpu5.dcache.demand_accesses::.cpu05.data    163670524                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::.switch_cpus05.data    166680859                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total    330351383                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::.cpu05.data    163670524                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::.switch_cpus05.data    166680859                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total    330351383                       # number of overall (read+write) accesses
system.cpu5.dcache.demand_miss_rate::.cpu05.data     0.059098                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::.switch_cpus05.data     0.120057                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.089855                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::.cpu05.data     0.059098                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::.switch_cpus05.data     0.120057                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.089855                       # miss rate for overall accesses
system.cpu5.dcache.demand_avg_miss_latency::.switch_cpus05.data 105618.418718                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 71201.922027                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::.switch_cpus05.data 105618.418718                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 71201.922027                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs      3128393                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets        16616                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs           154887                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets            630                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs    20.197906                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets    26.374603                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::.writebacks      4219875                       # number of writebacks
system.cpu5.dcache.writebacks::total          4219875                       # number of writebacks
system.cpu5.dcache.demand_mshr_hits::.switch_cpus05.data     10489703                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total     10489703                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::.switch_cpus05.data     10489703                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total     10489703                       # number of overall MSHR hits
system.cpu5.dcache.demand_mshr_misses::.switch_cpus05.data      9521435                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total      9521435                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::.switch_cpus05.data      9521435                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total      9521435                       # number of overall MSHR misses
system.cpu5.dcache.demand_mshr_miss_latency::.switch_cpus05.data 1122352217017                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total 1122352217017                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::.switch_cpus05.data 1122352217017                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total 1122352217017                       # number of overall MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_rate::.switch_cpus05.data     0.057124                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.028822                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::.switch_cpus05.data     0.057124                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.028822                       # mshr miss rate for overall accesses
system.cpu5.dcache.demand_avg_mshr_miss_latency::.switch_cpus05.data 117876.372313                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 117876.372313                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::.switch_cpus05.data 117876.372313                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 117876.372313                       # average overall mshr miss latency
system.cpu5.dcache.replacements              19058615                       # number of replacements
system.cpu5.dcache.ReadReq_hits::.cpu05.data     87156225                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::.switch_cpus05.data     84625055                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total      171781280                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_misses::.cpu05.data      7970795                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::.switch_cpus05.data     13912747                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total     21883542                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_miss_latency::.switch_cpus05.data 1715572342566                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total 1715572342566                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_accesses::.cpu05.data     95127020                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::.switch_cpus05.data     98537802                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total    193664822                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_miss_rate::.cpu05.data     0.083791                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::.switch_cpus05.data     0.141192                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.112997                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::.switch_cpus05.data 123309.389768                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 78395.551441                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_mshr_hits::.switch_cpus05.data      6222467                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total      6222467                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::.switch_cpus05.data      7690280                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total      7690280                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::.switch_cpus05.data 999363195508                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total 999363195508                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::.switch_cpus05.data     0.078044                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.039709                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus05.data 129951.470624                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 129951.470624                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_hits::.cpu05.data     66841621                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::.switch_cpus05.data     62044666                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total     128886287                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_misses::.cpu05.data      1701883                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::.switch_cpus05.data      6098391                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total      7800274                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_miss_latency::.switch_cpus05.data 397972409739                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total 397972409739                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_accesses::.cpu05.data     68543504                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::.switch_cpus05.data     68143057                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total    136686561                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_miss_rate::.cpu05.data     0.024829                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::.switch_cpus05.data     0.089494                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.057067                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_avg_miss_latency::.switch_cpus05.data 65258.591937                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 51020.311561                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_mshr_hits::.switch_cpus05.data      4267236                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total      4267236                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_misses::.switch_cpus05.data      1831155                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total      1831155                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_miss_latency::.switch_cpus05.data 122989021509                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total 122989021509                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_rate::.switch_cpus05.data     0.026872                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.013397                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus05.data 67164.724728                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 67164.724728                       # average WriteReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_hits::.cpu05.data       533688                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::.switch_cpus05.data       357173                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total       890861                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_misses::.cpu05.data         4008                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::.switch_cpus05.data        37706                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total        41714                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_miss_latency::.switch_cpus05.data   2456244862                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total   2456244862                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_accesses::.cpu05.data       537696                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::.switch_cpus05.data       394879                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       932575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_miss_rate::.cpu05.data     0.007454                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::.switch_cpus05.data     0.095487                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.044730                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus05.data 65142.016178                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 58882.985616                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_mshr_hits::.switch_cpus05.data        26165                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total        26165                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_misses::.switch_cpus05.data        11541                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total        11541                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus05.data    593766558                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total    593766558                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus05.data     0.029227                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.012375                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus05.data 51448.449701                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51448.449701                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_hits::.cpu05.data       522732                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::.switch_cpus05.data       329986                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total       852718                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_misses::.cpu05.data        14497                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::.switch_cpus05.data        23817                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total        38314                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_miss_latency::.switch_cpus05.data    337436124                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total    337436124                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_accesses::.cpu05.data       537229                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::.switch_cpus05.data       353803                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total       891032                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_miss_rate::.cpu05.data     0.026985                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::.switch_cpus05.data     0.067317                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.043000                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_avg_miss_latency::.switch_cpus05.data 14167.868497                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total  8807.123349                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_mshr_misses::.switch_cpus05.data        14933                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total        14933                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus05.data    268115330                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total    268115330                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus05.data     0.042207                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.016759                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus05.data 17954.552334                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 17954.552334                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_miss_latency::.switch_cpus05.data      3007624                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total      3007624                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus05.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus05.data      2675614                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total      2675614                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.tagsinuse           56.967268                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs          321672563                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs         19176540                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            16.774275                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle     206947127672                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::.cpu05.data    23.169979                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::.switch_cpus05.data    33.797289                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::.cpu05.data     0.362031                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::.switch_cpus05.data     0.528083                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.890114                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        351351530                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       351351530                       # Number of data accesses
system.cpu2.numPwrStateTransitions                 38                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           18                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    247222.055556                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   270369.342941                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           18    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         5974                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value       733631                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             18                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   937310416033                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED      4449997                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::OFF  1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu02.inst    334320428                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus02.inst     52597162                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       386917590                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu02.inst    334320428                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus02.inst     52597162                       # number of overall hits
system.cpu2.icache.overall_hits::total      386917590                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu02.inst          215                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus02.inst           73                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           288                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu02.inst          215                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus02.inst           73                       # number of overall misses
system.cpu2.icache.overall_misses::total          288                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus02.inst     11189290                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     11189290                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus02.inst     11189290                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     11189290                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu02.inst    334320643                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus02.inst     52597235                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    386917878                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu02.inst    334320643                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus02.inst     52597235                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    386917878                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu02.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus02.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu02.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus02.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus02.inst 153277.945205                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 38851.701389                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus02.inst 153277.945205                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 38851.701389                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus02.inst            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus02.inst            8                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus02.inst           65                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           65                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus02.inst           65                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           65                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus02.inst      9962114                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      9962114                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus02.inst      9962114                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      9962114                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus02.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus02.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus02.inst 153263.292308                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 153263.292308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus02.inst 153263.292308                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 153263.292308                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu02.inst    334320428                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus02.inst     52597162                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      386917590                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu02.inst          215                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus02.inst           73                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          288                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus02.inst     11189290                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     11189290                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu02.inst    334320643                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus02.inst     52597235                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    386917878                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu02.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus02.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus02.inst 153277.945205                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 38851.701389                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus02.inst            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus02.inst           65                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus02.inst      9962114                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      9962114                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus02.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus02.inst 153263.292308                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 153263.292308                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          226.106140                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          386917870                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              280                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         1381849.535714                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     206941005264                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu02.inst   192.227605                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus02.inst    33.878535                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu02.inst     0.308057                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus02.inst     0.054293                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.362350                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          280                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          280                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.448718                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      15089797522                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     15089797522                       # Number of data accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu02.data    153964977                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus02.data    146548782                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       300513759                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu02.data    153964977                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus02.data    146548782                       # number of overall hits
system.cpu2.dcache.overall_hits::total      300513759                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu02.data      9714033                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus02.data     19999821                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      29713854                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu02.data      9714033                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus02.data     19999821                       # number of overall misses
system.cpu2.dcache.overall_misses::total     29713854                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus02.data 2092833755351                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 2092833755351                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus02.data 2092833755351                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 2092833755351                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu02.data    163679010                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus02.data    166548603                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    330227613                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu02.data    163679010                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus02.data    166548603                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    330227613                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu02.data     0.059348                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus02.data     0.120084                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.089980                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu02.data     0.059348                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus02.data     0.120084                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.089980                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus02.data 104642.624319                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 70432.928537                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus02.data 104642.624319                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 70432.928537                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      3115708                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        19311                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           154479                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            531                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    20.169136                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    36.367232                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      4235321                       # number of writebacks
system.cpu2.dcache.writebacks::total          4235321                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus02.data     10478265                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     10478265                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus02.data     10478265                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     10478265                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus02.data      9521556                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      9521556                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus02.data      9521556                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      9521556                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus02.data 1119043937927                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 1119043937927                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus02.data 1119043937927                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 1119043937927                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus02.data     0.057170                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.028833                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus02.data     0.057170                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.028833                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus02.data 117527.422821                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 117527.422821                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus02.data 117527.422821                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 117527.422821                       # average overall mshr miss latency
system.cpu2.dcache.replacements              19098703                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu02.data     87135239                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus02.data     84561185                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      171696424                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu02.data      8005139                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus02.data     13908128                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     21913267                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus02.data 1705189017588                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1705189017588                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu02.data     95140378                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus02.data     98469313                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    193609691                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu02.data     0.084140                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus02.data     0.141243                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.113183                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus02.data 122603.776553                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 77815.371737                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus02.data      6216726                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      6216726                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus02.data      7691402                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      7691402                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus02.data 997867705184                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 997867705184                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus02.data     0.078110                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.039726                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus02.data 129738.077035                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 129738.077035                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu02.data     66829738                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus02.data     61987597                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     128817335                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu02.data      1708894                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus02.data      6091693                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      7800587                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus02.data 387644737763                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 387644737763                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu02.data     68538632                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus02.data     68079290                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    136617922                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu02.data     0.024933                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus02.data     0.089479                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.057098                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus02.data 63634.975985                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 49694.303488                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus02.data      4261539                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      4261539                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus02.data      1830154                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      1830154                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus02.data 121176232743                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 121176232743                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus02.data     0.026883                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.013396                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus02.data 66210.948774                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 66210.948774                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu02.data       532625                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::.switch_cpus02.data       368043                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       900668                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu02.data         4014                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::.switch_cpus02.data        38764                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        42778                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.switch_cpus02.data   2556543500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   2556543500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu02.data       536639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::.switch_cpus02.data       406807                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       943446                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu02.data     0.007480                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::.switch_cpus02.data     0.095288                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.045342                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus02.data 65951.488494                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 59763.044088                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.switch_cpus02.data        27030                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        27030                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.switch_cpus02.data        11734                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        11734                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus02.data    620844568                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    620844568                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus02.data     0.028844                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.012437                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus02.data 52909.883075                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52909.883075                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu02.data       521791                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::.switch_cpus02.data       340523                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       862314                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu02.data        14420                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::.switch_cpus02.data        24352                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        38772                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.switch_cpus02.data    348553974                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    348553974                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu02.data       536211                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::.switch_cpus02.data       364875                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       901086                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu02.data     0.026892                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::.switch_cpus02.data     0.066741                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.043028                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.switch_cpus02.data 14313.155963                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  8989.837357                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.switch_cpus02.data        15442                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        15442                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus02.data    276988982                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    276988982                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus02.data     0.042321                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.017137                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus02.data 17937.377412                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 17937.377412                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.switch_cpus02.data      3589860                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      3589860                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus02.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus02.data      3192864                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      3192864                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           56.975442                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          321580940                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         19217961                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            16.733354                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     206941017766                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu02.data    23.181530                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus02.data    33.793912                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu02.data     0.362211                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus02.data     0.528030                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.890241                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        351290106                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       351290106                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 34                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           16                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    278428.812500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   248611.919273                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         5240                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value       778820                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             16                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   937310411169                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED      4454861                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::OFF  1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu03.inst    334325863                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus03.inst     52548673                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       386874536                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu03.inst    334325863                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus03.inst     52548673                       # number of overall hits
system.cpu3.icache.overall_hits::total      386874536                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu03.inst          215                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus03.inst           78                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           293                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu03.inst          215                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus03.inst           78                       # number of overall misses
system.cpu3.icache.overall_misses::total          293                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus03.inst     11921550                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     11921550                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus03.inst     11921550                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     11921550                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu03.inst    334326078                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus03.inst     52548751                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    386874829                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu03.inst    334326078                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus03.inst     52548751                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    386874829                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu03.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus03.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu03.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus03.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus03.inst 152840.384615                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 40687.883959                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus03.inst 152840.384615                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 40687.883959                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus03.inst           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus03.inst           15                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus03.inst           63                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           63                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus03.inst           63                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           63                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus03.inst      9692268                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      9692268                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus03.inst      9692268                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      9692268                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus03.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus03.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus03.inst 153845.523810                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 153845.523810                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus03.inst 153845.523810                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 153845.523810                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu03.inst    334325863                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus03.inst     52548673                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      386874536                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu03.inst          215                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus03.inst           78                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          293                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus03.inst     11921550                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     11921550                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu03.inst    334326078                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus03.inst     52548751                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    386874829                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu03.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus03.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus03.inst 152840.384615                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 40687.883959                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus03.inst           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus03.inst           63                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           63                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus03.inst      9692268                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      9692268                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus03.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus03.inst 153845.523810                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 153845.523810                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          225.511738                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          386874814                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              278                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         1391636.021583                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     206943035946                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu03.inst   192.242993                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus03.inst    33.268745                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu03.inst     0.308082                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus03.inst     0.053315                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.361397                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          278                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          278                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.445513                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses      15088118609                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses     15088118609                       # Number of data accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu03.data    154000373                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus03.data    146594640                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       300595013                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu03.data    154000373                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus03.data    146594640                       # number of overall hits
system.cpu3.dcache.overall_hits::total      300595013                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu03.data      9661253                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus03.data     19989553                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      29650806                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu03.data      9661253                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus03.data     19989553                       # number of overall misses
system.cpu3.dcache.overall_misses::total     29650806                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus03.data 2104233713268                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 2104233713268                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus03.data 2104233713268                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 2104233713268                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu03.data    163661626                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus03.data    166584193                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    330245819                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu03.data    163661626                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus03.data    166584193                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    330245819                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu03.data     0.059032                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus03.data     0.119997                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.089784                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu03.data     0.059032                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus03.data     0.119997                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.089784                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus03.data 105266.671709                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 70967.167411                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus03.data 105266.671709                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 70967.167411                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      3140227                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        17473                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           155156                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets            598                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    20.239159                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    29.219064                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      4214997                       # number of writebacks
system.cpu3.dcache.writebacks::total          4214997                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus03.data     10477951                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     10477951                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus03.data     10477951                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     10477951                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus03.data      9511602                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      9511602                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus03.data      9511602                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      9511602                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus03.data 1120510505267                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 1120510505267                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus03.data 1120510505267                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 1120510505267                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus03.data     0.057098                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.028802                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus03.data     0.057098                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.028802                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus03.data 117804.603816                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 117804.603816                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus03.data 117804.603816                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 117804.603816                       # average overall mshr miss latency
system.cpu3.dcache.replacements              19035939                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu03.data     87163173                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus03.data     84568747                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      171731920                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu03.data      7961203                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus03.data     13893348                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     21854551                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus03.data 1707716838352                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1707716838352                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu03.data     95124376                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus03.data     98462095                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    193586471                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu03.data     0.083693                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus03.data     0.141104                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.112893                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus03.data 122916.149394                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 78140.101728                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus03.data      6212030                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      6212030                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus03.data      7681318                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      7681318                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus03.data 997050632580                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 997050632580                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus03.data     0.078013                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.039679                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus03.data 129802.025197                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 129802.025197                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu03.data     66837200                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus03.data     62025893                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     128863093                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu03.data      1700050                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus03.data      6096205                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      7796255                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus03.data 396516874916                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 396516874916                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu03.data     68537250                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus03.data     68122098                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    136659348                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu03.data     0.024805                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus03.data     0.089489                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.057049                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus03.data 65043.231800                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 50859.916064                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus03.data      4265921                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      4265921                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus03.data      1830284                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      1830284                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus03.data 123459872687                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 123459872687                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus03.data     0.026868                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.013393                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus03.data 67453.943042                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 67453.943042                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu03.data       535438                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::.switch_cpus03.data       364637                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       900075                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu03.data         4017                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::.switch_cpus03.data        38088                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        42105                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.switch_cpus03.data   2523377408                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   2523377408                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu03.data       539455                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::.switch_cpus03.data       402725                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       942180                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu03.data     0.007446                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::.switch_cpus03.data     0.094576                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.044689                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus03.data 66251.244696                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 59930.588006                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.switch_cpus03.data        26691                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total        26691                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.switch_cpus03.data        11397                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        11397                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus03.data    609459900                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    609459900                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus03.data     0.028300                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.012096                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus03.data 53475.467228                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 53475.467228                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu03.data       524424                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::.switch_cpus03.data       336608                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       861032                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu03.data        14537                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::.switch_cpus03.data        23926                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        38463                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.switch_cpus03.data    343442442                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    343442442                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu03.data       538961                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::.switch_cpus03.data       360534                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       899495                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu03.data     0.026972                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::.switch_cpus03.data     0.066363                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.042761                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.switch_cpus03.data 14354.361030                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8929.164184                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.switch_cpus03.data        15205                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        15205                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus03.data    272813640                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    272813640                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus03.data     0.042174                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.016904                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus03.data 17942.363696                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 17942.363696                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.switch_cpus03.data      3495202                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      3495202                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus03.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus03.data      3111752                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      3111752                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           56.975865                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          321596612                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         19154841                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            16.789313                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     206943048448                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu03.data    23.181136                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus03.data    33.794730                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu03.data     0.362205                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus03.data     0.528043                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.890248                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        351242335                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       351242335                       # Number of data accesses
system.cpu0.numPwrStateTransitions               3164                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples         1581                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    68840.437065                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   33652.188009                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10         1581    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16129                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value       439703                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total           1581                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   937206029299                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    108836731                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF  1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu00.inst   2000208766                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus00.inst    300611760                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2300820526                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu00.inst   2000208766                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus00.inst    300611760                       # number of overall hits
system.cpu0.icache.overall_hits::total     2300820526                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu00.inst         1016                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus00.inst           64                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1080                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu00.inst         1016                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus00.inst           64                       # number of overall misses
system.cpu0.icache.overall_misses::total         1080                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus00.inst     10168545                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     10168545                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus00.inst     10168545                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     10168545                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu00.inst   2000209782                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus00.inst    300611824                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2300821606                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu00.inst   2000209782                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus00.inst    300611824                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2300821606                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu00.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus00.inst     0.000000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu00.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus00.inst     0.000000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus00.inst 158883.515625                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  9415.319444                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus00.inst 158883.515625                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  9415.319444                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          248                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          124                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          450                       # number of writebacks
system.cpu0.icache.writebacks::total              450                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus00.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus00.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus00.inst           58                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           58                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus00.inst           58                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           58                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus00.inst      9170664                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      9170664                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus00.inst      9170664                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      9170664                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus00.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus00.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus00.inst 158114.896552                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 158114.896552                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus00.inst 158114.896552                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 158114.896552                       # average overall mshr miss latency
system.cpu0.icache.replacements                   450                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu00.inst   2000208766                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus00.inst    300611760                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2300820526                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu00.inst         1016                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus00.inst           64                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1080                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus00.inst     10168545                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     10168545                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu00.inst   2000209782                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus00.inst    300611824                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2300821606                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu00.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus00.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus00.inst 158883.515625                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  9415.319444                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus00.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus00.inst           58                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           58                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus00.inst      9170664                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      9170664                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus00.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus00.inst 158114.896552                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 158114.896552                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          623.704481                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2300821600                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             1074                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         2142291.992551                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu00.inst   593.049422                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus00.inst    30.655059                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu00.inst     0.950400                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus00.inst     0.049127                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999526                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      89732043708                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     89732043708                       # Number of data accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu00.data    681622980                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus00.data    677242225                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      1358865205                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu00.data    681622980                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus00.data    677242225                       # number of overall hits
system.cpu0.dcache.overall_hits::total     1358865205                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu00.data      7967356                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus00.data     16684236                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      24651592                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu00.data      7967356                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus00.data     16684236                       # number of overall misses
system.cpu0.dcache.overall_misses::total     24651592                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus00.data 1778558747638                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1778558747638                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus00.data 1778558747638                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1778558747638                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu00.data    689590336                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus00.data    693926461                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1383516797                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu00.data    689590336                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus00.data    693926461                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1383516797                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu00.data     0.011554                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus00.data     0.024043                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.017818                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu00.data     0.011554                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus00.data     0.024043                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.017818                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus00.data 106601.150190                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 72147.825083                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus00.data 106601.150190                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 72147.825083                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       750554                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         7649                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             6108                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             40                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs   122.880485                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   191.225000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      3060937                       # number of writebacks
system.cpu0.dcache.writebacks::total          3060937                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus00.data     12780192                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     12780192                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus00.data     12780192                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     12780192                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus00.data      3904044                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      3904044                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus00.data      3904044                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      3904044                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus00.data 420525775826                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 420525775826                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus00.data 420525775826                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 420525775826                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus00.data     0.005626                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002822                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus00.data     0.005626                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002822                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus00.data 107715.429392                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 107715.429392                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus00.data 107715.429392                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 107715.429392                       # average overall mshr miss latency
system.cpu0.dcache.replacements              10528552                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu00.data    399929471                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus00.data    418529246                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      818458717                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu00.data      6034246                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus00.data      6231344                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12265590                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus00.data 708011635293                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 708011635293                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu00.data    405963717                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus00.data    424760590                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    830724307                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu00.data     0.014864                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus00.data     0.014670                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014765                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus00.data 113621.015834                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 57723.406317                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus00.data      3389467                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3389467                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus00.data      2841877                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2841877                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus00.data 307612131324                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 307612131324                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus00.data     0.006691                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003421                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus00.data 108242.591542                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 108242.591542                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu00.data    281693509                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus00.data    258712979                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     540406488                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu00.data      1933110                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus00.data     10452892                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     12386002                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus00.data 1070547112345                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1070547112345                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu00.data    283626619                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus00.data    269165871                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    552792490                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu00.data     0.006816                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus00.data     0.038834                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.022406                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus00.data 102416.356387                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86432.015137                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus00.data      9390725                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      9390725                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus00.data      1062167                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1062167                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus00.data 112913644502                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 112913644502                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus00.data     0.003946                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.001921                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus00.data 106304.982646                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 106304.982646                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu00.data     25658055                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::.switch_cpus00.data     30403628                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total     56061683                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu00.data         5594                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::.switch_cpus00.data        88124                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        93718                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.switch_cpus00.data   3842662089                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   3842662089                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu00.data     25663649                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::.switch_cpus00.data     30491752                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total     56155401                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu00.data     0.000218                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::.switch_cpus00.data     0.002890                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.001669                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus00.data 43605.170998                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 41002.391099                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.switch_cpus00.data        76804                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        76804                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.switch_cpus00.data        11320                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        11320                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus00.data    444082899                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    444082899                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus00.data     0.000371                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.000202                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus00.data 39229.938074                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39229.938074                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu00.data     25506272                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::.switch_cpus00.data     29811841                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total     55318113                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu00.data       155002                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::.switch_cpus00.data       163171                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total       318173                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.switch_cpus00.data   5687450073                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total   5687450073                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu00.data     25661274                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::.switch_cpus00.data     29975012                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total     55636286                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu00.data     0.006040                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::.switch_cpus00.data     0.005444                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.005719                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.switch_cpus00.data 34855.765259                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 17875.338489                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.switch_cpus00.data       163171                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total       163171                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus00.data   5553419601                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total   5553419601                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus00.data     0.005444                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.002933                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus00.data 34034.354150                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 34034.354150                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.switch_cpus00.data    110549202                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total    110549202                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus00.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus00.data    108495060                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total    108495060                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus00.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          255.599855                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         1482835107                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11240496                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           131.919010                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle             1668                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu00.data   137.969582                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus00.data   117.630274                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu00.data     0.538944                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus00.data     0.459493                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998437                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          123                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses      47861111984                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses     47861111984                       # Number of data accesses
system.cpu1.numPwrStateTransitions                 36                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           17                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    239662.294118                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   251242.723034                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           17    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14845                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value       827238                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             17                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   937310791771                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED      4074259                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF  1062685133970                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu01.inst    334314443                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus01.inst     52591366                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       386905809                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu01.inst    334314443                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus01.inst     52591366                       # number of overall hits
system.cpu1.icache.overall_hits::total      386905809                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu01.inst          214                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus01.inst           58                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           272                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu01.inst          214                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus01.inst           58                       # number of overall misses
system.cpu1.icache.overall_misses::total          272                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus01.inst     10301648                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     10301648                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus01.inst     10301648                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     10301648                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu01.inst    334314657                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus01.inst     52591424                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    386906081                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu01.inst    334314657                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus01.inst     52591424                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    386906081                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu01.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus01.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu01.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus01.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus01.inst 177614.620690                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 37873.705882                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus01.inst 177614.620690                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 37873.705882                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          143                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    35.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus01.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus01.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus01.inst           51                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus01.inst           51                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus01.inst      9142536                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      9142536                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus01.inst      9142536                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      9142536                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus01.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus01.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus01.inst 179265.411765                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 179265.411765                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus01.inst 179265.411765                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 179265.411765                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu01.inst    334314443                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus01.inst     52591366                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      386905809                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu01.inst          214                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus01.inst           58                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          272                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus01.inst     10301648                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     10301648                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu01.inst    334314657                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus01.inst     52591424                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    386906081                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu01.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus01.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus01.inst 177614.620690                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 37873.705882                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus01.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus01.inst           51                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus01.inst      9142536                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      9142536                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus01.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus01.inst 179265.411765                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 179265.411765                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          218.107445                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          386906074                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              265                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         1460022.920755                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     206938944220                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu01.inst   191.344266                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus01.inst    26.763179                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu01.inst     0.306641                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus01.inst     0.042890                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.349531                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          265                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          265                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.424679                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      15089337424                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     15089337424                       # Number of data accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.clk_domain.clock                     1786                       # Clock period in ticks
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu01.data    154048268                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus01.data    146709984                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       300758252                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu01.data    154048268                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus01.data    146709984                       # number of overall hits
system.cpu1.dcache.overall_hits::total      300758252                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu01.data      9647590                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus01.data     20062661                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      29710251                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu01.data      9647590                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus01.data     20062661                       # number of overall misses
system.cpu1.dcache.overall_misses::total     29710251                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus01.data 2120711881548                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2120711881548                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus01.data 2120711881548                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2120711881548                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu01.data    163695858                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus01.data    166772645                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    330468503                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu01.data    163695858                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus01.data    166772645                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    330468503                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu01.data     0.058936                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus01.data     0.120299                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.089903                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu01.data     0.058936                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus01.data     0.120299                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.089903                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus01.data 105704.416854                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 71379.803609                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus01.data 105704.416854                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 71379.803609                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3114723                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        20462                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           154519                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            744                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    20.157540                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    27.502688                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      4219181                       # number of writebacks
system.cpu1.dcache.writebacks::total          4219181                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus01.data     10515610                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     10515610                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus01.data     10515610                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     10515610                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus01.data      9547051                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      9547051                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus01.data      9547051                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      9547051                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus01.data 1123260483707                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1123260483707                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus01.data 1123260483707                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1123260483707                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus01.data     0.057246                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.028889                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus01.data     0.057246                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.028889                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus01.data 117655.230260                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 117655.230260                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus01.data 117655.230260                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 117655.230260                       # average overall mshr miss latency
system.cpu1.dcache.replacements              19059103                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu01.data     87196069                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus01.data     84636211                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      171832280                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu01.data      7948397                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus01.data     13958732                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     21907129                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus01.data 1719851777466                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1719851777466                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu01.data     95144466                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus01.data     98594943                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    193739409                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu01.data     0.083540                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus01.data     0.141577                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.113075                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus01.data 123209.742652                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78506.488799                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus01.data      6249252                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6249252                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus01.data      7709480                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7709480                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus01.data 1001298998930                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1001298998930                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus01.data     0.078193                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039793                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus01.data 129878.928142                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 129878.928142                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu01.data     66852199                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus01.data     62073773                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     128925972                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu01.data      1699193                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus01.data      6103929                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      7803122                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus01.data 400860104082                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 400860104082                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu01.data     68551392                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus01.data     68177702                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    136729094                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu01.data     0.024787                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus01.data     0.089530                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.057070                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus01.data 65672.471630                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 51371.759160                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus01.data      4266358                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4266358                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus01.data      1837571                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1837571                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus01.data 121961484777                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 121961484777                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus01.data     0.026953                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.013440                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus01.data 66371.032617                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66371.032617                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu01.data       532137                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::.switch_cpus01.data       360628                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       892765                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu01.data         4068                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::.switch_cpus01.data        37914                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        41982                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.switch_cpus01.data   2484254170                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   2484254170                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu01.data       536205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::.switch_cpus01.data       398542                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       934747                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu01.data     0.007587                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::.switch_cpus01.data     0.095132                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.044913                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus01.data 65523.399536                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 59174.269211                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.switch_cpus01.data        26378                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        26378                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.switch_cpus01.data        11536                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        11536                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus01.data    600254782                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    600254782                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus01.data     0.028946                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.012341                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus01.data 52033.181519                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52033.181519                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu01.data       521075                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::.switch_cpus01.data       333683                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       854758                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu01.data        14629                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::.switch_cpus01.data        23954                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        38583                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.switch_cpus01.data    338755978                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    338755978                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu01.data       535704                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::.switch_cpus01.data       357637                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       893341                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu01.data     0.027308                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::.switch_cpus01.data     0.066979                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.043190                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.switch_cpus01.data 14141.937797                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8779.928414                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.switch_cpus01.data        15035                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        15035                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.switch_cpus01.data    269269542                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    269269542                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.switch_cpus01.data     0.042040                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.016830                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.switch_cpus01.data 17909.513934                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 17909.513934                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.switch_cpus01.data      4088154                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      4088154                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.switch_cpus01.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.switch_cpus01.data      3631916                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      3631916                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.switch_cpus01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           56.986828                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          321768085                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         19176997                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            16.778857                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     206938956722                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu01.data    23.183564                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus01.data    33.803264                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu01.data     0.362243                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus01.data     0.528176                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.890419                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        351473588                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       351473588                       # Number of data accesses
system.switch_cpus12.numPwrStateTransitions           18                       # Number of power state transitions
system.switch_cpus12.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::mean 173202.888889                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::stdev 147031.851561                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::min_value        12839                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::max_value       474793                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateClkGateDist::total            9                       # Distribution of time spent in the clock gated state
system.switch_cpus12.pwrStateResidencyTicks::ON 886109013448                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.pwrStateResidencyTicks::CLK_GATED      1558826                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.pwrStateResidencyTicks::OFF 1113889427726                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus12.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.numPwrStateTransitions           20                       # Number of power state transitions
system.switch_cpus13.pwrStateClkGateDist::samples           10                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::mean 143118.900000                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::stdev 164949.195789                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::1000-5e+10           10    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::min_value        39905                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::max_value       550395                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateClkGateDist::total           10                       # Distribution of time spent in the clock gated state
system.switch_cpus13.pwrStateResidencyTicks::ON 854614729571                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.pwrStateResidencyTicks::CLK_GATED      1431189                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.pwrStateResidencyTicks::OFF 1145383839240                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus13.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           4063985                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate         3030                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1524622                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           58                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4482754                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          545901                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        318814                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         820436                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         1385                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         3498                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           710418                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          707457                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           487                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7381643                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        15769                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        15769                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side          174                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side     12915355                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              12915529                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side        14848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side    711942272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              711957120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9215112                       # Total snoops (count)
system.tol2bus.snoopTraffic                 250707456                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11760057                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.546083                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.623101                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6163521     52.41%     52.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1                4771108     40.57%     92.98% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 825428      7.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11760057                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4353212159                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy       2989085457                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7638807410                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            120930                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.switch_cpus11.numPwrStateTransitions           24                       # Number of power state transitions
system.switch_cpus11.pwrStateClkGateDist::samples           12                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::mean 155171.166667                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::stdev 150579.459621                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::1000-5e+10           12    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::min_value        23359                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::max_value       476813                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateClkGateDist::total           12                       # Distribution of time spent in the clock gated state
system.switch_cpus11.pwrStateResidencyTicks::ON 1055316336252                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.pwrStateResidencyTicks::CLK_GATED      1862054                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.pwrStateResidencyTicks::OFF 944681801694                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus11.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus00.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus00.data    169328896                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus01.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus01.data    722112896                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus02.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus02.data    649453440                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus03.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus03.data    649027328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus04.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus04.data    649782272                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus05.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus05.data    720717056                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus06.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus06.data    728121472                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus07.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus07.data    728094080                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus08.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus08.data    656655104                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus09.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus09.data    649680256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus10.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus10.data    649228544                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus11.inst         3456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus11.data    720179712                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus12.inst         3200                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus12.data    729309696                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus13.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus13.data    726904192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus14.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus14.data    656573568                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus15.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus15.data    650181760                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus16.inst         3328                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus16.data    649268480                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total       11104675584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus00.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus01.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus02.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus03.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus04.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus05.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus06.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus07.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus08.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus09.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus10.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus11.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus12.inst         3200                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus13.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus14.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus15.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus16.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total        56832                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks   2049961600                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total     2049961600                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus00.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus00.data      1322882                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus01.inst           23                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus01.data      5641507                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus02.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus02.data      5073855                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus03.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus03.data      5070526                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus04.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus04.data      5076424                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus05.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus05.data      5630602                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus06.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus06.data      5688449                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus07.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus07.data      5688235                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus08.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus08.data      5130118                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus09.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus09.data      5075627                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus10.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus10.data      5072098                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus11.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus11.data      5626404                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus12.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus12.data      5697732                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus13.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus13.data      5678939                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus14.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus14.data      5129481                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus15.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus15.data      5079545                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus16.inst           26                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus16.data      5072410                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total           86755278                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks     16015325                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total          16015325                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus00.inst         3613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus00.data    159340609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus01.inst         2770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus01.data    679517265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus02.inst         3493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus02.data    611143808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus03.inst         3373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus03.data    610742832                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus04.inst         3252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus04.data    611453244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus05.inst         2891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus05.data    678203762                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus06.inst         3252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus06.data    685171410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus07.inst         2891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus07.data    685145634                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus08.inst         2891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus08.data    617920664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus09.inst         3493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus09.data    611357245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus10.inst         3011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus10.data    610932179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus11.inst         3252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus11.data    677698115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus12.inst         3011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus12.data    686289544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus13.inst         2891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus13.data    684025935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus14.inst         3132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus14.data    617843938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus15.inst         3132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus15.data    611829167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus16.inst         3132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus16.data    610969759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total          10449638589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus00.inst         3613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus01.inst         2770                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus02.inst         3493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus03.inst         3373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus04.inst         3252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus05.inst         2891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus06.inst         3252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus07.inst         2891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus08.inst         2891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus09.inst         3493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus10.inst         3011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus11.inst         3252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus12.inst         3011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus13.inst         2891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus14.inst         3132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus15.inst         3132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus16.inst         3132                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           53480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks    1929039500                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total          1929039500                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks    1929039500                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus00.inst         3613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus00.data    159340609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus01.inst         2770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus01.data    679517265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus02.inst         3493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus02.data    611143808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus03.inst         3373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus03.data    610742832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus04.inst         3252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus04.data    611453244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus05.inst         2891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus05.data    678203762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus06.inst         3252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus06.data    685171410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus07.inst         2891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus07.data    685145634                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus08.inst         2891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus08.data    617920664                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus09.inst         3493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus09.data    611357245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus10.inst         3011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus10.data    610932179                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus11.inst         3252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus11.data    677698115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus12.inst         3011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus12.data    686289544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus13.inst         2891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus13.data    684025935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus14.inst         3132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus14.data    617843938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus15.inst         3132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus15.data    611829167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus16.inst         3132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus16.data    610969759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total         12378678090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples  22596747.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus00.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus00.data::samples   2622722.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus01.inst::samples        46.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus01.data::samples   9470961.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus02.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus02.data::samples   9358164.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus03.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus03.data::samples   9374528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus04.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus04.data::samples   9389744.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus05.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus05.data::samples   9433046.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus06.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus06.data::samples   9512395.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus07.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus07.data::samples   9522919.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus08.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus08.data::samples   9448760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus09.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus09.data::samples   9384941.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus10.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus10.data::samples   9377451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus11.inst::samples        54.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus11.data::samples   9450091.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus12.inst::samples        50.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus12.data::samples   9561894.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus13.inst::samples        48.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus13.data::samples   9500996.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus14.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus14.data::samples   9465052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus15.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus15.data::samples   9416571.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus16.inst::samples        52.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus16.data::samples   9381213.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000023815250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds      1412175                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds      1412175                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState          158106418                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState          21356832                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                   86755283                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                  16015325                       # Number of write requests accepted
system.mem_ctrls0.readBursts                173510566                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                32030650                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ              19838230                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts              9433903                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          4548711                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1          7251591                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2          8334287                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3         14858502                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4          7988485                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5          8782745                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6         10952110                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7          3771650                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8          4085927                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9         20266395                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10         4287076                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11        14685541                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12         5623458                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13        29804396                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14         5858280                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15         2573180                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0          1169858                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1          1780222                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2          1099960                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           771392                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4          1562556                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5          1151730                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6          1720980                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7          1160349                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8          1709632                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           677504                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10         1655994                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11         1094594                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12         1958403                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13         2187335                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14         1270071                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15         1626127                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                     16.76                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     34.52                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                12759832767078                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat              768361670000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           15641189029578                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    83032.72                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat              101782.72                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                   504388                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        1                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits               104699389                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits               14735134                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                68.13                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               65.21                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6            173510566                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6            32030650                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 109347                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 176588                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                 612771                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                 896005                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                1909186                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                2569204                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                4201037                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                5253589                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                7153571                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                8328563                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10               9861263                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11              10741986                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12              11389099                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13              11638210                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14              11268609                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15              10863513                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16               9743847                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17               8919894                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18               7502995                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19               6582105                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20               5245551                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21               4449109                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22               3382591                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23               2800892                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24               2045797                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25               1670523                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26               1173886                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                949200                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                640950                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                512682                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                608589                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                471184                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                    61                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                    93                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 11230                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                137222                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                168639                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                377425                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                416539                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                624799                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                661431                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                834284                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                862731                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26               1003148                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27               1026396                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28               1139930                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29               1158677                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30               1249722                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31               1262366                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32               1334036                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33               1315324                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                986236                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                953067                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                796313                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                772804                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                643932                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                627807                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                537398                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                523180                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                443298                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                430821                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                352438                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                340808                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                270062                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                259939                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                202340                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                194106                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                149371                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                143368                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                109396                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                105113                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                 80264                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                 75876                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                 10785                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                  3238                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                   408                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                   230                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                    43                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                    33                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples     56834503                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   198.492372                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   168.798626                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   153.905771                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127       232413      0.41%      0.41% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255     40467355     71.20%     71.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383      9501706     16.72%     88.33% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511      3115892      5.48%     93.81% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639      1390640      2.45%     96.26% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767       750171      1.32%     97.58% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895       455043      0.80%     98.38% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023       293606      0.52%     98.90% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       627677      1.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total     56834503                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples      1412175                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    108.819591                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    94.166546                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    56.592447                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-31         60703      4.30%      4.30% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-63       244658     17.32%     21.62% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-95       354113     25.08%     46.70% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-127       300827     21.30%     68.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::128-159       207896     14.72%     82.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::160-191       120710      8.55%     91.27% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::192-223        64338      4.56%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::224-255        32261      2.28%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::256-287        15226      1.08%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::288-319         6880      0.49%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::320-351         2874      0.20%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::352-383         1109      0.08%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::384-415          381      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::416-447          134      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::448-479           46      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::480-511           15      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::512-543            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::544-575            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total      1412175                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples      1412175                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.001350                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.001228                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.068325                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16         1411324     99.94%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             373      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             210      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             128      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              61      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21              40      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22              16      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23              12      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24               4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::25               4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::26               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::27               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::33               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total      1412175                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM            9835029376                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ             1269646720                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten             1446189248                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys            11104676224                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys          2049961600                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                     9254.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                     1360.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                 10449.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                  1929.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                       82.94                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                   72.30                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                  10.63                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1062685111346                       # Total gap between requests
system.mem_ctrls0.avgGap                     10340.36                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus00.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus00.data    167854208                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus01.inst         2944                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus01.data    606141504                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus02.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus02.data    598922496                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus03.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus03.data    599969792                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus04.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus04.data    600943616                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus05.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus05.data    603714944                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus06.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus06.data    608793280                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus07.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus07.data    609466816                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus08.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus08.data    604720640                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus09.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus09.data    600636224                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus10.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus10.data    600156864                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus11.inst         3456                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus11.data    604805824                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus12.inst         3200                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus12.data    611961216                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus13.inst         3072                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus13.data    608063616                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus14.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus14.data    605763328                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus15.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus15.data    602660544                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus16.inst         3328                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus16.data    600397632                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks   1446189248                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus00.inst 3613.488019404630                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus00.data 157952908.753815859556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus01.inst 2770.340814876884                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus01.data 570386735.095808267593                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus02.inst 3493.038418757809                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus02.data 563593558.293728590012                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus03.inst 3372.588818110989                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus03.data 564579076.926220893860                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus04.inst 3252.139217464167                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus04.data 565495457.487941861153                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus05.inst 2890.790415523704                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus05.data 568103311.791546225548                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus06.inst 3252.139217464167                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus06.data 572882089.472408533096                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus07.inst 2890.790415523704                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus07.data 573515895.271012067795                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus08.inst 2890.790415523704                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus08.data 569049684.303828239441                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus09.inst 3493.038418757809                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus09.data 565206197.771988511086                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus10.inst 3011.240016170525                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus10.data 564755114.017566204071                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus11.inst 3252.139217464167                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus11.data 569129843.513058781624                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus12.inst 3011.240016170525                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus12.data 575863156.863616943359                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus13.inst 2890.790415523704                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus13.data 572195466.523921251297                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus14.inst 3131.689616817347                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus14.data 570030866.750697255135                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus15.inst 3131.689616817347                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus15.data 567111108.206218004227                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus16.inst 3131.689616817347                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus16.data 564981679.716382861137                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 1360882167.041612386703                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus00.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus00.data      2645764                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus01.inst           46                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus01.data     11283014                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus02.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus02.data     10147712                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus03.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus03.data     10141052                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus04.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus04.data     10152850                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus05.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus05.data     11261204                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus06.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus06.data     11376898                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus07.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus07.data     11376470                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus08.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus08.data     10260236                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus09.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus09.data     10151254                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus10.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus10.data     10144196                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus11.inst           54                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus11.data     11252808                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus12.inst           50                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus12.data     11395466                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus13.inst           48                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus13.data     11357880                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus14.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus14.data     10258962                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus15.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus15.data     10159090                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus16.inst           52                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus16.data     10144822                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks     32030650                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus00.inst      7231588                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus00.data 283619555379                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus01.inst      5161752                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus01.data 959956280271                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus02.inst      6358656                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus02.data 957887157032                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus03.inst      6928274                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus03.data 957336208400                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus04.inst      5799524                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus04.data 958130762927                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus05.inst      4742438                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus05.data 965647635656                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus06.inst      5672476                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus06.data 969890114556                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus07.inst      4462294                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus07.data 965263092171                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus08.inst      4549812                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus08.data 960295596932                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus09.inst      6970456                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus09.data 951334884954                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus10.inst      5131782                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus10.data 951809029887                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus11.inst      5932632                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus11.data 958633383818                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus12.inst      5465248                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus12.data 967780695457                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus13.inst      5995936                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus13.data 967706549396                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus14.inst      4709892                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus14.data 960460809025                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus15.inst      4732338                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus15.data 950522406008                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus16.inst      5872276                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus16.data 954819150335                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 35573753828180                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus00.inst    120526.47                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus00.data    107197.60                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus01.inst    112212.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus01.data     85079.77                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus02.inst    109632.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus02.data     94394.40                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus03.inst    123719.18                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus03.data     94402.06                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus04.inst    107398.59                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus04.data     94370.62                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus05.inst     98800.79                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus05.data     85749.95                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus06.inst    105045.85                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus06.data     85250.84                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus07.inst     92964.46                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus07.data     84847.33                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus08.inst     94787.75                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus08.data     93593.91                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus09.inst    120180.28                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus09.data     93716.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus10.inst    102635.64                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus10.data     93827.94                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus11.inst    109863.56                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus11.data     85190.59                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus12.inst    109304.96                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus12.data     84926.82                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus13.inst    124915.33                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus13.data     85201.34                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus14.inst     90574.85                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus14.data     93621.64                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus15.inst     91006.50                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus15.data     93563.74                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus16.inst    112928.38                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus16.data     94118.87                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   1110616.05                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   67.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy        209647942980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy        111430497750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy       622495559280                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy       63577825200                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    83887296480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    482183069700                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy      2022090720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1575244282110                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower      1482.324568                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE   1494453017                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35485320000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1025705360953                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy        196150515540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy        104256441135                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy       474724869780                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       54376985340                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    83887296480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    481935534090                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy      2230638240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1397562280605                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower      1315.123583                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE   2030388986                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35485320000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 1025169424984                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus00.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus00.data    164785024                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus01.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus01.data    487430528                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus02.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus02.data    556557440                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus03.inst         4480                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus03.data    555862016                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus04.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus04.data    556001024                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus05.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus05.data    485611904                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus06.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus06.data    480431360                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus07.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus07.data    480572288                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus08.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus08.data    550217088                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus09.inst         4224                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus09.data    557280000                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus10.inst         3840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus10.data    556883968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus11.inst         4736                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus11.data    487124096                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus12.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus12.data    480562816                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus13.inst         3712                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus13.data    480636544                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus14.inst         4224                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus14.data    550071680                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus15.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus15.data    556476416                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus16.inst         3968                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus16.data    556584448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total        8543157504                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus00.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus01.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus02.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus03.inst         4480                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus04.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus05.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus06.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus07.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus08.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus09.inst         4224                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus10.inst         3840                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus11.inst         4736                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus12.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus13.inst         3712                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus14.inst         4224                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus15.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus16.inst         3968                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        68864                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks   2211953920                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total     2211953920                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus00.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus00.data      1287383                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus01.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus01.data      3808051                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus02.inst           36                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus02.data      4348105                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus03.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus03.data      4342672                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus04.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus04.data      4343758                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus05.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus05.data      3793843                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus06.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus06.data      3753370                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus07.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus07.data      3754471                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus08.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus08.data      4298571                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus09.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus09.data      4353750                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus10.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus10.data      4350656                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus11.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus11.data      3805657                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus12.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus12.data      3754397                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus13.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus13.data      3754973                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus14.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus14.data      4297435                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus15.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus15.data      4347472                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus16.inst           31                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus16.data      4348316                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           66743418                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks     17280890                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total          17280890                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus00.inst         3373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus00.data    155064768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus01.inst         3373                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus01.data    458678222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus02.inst         4336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus02.data    523727511                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus03.inst         4216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus03.data    523073108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus04.inst         3854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus04.data    523203916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus05.inst         3734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus05.data    456966874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus06.inst         3854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus06.data    452091918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus07.inst         3734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus07.data    452224533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus08.inst         3613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus08.data    517761160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus09.inst         3975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus09.data    524407449                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus10.inst         3613                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus10.data    524034778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus11.inst         4457                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus11.data    458389866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus12.inst         3734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus12.data    452215619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus13.inst         3493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus13.data    452284998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus14.inst         3975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus14.data    517624330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus15.inst         3734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus15.data    523651266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus16.inst         3734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus16.data    523752926                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           8039218044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus00.inst         3373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus01.inst         3373                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus02.inst         4336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus03.inst         4216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus04.inst         3854                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus05.inst         3734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus06.inst         3854                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus07.inst         3734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus08.inst         3613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus09.inst         3975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus10.inst         3613                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus11.inst         4457                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus12.inst         3734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus13.inst         3493                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus14.inst         3975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus15.inst         3734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus16.inst         3734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           64802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks    2081476299                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          2081476299                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks    2081476299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus00.inst         3373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus00.data    155064768                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus01.inst         3373                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus01.data    458678222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus02.inst         4336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus02.data    523727511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus03.inst         4216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus03.data    523073108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus04.inst         3854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus04.data    523203916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus05.inst         3734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus05.data    456966874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus06.inst         3854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus06.data    452091918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus07.inst         3734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus07.data    452224533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus08.inst         3613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus08.data    517761160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus09.inst         3975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus09.data    524407449                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus10.inst         3613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus10.data    524034778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus11.inst         4457                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus11.data    458389866                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus12.inst         3734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus12.data    452215619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus13.inst         3493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus13.data    452284998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus14.inst         3975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus14.data    517624330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus15.inst         3734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus15.data    523651266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus16.inst         3734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus16.data    523752926                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total         10120694343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples  26146546.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus00.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus00.data::samples   2556582.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus01.inst::samples        56.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus01.data::samples   6919795.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus02.inst::samples        72.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus02.data::samples   6838087.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus03.inst::samples        70.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus03.data::samples   6871410.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus04.inst::samples        64.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus04.data::samples   6865023.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus05.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus05.data::samples   6838129.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus06.inst::samples        64.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus06.data::samples   6788289.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus07.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus07.data::samples   6803638.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus08.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus08.data::samples   6843624.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus09.inst::samples        66.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus09.data::samples   6923468.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus10.inst::samples        60.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus10.data::samples   6914624.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus11.inst::samples        74.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus11.data::samples   6878179.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus12.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus12.data::samples   6827055.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus13.inst::samples        58.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus13.data::samples   6804833.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus14.inst::samples        66.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus14.data::samples   6867143.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus15.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus15.data::samples   6933211.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus16.inst::samples        62.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus16.data::samples   6907034.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000018709098                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds      1630029                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds      1630029                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState          133184805                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState          24676697                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                   66743421                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                  17280890                       # Number of write requests accepted
system.mem_ctrls1.readBursts                133486842                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                34561780                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ              21105642                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts              8415234                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          3602524                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1          5625285                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2          4637631                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3         13405882                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4          5396984                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5          3738297                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6          6707261                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7          6072278                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8          2463129                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9          8073045                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10        12087232                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11        23211669                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12         2617657                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13         4856804                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14         6948155                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15         2937365                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0          1916350                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1          1292248                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2          1838816                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3          1542764                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4          1030791                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5          1918773                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6          1218104                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7          1885543                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8          1206263                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9          1519847                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          956804                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11         1967053                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12         1468711                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13         3229797                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14         2113778                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15         1040874                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                     10.46                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     28.75                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                6814208190210                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat              561905990000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           8921355652710                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    60634.77                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               79384.77                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                    18585                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                77308977                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits               16865388                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                68.79                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               64.50                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6            133486842                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6            34561780                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                2046789                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                2726523                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                5453187                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                6473619                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                8439067                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                9229042                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                9736177                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                9962070                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                9180382                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                8881299                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10               7441670                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11               6872244                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12               5386308                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13               4800439                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14               3578701                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15               3102234                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16               2221974                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17               1884822                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18               1299060                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19               1081437                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                717342                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                587490                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                375826                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                302896                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                185849                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                146698                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                 87119                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                 67447                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                 38787                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                 29050                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                 26339                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                 19313                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                  6075                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                  8831                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 61764                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                456065                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                569489                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20               1069084                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21               1170765                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22               1507479                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23               1564951                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24               1730261                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25               1753582                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26               1830928                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27               1840932                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28               1867617                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29               1860528                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30               1860383                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31               1842051                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32               1829233                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33               1673469                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                480204                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                395458                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                210814                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                183617                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                101779                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                 89619                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                 49672                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                 43385                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                 24079                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                 21232                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                 11962                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                 10472                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                  5820                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                  5054                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                  2846                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                  2467                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                  1403                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                  1240                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                   680                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                   585                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                   294                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                   259                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                    54                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                    34                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                    10                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples     44353334                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   199.889610                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   167.239909                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   169.405106                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       265801      0.60%      0.60% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255     32219225     72.64%     73.24% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383      7049459     15.89%     89.14% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511      2007748      4.53%     93.66% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639       855146      1.93%     95.59% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767       487951      1.10%     96.69% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895       330397      0.74%     97.44% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023       241147      0.54%     97.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       896460      2.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total     44353334                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples      1630029                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     68.944273                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    63.506107                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    27.098389                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-15          7701      0.47%      0.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-31        77621      4.76%      5.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-47       265022     16.26%     21.49% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-63       395296     24.25%     45.74% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-79       369750     22.68%     68.43% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-95       253915     15.58%     84.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-111       141366      8.67%     92.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-127        69376      4.26%     96.93% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-143        30218      1.85%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-159        12404      0.76%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::160-175         4736      0.29%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::176-191         1719      0.11%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::192-207          602      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::208-223          211      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::224-239           71      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::240-255           14      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::256-271            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::272-287            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::288-303            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::320-335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total      1630029                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples      1630029                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.040522                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.036248                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.407266                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16         1607176     98.60%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            6122      0.38%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18            5095      0.31%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            5525      0.34%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            1988      0.12%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21            2209      0.14%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22             579      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23             760      0.05%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24             203      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25             203      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26              55      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::27              60      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::28              19      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::29              19      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::30               7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::31               6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::32               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::33               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total      1630029                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM            7192396672                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ             1350761088                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten             1673377024                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys             8543157888                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys          2211953920                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                     6768.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                     1574.67                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                  8039.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                  2081.48                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                       65.18                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                   52.88                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                  12.30                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1062685111896                       # Total gap between requests
system.mem_ctrls1.avgGap                     12647.35                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus00.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus00.data    163621248                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus01.inst         3584                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus01.data    442866880                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus02.inst         4608                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus02.data    437637568                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus03.inst         4480                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus03.data    439770240                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus04.inst         4096                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus04.data    439361472                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus05.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus05.data    437640128                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus06.inst         4096                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus06.data    434450496                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus07.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus07.data    435432832                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus08.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus08.data    437991936                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus09.inst         4224                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus09.data    443101952                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus10.inst         3840                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus10.data    442535936                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus11.inst         4736                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus11.data    440203456                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus12.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus12.data    436931520                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus13.inst         3712                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus13.data    435509312                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus14.inst         4224                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus14.data    439497152                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus15.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus15.data    443725504                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus16.inst         3968                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus16.data    442050176                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks   1673377024                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus00.inst 3372.588818110989                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus00.data 153969640.460425496101                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus01.inst 3372.588818110989                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus01.data 416743272.153934419155                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus02.inst 4336.185623285556                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus02.data 411822424.169109165668                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus03.inst 4215.736022638735                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus03.data 413829295.190286219120                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus04.inst 3854.387220698272                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus04.data 413444639.390620589256                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus05.inst 3733.937620051452                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus05.data 411824833.161122143269                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus06.inst 3854.387220698272                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus06.data 408823349.562604010105                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus07.inst 3733.937620051452                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus07.data 409747740.022768020630                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus08.inst 3613.488019404630                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus08.data 412155888.888499915600                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus09.inst 3974.836821345094                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus09.data 416964477.845522284508                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus10.inst 3613.488019404630                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus10.data 416431849.711462080479                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus11.inst 4456.635223932378                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus11.data 414236956.863675355911                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus12.inst 3733.937620051452                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus12.data 411158024.171941339970                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus13.inst 3493.038418757809                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus13.data 409819708.659154474735                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus14.inst 3974.836821345094                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus14.data 413572315.967306196690                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus15.inst 3733.937620051452                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus15.data 417551248.075073301792                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus16.inst 3733.937620051452                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus16.data 415974743.477007389069                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 1574668705.252857923508                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus00.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus00.data      2574766                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus01.inst           56                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus01.data      7616102                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus02.inst           72                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus02.data      8696210                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus03.inst           70                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus03.data      8685346                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus04.inst           64                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus04.data      8687516                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus05.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus05.data      7587690                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus06.inst           64                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus06.data      7506740                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus07.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus07.data      7508942                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus08.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus08.data      8597142                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus09.inst           66                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus09.data      8707500                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus10.inst           60                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus10.data      8701312                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus11.inst           74                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus11.data      7611314                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus12.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus12.data      7508794                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus13.inst           58                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus13.data      7509946                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus14.inst           66                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus14.data      8594870                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus15.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus15.data      8694944                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus16.inst           62                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus16.data      8696632                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks     34561780                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus00.inst      4461140                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus00.data 218302635990                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus01.inst      6379744                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus01.data 544629591111                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus02.inst      6482700                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus02.data 542609357347                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus03.inst      6484560                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus03.data 545705143431                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus04.inst      6688428                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus04.data 545263957074                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus05.inst      5453284                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus05.data 540436249538                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus06.inst      7888800                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus06.data 536571552772                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus07.inst      6531570                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus07.data 536489429349                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus08.inst      5087988                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus08.data 543222904638                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus09.inst      5981512                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus09.data 549843160126                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus10.inst      5624184                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus10.data 549662758581                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus11.inst      6178206                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus11.data 547376554740                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus12.inst      6024448                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus12.data 536896815956                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus13.inst      5849864                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus13.data 536762461095                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus14.inst      6039712                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus14.data 546005041067                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus15.inst      4864300                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus15.data 549553298587                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus16.inst      6210724                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus16.data 551922510144                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 29602857635414                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus00.inst     79663.21                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus00.data     84785.43                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus01.inst    113924.00                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus01.data     71510.28                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus02.inst     90037.50                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus02.data     62396.07                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus03.inst     92636.57                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus03.data     62830.56                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus04.inst    104506.69                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus04.data     62764.08                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus05.inst     87956.19                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus05.data     71225.40                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus06.inst    123262.50                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus06.data     71478.64                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus07.inst    105347.90                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus07.data     71446.74                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus08.inst     84799.80                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus08.data     63186.45                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus09.inst     90628.97                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus09.data     63145.93                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus10.inst     93736.40                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus10.data     63170.10                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus11.inst     83489.27                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus11.data     71916.17                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus12.inst     97168.52                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus12.data     71502.40                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus13.inst    100859.72                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus13.data     71473.54                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus14.inst     91510.79                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus14.data     63526.85                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus15.inst     78456.45                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus15.data     63203.78                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus16.inst    100172.97                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus16.data     63463.94                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks    856520.05                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   67.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy        146682353580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy         77963493300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy       451212685560                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy       70486322940                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    83887296480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    482431854180                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy      1812681600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1314476687640                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower      1236.939001                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE    937199281                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35485320000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1026262614689                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy        170000551140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy         90357409230                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy       351189039600                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       65998490580                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    83887296480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    482064613440                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy      2121923040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1245619323510                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower      1172.143360                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE   1690898508                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35485320000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 1025508915462                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus00.data       634750                       # number of demand (read+write) hits
system.l2.demand_hits::total                   634750                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus00.data       634750                       # number of overall hits
system.l2.overall_hits::total                  634750                       # number of overall hits
system.l2.demand_misses::.switch_cpus00.inst           58                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus00.data      2922267                       # number of demand (read+write) misses
system.l2.demand_misses::total                2922325                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus00.inst           58                       # number of overall misses
system.l2.overall_misses::.switch_cpus00.data      2922267                       # number of overall misses
system.l2.overall_misses::total               2922325                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus00.inst      9096021                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus00.data 399186939181                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     399196035202                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus00.inst      9096021                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus00.data 399186939181                       # number of overall miss cycles
system.l2.overall_miss_latency::total    399196035202                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus00.inst           58                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus00.data      3557017                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3557075                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus00.inst           58                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus00.data      3557017                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3557075                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus00.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus00.data     0.821550                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.821553                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus00.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus00.data     0.821550                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.821553                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus00.inst 156827.948276                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus00.data 136601.802361                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 136602.203794                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus00.inst 156827.948276                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus00.data 136601.802361                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 136602.203794                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              740485                       # number of writebacks
system.l2.writebacks::total                    740485                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus00.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus00.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus00.inst           58                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus00.data      2922266                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2922324                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus00.inst           58                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus00.data      2922266                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2922324                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus00.inst      8598515                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus00.data 374207344800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 374215943315                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus00.inst      8598515                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus00.data 374207344800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 374215943315                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus00.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus00.data     0.821550                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.821553                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus00.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus00.data     0.821550                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.821553                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus00.inst 148250.258621                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus00.data 128053.826996                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 128054.227839                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus00.inst 148250.258621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus00.data 128053.826996                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 128054.227839                       # average overall mshr miss latency
system.l2.replacements                        2785640                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       784137                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           784137                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       784137                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       784137                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           58                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               58                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           58                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           58                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       703882                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        703882                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_misses::.switch_cpus00.data       343545                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             343545                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.switch_cpus00.data   5418811442                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   5418811442                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.switch_cpus00.data       343545                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           343545                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.switch_cpus00.data 15773.221680                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15773.221680                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.switch_cpus00.data       343545                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        343545                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus00.data   8091491265                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   8091491265                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus00.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus00.data 23552.929791                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 23552.929791                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.switch_cpus00.data       162994                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           162994                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.switch_cpus00.data   5197588445                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total   5197588445                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.switch_cpus00.data       162994                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         162994                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.switch_cpus00.data 31888.219474                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 31888.219474                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.switch_cpus00.data       162994                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total       162994                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.switch_cpus00.data   3978390380                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   3978390380                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.switch_cpus00.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.switch_cpus00.data 24408.201406                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 24408.201406                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeFailReq_misses::.switch_cpus00.data          177                       # number of SCUpgradeFailReq misses
system.l2.SCUpgradeFailReq_misses::total          177                       # number of SCUpgradeFailReq misses
system.l2.SCUpgradeFailReq_miss_latency::.switch_cpus00.data    105297079                       # number of SCUpgradeFailReq miss cycles
system.l2.SCUpgradeFailReq_miss_latency::total    105297079                       # number of SCUpgradeFailReq miss cycles
system.l2.SCUpgradeFailReq_accesses::.switch_cpus00.data          177                       # number of SCUpgradeFailReq accesses(hits+misses)
system.l2.SCUpgradeFailReq_accesses::total          177                       # number of SCUpgradeFailReq accesses(hits+misses)
system.l2.SCUpgradeFailReq_miss_rate::.switch_cpus00.data            1                       # miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_miss_rate::total            1                       # miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_avg_miss_latency::.switch_cpus00.data 594898.751412                       # average SCUpgradeFailReq miss latency
system.l2.SCUpgradeFailReq_avg_miss_latency::total 594898.751412                       # average SCUpgradeFailReq miss latency
system.l2.SCUpgradeFailReq_mshr_misses::.switch_cpus00.data          177                       # number of SCUpgradeFailReq MSHR misses
system.l2.SCUpgradeFailReq_mshr_misses::total          177                       # number of SCUpgradeFailReq MSHR misses
system.l2.SCUpgradeFailReq_mshr_miss_latency::.switch_cpus00.data     84246334                       # number of SCUpgradeFailReq MSHR miss cycles
system.l2.SCUpgradeFailReq_mshr_miss_latency::total     84246334                       # number of SCUpgradeFailReq MSHR miss cycles
system.l2.SCUpgradeFailReq_mshr_miss_rate::.switch_cpus00.data            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeFailReq accesses
system.l2.SCUpgradeFailReq_avg_mshr_miss_latency::.switch_cpus00.data 475967.988701                       # average SCUpgradeFailReq mshr miss latency
system.l2.SCUpgradeFailReq_avg_mshr_miss_latency::total 475967.988701                       # average SCUpgradeFailReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus00.data        13533                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13533                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus00.data       689834                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              689834                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus00.data 100264635817                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  100264635817                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus00.data       703367                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            703367                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus00.data     0.980760                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.980760                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus00.data 145346.033708                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 145346.033708                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus00.data       689834                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         689834                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus00.data  94365802494                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  94365802494                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus00.data     0.980760                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.980760                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus00.data 136794.942688                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 136794.942688                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus00.inst           58                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               58                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus00.inst      9096021                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      9096021                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus00.inst           58                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             58                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus00.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus00.inst 156827.948276                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 156827.948276                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus00.inst           58                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           58                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus00.inst      8598515                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      8598515                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus00.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus00.inst 148250.258621                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 148250.258621                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus00.data       621217                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            621217                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus00.data      2232433                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2232433                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus00.data 298922303364                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 298922303364                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus00.data      2853650                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2853650                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus00.data     0.782308                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.782308                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus00.data 133899.787077                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 133899.787077                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus00.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus00.data      2232432                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2232432                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus00.data 279841542306                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 279841542306                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus00.data     0.782308                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.782308                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus00.data 125352.773256                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 125352.773256                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.switch_cpus00.data        15769                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total             15769                       # number of InvalidateReq hits
system.l2.InvalidateReq_accesses::.switch_cpus00.data        15769                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         15769                       # number of InvalidateReq accesses(hits+misses)
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   255.330766                       # Cycle average of tags in use
system.l2.tags.total_refs                     6413725                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3125856                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.051830                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.671382                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu00.data       0.011314                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus00.inst     0.003075                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus00.data   244.644994                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.041685                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu00.data      0.000044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus00.inst     0.000012                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus00.data     0.955645                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997386                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           255                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 119943122                       # Number of tag accesses
system.l2.tags.data_accesses                119943122                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
