-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.1.1 (win64) Build 3557992 Fri Jun  3 09:58:00 MDT 2022
-- Date        : Sun Jul 31 22:17:31 2022
-- Host        : XPS-15 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_HTU21D_0_0_sim_netlist.vhdl
-- Design      : design_1_HTU21D_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HTU21D is
  port (
    rst : out STD_LOGIC;
    trans : out STD_LOGIC;
    myled : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_write : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg_addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk : in STD_LOGIC;
    busy : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HTU21D;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HTU21D is
  signal \^data_write\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_write[5]_i_1_n_0\ : STD_LOGIC;
  signal delay : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal delay0 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \delay0_carry__0_n_0\ : STD_LOGIC;
  signal \delay0_carry__0_n_1\ : STD_LOGIC;
  signal \delay0_carry__0_n_2\ : STD_LOGIC;
  signal \delay0_carry__0_n_3\ : STD_LOGIC;
  signal \delay0_carry__1_n_0\ : STD_LOGIC;
  signal \delay0_carry__1_n_1\ : STD_LOGIC;
  signal \delay0_carry__1_n_2\ : STD_LOGIC;
  signal \delay0_carry__1_n_3\ : STD_LOGIC;
  signal \delay0_carry__2_n_0\ : STD_LOGIC;
  signal \delay0_carry__2_n_1\ : STD_LOGIC;
  signal \delay0_carry__2_n_2\ : STD_LOGIC;
  signal \delay0_carry__2_n_3\ : STD_LOGIC;
  signal \delay0_carry__3_n_0\ : STD_LOGIC;
  signal \delay0_carry__3_n_1\ : STD_LOGIC;
  signal \delay0_carry__3_n_2\ : STD_LOGIC;
  signal \delay0_carry__3_n_3\ : STD_LOGIC;
  signal \delay0_carry__4_n_0\ : STD_LOGIC;
  signal \delay0_carry__4_n_1\ : STD_LOGIC;
  signal \delay0_carry__4_n_2\ : STD_LOGIC;
  signal \delay0_carry__4_n_3\ : STD_LOGIC;
  signal \delay0_carry__5_n_0\ : STD_LOGIC;
  signal \delay0_carry__5_n_1\ : STD_LOGIC;
  signal \delay0_carry__5_n_2\ : STD_LOGIC;
  signal \delay0_carry__5_n_3\ : STD_LOGIC;
  signal \delay0_carry__6_n_2\ : STD_LOGIC;
  signal \delay0_carry__6_n_3\ : STD_LOGIC;
  signal delay0_carry_n_0 : STD_LOGIC;
  signal delay0_carry_n_1 : STD_LOGIC;
  signal delay0_carry_n_2 : STD_LOGIC;
  signal delay0_carry_n_3 : STD_LOGIC;
  signal \delay[0]_i_1_n_0\ : STD_LOGIC;
  signal \delay[31]_i_1_n_0\ : STD_LOGIC;
  signal \delay[31]_i_2_n_0\ : STD_LOGIC;
  signal \delay[31]_i_3_n_0\ : STD_LOGIC;
  signal \dev_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal init : STD_LOGIC;
  signal \^myled\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \myled[0]_i_1_n_0\ : STD_LOGIC;
  signal \^reg_addr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rst\ : STD_LOGIC;
  signal rst_i_1_n_0 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[0]_i_2_n_0\ : STD_LOGIC;
  signal \state[0]_i_3_n_0\ : STD_LOGIC;
  signal \state[0]_i_4_n_0\ : STD_LOGIC;
  signal \state[0]_i_5_n_0\ : STD_LOGIC;
  signal \state[0]_i_6_n_0\ : STD_LOGIC;
  signal \state[0]_i_7_n_0\ : STD_LOGIC;
  signal \state[0]_i_8_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[2]_i_1_n_0\ : STD_LOGIC;
  signal \state[3]_i_1_n_0\ : STD_LOGIC;
  signal \^trans\ : STD_LOGIC;
  signal trans_i_1_n_0 : STD_LOGIC;
  signal \NLW_delay0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_delay0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_write[5]_i_1\ : label is "soft_lutpair2";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of delay0_carry : label is 35;
  attribute ADDER_THRESHOLD of \delay0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \delay0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \delay0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \delay0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \delay0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \delay0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \delay0_carry__6\ : label is 35;
  attribute SOFT_HLUTNM of \delay[31]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \delay[31]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \myled[0]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \state[0]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of trans_i_1 : label is "soft_lutpair0";
begin
  data_write(0) <= \^data_write\(0);
  myled(0) <= \^myled\(0);
  reg_addr(0) <= \^reg_addr\(0);
  rst <= \^rst\;
  trans <= \^trans\;
\data_write[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => state(0),
      I3 => state(3),
      I4 => \^data_write\(0),
      O => \data_write[5]_i_1_n_0\
    );
\data_write_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \data_write[5]_i_1_n_0\,
      Q => \^data_write\(0),
      R => '0'
    );
delay0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => delay0_carry_n_0,
      CO(2) => delay0_carry_n_1,
      CO(1) => delay0_carry_n_2,
      CO(0) => delay0_carry_n_3,
      CYINIT => delay(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => delay0(4 downto 1),
      S(3 downto 0) => delay(4 downto 1)
    );
\delay0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => delay0_carry_n_0,
      CO(3) => \delay0_carry__0_n_0\,
      CO(2) => \delay0_carry__0_n_1\,
      CO(1) => \delay0_carry__0_n_2\,
      CO(0) => \delay0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => delay0(8 downto 5),
      S(3 downto 0) => delay(8 downto 5)
    );
\delay0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay0_carry__0_n_0\,
      CO(3) => \delay0_carry__1_n_0\,
      CO(2) => \delay0_carry__1_n_1\,
      CO(1) => \delay0_carry__1_n_2\,
      CO(0) => \delay0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => delay0(12 downto 9),
      S(3 downto 0) => delay(12 downto 9)
    );
\delay0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay0_carry__1_n_0\,
      CO(3) => \delay0_carry__2_n_0\,
      CO(2) => \delay0_carry__2_n_1\,
      CO(1) => \delay0_carry__2_n_2\,
      CO(0) => \delay0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => delay0(16 downto 13),
      S(3 downto 0) => delay(16 downto 13)
    );
\delay0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay0_carry__2_n_0\,
      CO(3) => \delay0_carry__3_n_0\,
      CO(2) => \delay0_carry__3_n_1\,
      CO(1) => \delay0_carry__3_n_2\,
      CO(0) => \delay0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => delay0(20 downto 17),
      S(3 downto 0) => delay(20 downto 17)
    );
\delay0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay0_carry__3_n_0\,
      CO(3) => \delay0_carry__4_n_0\,
      CO(2) => \delay0_carry__4_n_1\,
      CO(1) => \delay0_carry__4_n_2\,
      CO(0) => \delay0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => delay0(24 downto 21),
      S(3 downto 0) => delay(24 downto 21)
    );
\delay0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay0_carry__4_n_0\,
      CO(3) => \delay0_carry__5_n_0\,
      CO(2) => \delay0_carry__5_n_1\,
      CO(1) => \delay0_carry__5_n_2\,
      CO(0) => \delay0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => delay0(28 downto 25),
      S(3 downto 0) => delay(28 downto 25)
    );
\delay0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \delay0_carry__5_n_0\,
      CO(3 downto 2) => \NLW_delay0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \delay0_carry__6_n_2\,
      CO(0) => \delay0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_delay0_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => delay0(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => delay(31 downto 29)
    );
\delay[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => delay(0),
      O => \delay[0]_i_1_n_0\
    );
\delay[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEE000000000000"
    )
        port map (
      I0 => \state[0]_i_4_n_0\,
      I1 => delay(26),
      I2 => delay(25),
      I3 => \state[0]_i_3_n_0\,
      I4 => \delay[31]_i_2_n_0\,
      I5 => \delay[31]_i_3_n_0\,
      O => \delay[31]_i_1_n_0\
    );
\delay[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(2),
      I1 => state(3),
      O => \delay[31]_i_2_n_0\
    );
\delay[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      O => \delay[31]_i_3_n_0\
    );
\delay_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => \delay[0]_i_1_n_0\,
      Q => delay(0),
      R => \delay[31]_i_1_n_0\
    );
\delay_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => delay0(10),
      Q => delay(10),
      R => \delay[31]_i_1_n_0\
    );
\delay_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => delay0(11),
      Q => delay(11),
      R => \delay[31]_i_1_n_0\
    );
\delay_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => delay0(12),
      Q => delay(12),
      R => \delay[31]_i_1_n_0\
    );
\delay_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => delay0(13),
      Q => delay(13),
      R => \delay[31]_i_1_n_0\
    );
\delay_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => delay0(14),
      Q => delay(14),
      R => \delay[31]_i_1_n_0\
    );
\delay_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => delay0(15),
      Q => delay(15),
      R => \delay[31]_i_1_n_0\
    );
\delay_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => delay0(16),
      Q => delay(16),
      R => \delay[31]_i_1_n_0\
    );
\delay_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => delay0(17),
      Q => delay(17),
      R => \delay[31]_i_1_n_0\
    );
\delay_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => delay0(18),
      Q => delay(18),
      R => \delay[31]_i_1_n_0\
    );
\delay_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => delay0(19),
      Q => delay(19),
      R => \delay[31]_i_1_n_0\
    );
\delay_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => delay0(1),
      Q => delay(1),
      R => \delay[31]_i_1_n_0\
    );
\delay_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => delay0(20),
      Q => delay(20),
      R => \delay[31]_i_1_n_0\
    );
\delay_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => delay0(21),
      Q => delay(21),
      R => \delay[31]_i_1_n_0\
    );
\delay_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => delay0(22),
      Q => delay(22),
      R => \delay[31]_i_1_n_0\
    );
\delay_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => delay0(23),
      Q => delay(23),
      R => \delay[31]_i_1_n_0\
    );
\delay_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => delay0(24),
      Q => delay(24),
      R => \delay[31]_i_1_n_0\
    );
\delay_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => delay0(25),
      Q => delay(25),
      R => \delay[31]_i_1_n_0\
    );
\delay_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => delay0(26),
      Q => delay(26),
      R => \delay[31]_i_1_n_0\
    );
\delay_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => delay0(27),
      Q => delay(27),
      R => \delay[31]_i_1_n_0\
    );
\delay_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => delay0(28),
      Q => delay(28),
      R => \delay[31]_i_1_n_0\
    );
\delay_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => delay0(29),
      Q => delay(29),
      R => \delay[31]_i_1_n_0\
    );
\delay_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => delay0(2),
      Q => delay(2),
      R => \delay[31]_i_1_n_0\
    );
\delay_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => delay0(30),
      Q => delay(30),
      R => \delay[31]_i_1_n_0\
    );
\delay_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => delay0(31),
      Q => delay(31),
      R => \delay[31]_i_1_n_0\
    );
\delay_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => delay0(3),
      Q => delay(3),
      R => \delay[31]_i_1_n_0\
    );
\delay_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => delay0(4),
      Q => delay(4),
      R => \delay[31]_i_1_n_0\
    );
\delay_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => delay0(5),
      Q => delay(5),
      R => \delay[31]_i_1_n_0\
    );
\delay_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => delay0(6),
      Q => delay(6),
      R => \delay[31]_i_1_n_0\
    );
\delay_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => delay0(7),
      Q => delay(7),
      R => \delay[31]_i_1_n_0\
    );
\delay_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => delay0(8),
      Q => delay(8),
      R => \delay[31]_i_1_n_0\
    );
\delay_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => delay0(9),
      Q => delay(9),
      R => \delay[31]_i_1_n_0\
    );
\dev_addr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => state(2),
      I1 => state(1),
      I2 => state(0),
      I3 => state(3),
      I4 => \^reg_addr\(0),
      O => \dev_addr[0]_i_1_n_0\
    );
\dev_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \dev_addr[0]_i_1_n_0\,
      Q => \^reg_addr\(0),
      R => '0'
    );
init_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => '1',
      D => '1',
      Q => init,
      R => '0'
    );
\myled[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
        port map (
      I0 => state(0),
      I1 => state(3),
      I2 => state(2),
      I3 => state(1),
      I4 => \^myled\(0),
      O => \myled[0]_i_1_n_0\
    );
\myled_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => \myled[0]_i_1_n_0\,
      Q => \^myled\(0),
      R => '0'
    );
rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888F"
    )
        port map (
      I0 => \^rst\,
      I1 => init,
      I2 => state(2),
      I3 => state(3),
      I4 => state(1),
      I5 => state(0),
      O => rst_i_1_n_0
    );
rst_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => rst_i_1_n_0,
      Q => \^rst\,
      R => '0'
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55555100"
    )
        port map (
      I0 => \state[0]_i_2_n_0\,
      I1 => \state[0]_i_3_n_0\,
      I2 => delay(25),
      I3 => delay(26),
      I4 => \state[0]_i_4_n_0\,
      I5 => \state[0]_i_5_n_0\,
      O => \state[0]_i_1_n_0\
    );
\state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => state(3),
      I3 => state(2),
      O => \state[0]_i_2_n_0\
    );
\state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAABFBBBFBF"
    )
        port map (
      I0 => \state[0]_i_6_n_0\,
      I1 => delay(18),
      I2 => delay(17),
      I3 => \state[0]_i_7_n_0\,
      I4 => \state[0]_i_8_n_0\,
      I5 => delay(19),
      O => \state[0]_i_3_n_0\
    );
\state[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => delay(27),
      I1 => delay(30),
      I2 => delay(29),
      I3 => delay(28),
      I4 => delay(31),
      O => \state[0]_i_4_n_0\
    );
\state[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80888080CECEC0CC"
    )
        port map (
      I0 => busy,
      I1 => init,
      I2 => state(3),
      I3 => state(2),
      I4 => state(1),
      I5 => state(0),
      O => \state[0]_i_5_n_0\
    );
\state[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => delay(21),
      I1 => delay(20),
      I2 => delay(23),
      I3 => delay(22),
      I4 => delay(24),
      O => \state[0]_i_6_n_0\
    );
\state[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => delay(15),
      I1 => delay(16),
      I2 => delay(13),
      I3 => delay(14),
      O => \state[0]_i_7_n_0\
    );
\state[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => delay(12),
      I1 => delay(8),
      I2 => delay(10),
      I3 => delay(9),
      I4 => delay(11),
      O => \state[0]_i_8_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7050A0A00000A0A"
    )
        port map (
      I0 => state(0),
      I1 => state(2),
      I2 => state(3),
      I3 => init,
      I4 => state(1),
      I5 => busy,
      O => \state[1]_i_1_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040CF70C040C000C"
    )
        port map (
      I0 => state(0),
      I1 => state(2),
      I2 => state(3),
      I3 => state(1),
      I4 => busy,
      I5 => init,
      O => \state[2]_i_1_n_0\
    );
\state[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF51FF"
    )
        port map (
      I0 => state(3),
      I1 => state(1),
      I2 => busy,
      I3 => init,
      I4 => state(0),
      O => \state[3]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \state[3]_i_1_n_0\,
      D => \state[0]_i_1_n_0\,
      Q => state(0),
      R => '0'
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \state[3]_i_1_n_0\,
      D => \state[1]_i_1_n_0\,
      Q => state(1),
      R => '0'
    );
\state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk,
      CE => \state[3]_i_1_n_0\,
      D => \state[2]_i_1_n_0\,
      Q => state(2),
      R => '0'
    );
\state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk,
      CE => \state[3]_i_1_n_0\,
      D => '0',
      Q => state(3),
      R => '0'
    );
trans_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0050"
    )
        port map (
      I0 => state(3),
      I1 => busy,
      I2 => state(0),
      I3 => state(1),
      I4 => \^trans\,
      O => trans_i_1_n_0
    );
trans_reg: unisim.vcomponents.FDRE
     port map (
      C => clk,
      CE => '1',
      D => trans_i_1_n_0,
      Q => \^trans\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    dev_addr : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rst : out STD_LOGIC;
    reg_addr : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reg_addr_len : out STD_LOGIC;
    byte_len : out STD_LOGIC_VECTOR ( 23 downto 0 );
    data_write : out STD_LOGIC_VECTOR ( 7 downto 0 );
    trans : out STD_LOGIC;
    counter_rst : out STD_LOGIC;
    data_read : in STD_LOGIC_VECTOR ( 7 downto 0 );
    valid_read : in STD_LOGIC;
    new_data_chunk : in STD_LOGIC;
    busy : in STD_LOGIC;
    nack : in STD_LOGIC;
    counter : in STD_LOGIC;
    clk : in STD_LOGIC;
    myled : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_HTU21D_0_0,HTU21D,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HTU21D,Vivado 2022.1.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^data_write\ : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \^myled\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^reg_addr\ : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, ASSOCIATED_RESET rst, FREQ_HZ 1e+08, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of counter_rst : signal is "xilinx.com:signal:reset:1.0 counter_rst RST";
  attribute X_INTERFACE_PARAMETER of counter_rst : signal is "XIL_INTERFACENAME counter_rst, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rst : signal is "xilinx.com:signal:reset:1.0 rst RST";
  attribute X_INTERFACE_PARAMETER of rst : signal is "XIL_INTERFACENAME rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
  byte_len(23) <= \<const0>\;
  byte_len(22) <= \<const0>\;
  byte_len(21) <= \<const0>\;
  byte_len(20) <= \<const0>\;
  byte_len(19) <= \<const0>\;
  byte_len(18) <= \<const0>\;
  byte_len(17) <= \<const0>\;
  byte_len(16) <= \<const0>\;
  byte_len(15) <= \<const0>\;
  byte_len(14) <= \<const0>\;
  byte_len(13) <= \<const0>\;
  byte_len(12) <= \<const0>\;
  byte_len(11) <= \<const0>\;
  byte_len(10) <= \<const0>\;
  byte_len(9) <= \<const0>\;
  byte_len(8) <= \<const0>\;
  byte_len(7) <= \<const0>\;
  byte_len(6) <= \<const0>\;
  byte_len(5) <= \<const0>\;
  byte_len(4) <= \<const0>\;
  byte_len(3) <= \<const0>\;
  byte_len(2) <= \<const0>\;
  byte_len(1) <= \<const0>\;
  byte_len(0) <= \<const1>\;
  counter_rst <= \<const0>\;
  data_write(7) <= \<const0>\;
  data_write(6) <= \<const0>\;
  data_write(5) <= \^data_write\(4);
  data_write(4) <= \^data_write\(4);
  data_write(3) <= \<const0>\;
  data_write(2) <= \^data_write\(4);
  data_write(1) <= \<const0>\;
  data_write(0) <= \<const0>\;
  dev_addr(7) <= \<const1>\;
  dev_addr(6) <= \<const1>\;
  dev_addr(5) <= \<const1>\;
  dev_addr(4) <= \<const0>\;
  dev_addr(3) <= \<const1>\;
  dev_addr(2) <= \<const1>\;
  dev_addr(1) <= \<const1>\;
  dev_addr(0) <= \^reg_addr\(1);
  myled(3) <= \<const0>\;
  myled(2) <= \<const0>\;
  myled(1) <= \<const0>\;
  myled(0) <= \^myled\(0);
  reg_addr(15) <= \<const0>\;
  reg_addr(14) <= \<const0>\;
  reg_addr(13) <= \<const0>\;
  reg_addr(12) <= \<const0>\;
  reg_addr(11) <= \<const0>\;
  reg_addr(10) <= \<const0>\;
  reg_addr(9) <= \<const0>\;
  reg_addr(8) <= \<const0>\;
  reg_addr(7) <= \<const1>\;
  reg_addr(6) <= \<const1>\;
  reg_addr(5) <= \<const1>\;
  reg_addr(4) <= \<const1>\;
  reg_addr(3) <= \<const0>\;
  reg_addr(2) <= \<const1>\;
  reg_addr(1) <= \^reg_addr\(1);
  reg_addr(0) <= \<const0>\;
  reg_addr_len <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_HTU21D
     port map (
      busy => busy,
      clk => clk,
      data_write(0) => \^data_write\(4),
      myled(0) => \^myled\(0),
      reg_addr(0) => \^reg_addr\(1),
      rst => rst,
      trans => trans
    );
end STRUCTURE;
