---
---

@ARTICLE{8947989,
  author={Park, Dong-Hyeon and Pal, Subhankar and Feng, Siying and Gao, Paul and Tan, Jielun and Rovinski, Austin and Xie, Shaolin and Zhao, Chun and Amarnath, Aporva and Wesley, Timothy and Beaumont, Jonathan and Chen, Kuan-Yu and Chakrabarti, Chaitali and Taylor, Michael Bedford and Mudge, Trevor and Blaauw, David and Kim, Hun-Seok and Dreslinski, Ronald G.},
  journal={IEEE Journal of Solid-State Circuits}, 
  title={A 7.3 M Output Non-Zeros/J, 11.7 M Output Non-Zeros/GB Reconfigurable Sparse Matrixâ€“Matrix Multiplication Accelerator}, 
  year={2020},
  volume={55},
  number={4},
  pages={933-944},
  doi={10.1109/JSSC.2019.2960480}}

@ARTICLE{8903494,
  author={Rovinski, Austin and Zhao, Chun and Al-Hawaj, Khalid and Gao, Paul and Xie, Shaolin and Torng, Christopher and Davidson, Scott and Amarnath, Aporva and Vega, Luis and Veluri, Bandhav and Rao, Anuj and Ajayi, Tutu and Puscar, Julian and Dai, Steve and Zhao, Ritchie and Richmond, Dustin and Zhang, Zhiru and Galton, Ian and Batten, Christopher and Taylor, Michael B. and Dreslinski, Ronald G.},
  journal={IEEE Solid-State Circuits Letters}, 
  title={Evaluating Celerity: A 16-nm 695 Giga-RISC-V Instructions/s Manycore Processor With Synthesizable PLL}, 
  year={2019},
  volume={2},
  number={12},
  pages={289-292},
  doi={10.1109/LSSC.2019.2953847}}

  @INPROCEEDINGS{8778031,
  author={Rovinski, Austin and Zhao, Chun and Al-Hawaj, Khalid and Gao, Paul and Xie, Shaolin and Torng, Christopher and Davidson, Scott and Amarnath, Aporva and Vega, Luis and Veluri, Bandhav and Rao, Anuj and Ajayi, Tutu and Puscar, Julian and Dai, Steve and Zhao, Ritchie and Richmond, Dustin and Zhang, Zhiru and Galton, Ian and Batten, Christopher and Taylor, Michael B and Dreslinski, Ronald G},
  booktitle={2019 Symposium on VLSI Circuits}, 
  title={A 1.4 GHz 695 Giga Risc-V Inst/s 496-Core Manycore Processor With Mesh On-Chip Network and an All-Digital Synthesized PLL in 16nm CMOS}, 
  year={2019},
  volume={},
  number={},
  pages={C30-C31},
  doi={10.23919/VLSIC.2019.8778031}}

  @INPROCEEDINGS{8776507,
  author={Pal, Subhankar and Park, Dong-hyeon and Feng, Siying and Gao, Paul and Tan, Jielun and Rovinski, Austin and Xie, Shaolin and Zhao, Chun and Amarnath, Aporva and Wesley, Timothy and Beaumont, Jonathan and Chen, Kuan-Yu and Chakrabarti, Chaitali and Taylor, Michael and Mudge, Trevor and Blaauw, David and Kim, Hun-Seok and Dreslinski, Ronald},
  booktitle={2019 Symposium on VLSI Technology}, 
  title={A 7.3 M Output Non-Zeros/J Sparse Matrix-Matrix Multiplication Accelerator using Memory Reconfiguration in 40 nm}, 
  year={2019},
  volume={},
  number={},
  pages={C150-C151},
  doi={10.23919/VLSIT.2019.8776507}}


@inproceedings{wang2016mapu,
  title={MaPU: A novel mathematical computing architecture},
  author={Wang, Donglin and Xie, Shaolin and others},
  booktitle={2016 IEEE International Symposium on High Performance Computer Architecture (HPCA)},
  pages={457--468},
  year={2016},
  organization={IEEE}
}

@inproceedings{ajayi2017celerity,
  title={Celerity: An open source RISC-V tiered accelerator fabric},
  author={Ajayi, Tutu and Al-Hawaj, Khalid and Amarnath, Aporva and Dai, Steve and Davidson, Scott and Gao, Paul and Liu, Gai and Lotfi, Atieh and Puscar, Julian and Rao, Anuj and others},
  booktitle={Hot Chips: A Symposium on High Performance Chips},
  publisher={IEEE},
  year={2017}
  
}

@article{davidson2018celerity,
  title={The Celerity open-source 511-core RISC-V tiered accelerator fabric: Fast architectures and design methodologies for fast chips},
  author={Davidson, Scott and Xie, Shaolin and Torng, Christopher and Al-Hawai, Khalid and Rovinski, Austin and Ajayi, Tutu and Vega, Luis and Zhao, Chun and Zhao, Ritchie and Dai, Steve and others},
  journal={IEEE Micro},
  volume={38},
  number={2},
  pages={30--41},
  year={2018},
  publisher={IEEE}
}

@article{aporvaexperiences,
  title={Experiences Using the RISC-V Ecosystem to Design an Accelerator-Centric SoC in TSMC 16nm},
  author={Ajayi, Tutu and Al-Hawaj, Khalid and Amarnath, Aporva and Dai, Steve and Davidson, Scott and Gao, Paul and Liu, Gai an    d Lotfi, Atieh and Puscar, Julian and Rao, Anuj and others},
  booktitle={First Workshop on Computer Architecture Research with RISC-V},
  year={2017}
}

@misc{wang2016methods,
  title={Methods and devices for multi-granularity parallel FFT butterfly computation},
  author={Wang, Donglin and Wang, Tao and Xie, Shaolin and Hao, Jie and Yin, Leizu},
  year={2016},
  month=feb # "~16",
  publisher={Google Patents},
  note={US Patent 9,262,378}
}

@inproceedings{chen2018fast,
  title={Fast and efficient deep sparse multi-strength spiking neural networks with dynamic pruning},
  author={Chen, Ruizhi and Ma, Hong and Xie, Shaolin and Guo, Peng and Li, Pin and Wang, Donglin},
  booktitle={2018 International Joint Conference on Neural Networks (IJCNN)},
  pages={1--8},
  year={2018},
  organization={IEEE}
}

@misc{wang2015multi,
  title={Multi-granularity parallel storage system},
  author={Wang, Donglin and Liu, Zijun and Xue, Xiaojun and Zhang, Xing and Zhang, Zhiwei and Xie, Shaolin},
  year={2015},
  month=oct # "~27",
  publisher={Google Patents},
  note={US Patent 9,171,593}
}

@misc{wang2015multi2,
  title={Multi-granularity parallel storage system and storage},
  author={Wang, Donglin and Xie, Shaolin and Xue, Xiaojun and Liu, Zijun and Zhang, Zhiwei},
  year={2015},
  month=sep # "~29",
  publisher={Google Patents},
  note={US Patent 9,146,696}
}

@inproceedings{guo2018fbna,
  title={FBNA: A Fully Binarized Neural Network Accelerator},
  author={Guo, Peng and Ma, Hong and Chen, Ruizhi and Li, Pin and Xie, Shaolin and Wang, Donglin},
  booktitle={2018 28th International Conference on Field Programmable Logic and Applications (FPL)},
  pages={51--513},
  year={2018},
  organization={IEEE}
}

@article{xie2018basejump,
  title={The BaseJump Manycore Accelerator Network},
  author={Xie, Shaolin and Taylor, Michael Bedford},
  journal={arXiv preprint arXiv:1808.00650},
  year={2018}
}

@inproceedings{chen2018low,
  title={Low Latency Spiking ConvNets with Restricted Output Training and False Spike Inhibition},
  author={Chen, Ruizhi and Ma, Hong and Guo, Peng and Xie, Shaolin and Li, Pin and Wang, Donglin},
  booktitle={2018 International Joint Conference on Neural Networks (IJCNN)},
  pages={1--8},
  year={2018},
  organization={IEEE}
}

@article{amit2018extreme,
  title={Extreme Datacenter Specialization for Planet-Scale Computing: ASIC Clouds},
  author={Xie, Shaolin and Scott, Davidson and Ikuo, Magaki and Moein, Khazraee and Luis, Vega and Lu, Zhang and Michael, B. Taylor},
  journal={ACM SIGOPS Operating Systems Review},
  volume={51},
  number={1},
  pages={96--108},
  year={2018},
  publisher={ACM}
}

@inproceedings{guo2018parallel,
  title={Parallel Polar Encoding in 5G Communication},
  author={Guo, Yang and Xie, Shaolin and Liu, Zijun and Yang, Lei and Wang, Donglin},
  booktitle={2018 IEEE Symposium on Computers and Communications (ISCC)},
  pages={00064--00069},
  year={2018},
  organization={IEEE}
}o

@misc{wang2018parallel,
  title={Parallel filtering method and corresponding apparatus},
  author={Wang, Donglin and Yin, Leizu and Yang, Yongyong and Xie, Shaolin and Wang, Tao},
  year={2018},
  month=may # "~8",
  publisher={Google Patents},
  note={US Patent 9,966,932}
}

@article{zhang2018progress,
  title={Progress in a novel architecture for high performance processing},
  author={Zhang, Zhiwei and Liu, Meng and Liu, Zijun and Du, Xueliang and Xie, Shaolin and Ma, Hong and Ding, Guangxin and Ren, Weili and Zhou, Fabiao and Sun, Wenqin and others},
  journal={Japanese Journal of Applied Physics},
  volume={57},
  number={4S},
  pages={04FA03},
  year={2018},
  publisher={IOP Publishing}
}

@inproceedings{yang2017self,
  title={A self-indexed register file for efficient arithmetical computing hardware},
  author={Yang, Lei and Xie, Shaolin and Liu, Zijun and Du, Xueliang and Wang, Donglin},
  booktitle={2017 9th Computer Science and Electronic Engineering (CEEC)},
  pages={13--18},
  year={2017},
  organization={IEEE}
}

@inproceedings{yang2017reconfigurable,
  title={A reconfigurable ASIC-like image polyphase interpolation implementation method},
  author={Yang, Lei and Guo, Ruoshan and Xie, Shaolin and Wang, Donglin},
  booktitle={2017 7th IEEE International Conference on Electronics Information and Emergency Communication (ICEIEC)},
  pages={481--484},
  year={2017},
  organization={IEEE}
}

@misc{xie2016data,
  title={Data access method and device for parallel FFT computation},
  author={Xie, Shaolin and Wang, Donglin and Lin, Xiao and Hao, Jie and Xue, Xiaojun and Wang, Tao and Yin, Leizu},
  year={2016},
  month=apr # "~19",
  publisher={Google Patents},
  note={US Patent 9,317,481}
}

@misc{xie2016parallel,
  title={Parallel bit reversal devices and methods},
  author={Xie, Shaolin and Wang, Donglin and Hao, Jie and Wang, Tao and Yin, Leizu},
  year={2016},
  month=feb # "~23",
  publisher={Google Patents},
  note={US Patent 9,268,744}
}
