$date
	Wed Aug 06 00:21:14 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_sr_latch $end
$var wire 1 ! q $end
$var reg 1 " in_r $end
$var reg 1 # in_s $end
$scope module uut $end
$var wire 1 " in_r $end
$var wire 1 # in_s $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0#
0"
0!
$end
#10000
1"
#20000
1!
0"
1#
#30000
0!
1"
#40000
