
---------- Begin Simulation Statistics ----------
simSeconds                                   0.316696                       # Number of seconds simulated (Second)
simTicks                                 316695997500                       # Number of ticks simulated (Tick)
finalTick                                316695997500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  30762.09                       # Real time elapsed on the host (Second)
hostTickRate                                 10295008                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     934588                       # Number of bytes of host memory used (Byte)
simInsts                                   2564038883                       # Number of instructions simulated (Count)
simOps                                     4024815183                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    83351                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     130837                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       240224491                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                              1.205973                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.829206                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                      452801103                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                 9194684                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                     434817141                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                369031                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined           118555477                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined        134842943                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved            3194068                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          240043991                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              1.811406                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             2.130447                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                 99251467     41.35%     41.35% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                 39948547     16.64%     57.99% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                 28910141     12.04%     70.03% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                 18219908      7.59%     77.62% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                 17447550      7.27%     84.89% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                 16140504      6.72%     91.62% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                 11756129      4.90%     96.51% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                  5598866      2.33%     98.85% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                  2770879      1.15%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            240043991                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                1874319     13.21%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   115      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                     6      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   10      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMatMultAcc              0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                   0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                1      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMatMultAcc            0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::Matrix                      0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixMov                   0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixOP                    0      0.00%     13.21% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead               4200681     29.60%     42.81% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite              4895764     34.50%     77.30% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead          1467245     10.34%     87.64% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite         1753962     12.36%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass     14093983      3.24%      3.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu    275788563     63.43%     66.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult      2000176      0.46%     67.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv           95      0.00%     67.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      2130849      0.49%     67.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     67.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt            0      0.00%     67.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     67.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     67.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     67.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     67.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     67.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd           28      0.00%     67.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu         1140      0.00%     67.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            6      0.00%     67.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt          522      0.00%     67.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc      2131577      0.49%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd           19      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt            9      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            2      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult           12      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::Matrix            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixMov            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixOP            0      0.00%     68.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead     79547103     18.29%     86.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite     45402524     10.44%     96.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead      6115591      1.41%     98.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite      7604942      1.75%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total     434817141                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        1.810045                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                           14192103                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.032639                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads              1082548867                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites              553069295                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses      410319594                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                 41690540                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                29417572                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        16957916                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                  412643611                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    22271650                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numRecvResp                      92491261                       # Number of received responses (Count)
system.cpu0.numRecvRespBytes                611435340                       # Number of received response bytes (Byte)
system.cpu0.recvRespAvgBW                        2.55                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu0.recvRespAvgSize                      6.61                       # Average packet size per received response ((Byte/Count))
system.cpu0.recvRespAvgRate                      0.39                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu0.recvRespAvgRetryRate                 0.00                       # Average retry rate per received response ((Count/Count))
system.cpu0.numSendRetryResp                        0                       # Number of retry responses sent (Count)
system.cpu0.numSquashedInsts                  2457990                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.timesIdled                           1553                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         180500                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.quiesceCycles                   393167505                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu0.MemDepUnit__0.insertedLoads      93696389                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores     56774628                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads     46662397                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores     21859257                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::Return     10664847     21.97%     21.97% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallDirect     11663089     24.03%     46.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::CallIndirect          510      0.00%     46.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectCond     23610082     48.64%     94.65% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::DirectUncond      2597764      5.35%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::IndirectUncond         1040      0.00%    100.00% # Number of BP lookups (Count)
system.cpu0.branchPred.lookups_0::total      48537332                       # Number of BP lookups (Count)
system.cpu0.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::Return      2662798     16.16%     16.16% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallDirect      3661327     22.21%     38.37% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::CallIndirect          218      0.00%     38.37% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectCond      8994784     54.57%     92.95% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::DirectUncond      1161685      7.05%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::IndirectUncond          737      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.squashes_0::total     16481549                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu0.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::Return            8      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallDirect          729      0.26%      0.27% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::CallIndirect          132      0.05%      0.31% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectCond       274574     99.50%     99.82% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::DirectUncond          333      0.12%     99.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectCond            0      0.00%     99.94% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::IndirectUncond          164      0.06%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.corrected_0::total       275940                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu0.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu0.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::Return      8002049     24.96%     24.96% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallDirect      8001762     24.96%     49.92% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::CallIndirect          292      0.00%     49.93% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectCond     14615297     45.59%     95.52% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::DirectUncond      1436079      4.48%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::IndirectUncond          303      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu0.branchPred.committed_0::total     32055782                       # Number of branches finally committed  (Count)
system.cpu0.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallDirect          506      0.18%      0.18% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::CallIndirect          128      0.05%      0.23% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectCond       274329     99.66%     99.89% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::DirectUncond          181      0.07%     99.95% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectCond            0      0.00%     99.95% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::IndirectUncond          128      0.05%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredicted_0::total       275272                       # Number of committed branches that were mispredicted. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::DirectCond       273688    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToPredictor_0::total       273688                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::CallDirect          506     31.94%     31.94% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::CallIndirect          128      8.08%     40.03% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::DirectCond          641     40.47%     80.49% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::DirectUncond          181     11.43%     91.92% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     91.92% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::IndirectUncond          128      8.08%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.mispredictDueToBTBMiss_0::total         1584                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu0.branchPred.targetProvider_0::NoTarget     13028250     26.84%     26.84% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::BTB     24843762     51.18%     78.03% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::RAS     10664847     21.97%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::Indirect          473      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetProvider_0::total     48537332                       # The component providing the target for taken branches (Count)
system.cpu0.branchPred.targetWrong_0::NoBranch       142327     51.58%     51.58% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::Return       133570     48.41%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallDirect            8      0.00%     99.99% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::CallIndirect           22      0.01%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.targetWrong_0::total       275927                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu0.branchPred.condPredicted         23610082                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condPredictedTaken     10585791                       # Number of conditional branches predicted as taken (Count)
system.cpu0.branchPred.condIncorrect           275940                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.predTakenBTBMiss          1316                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu0.branchPred.BTBLookups            48537332                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates              142060                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits               27360437                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.563699                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.BTBMispredicted           1801                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu0.branchPred.indirectLookups           1550                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits               473                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            1077                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu0.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::Return     10664847     21.97%     21.97% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallDirect     11663089     24.03%     46.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::CallIndirect          510      0.00%     46.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectCond     23610082     48.64%     94.65% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::DirectUncond      2597764      5.35%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::IndirectUncond         1040      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.lookups::total     48537332                       # Number of BTB lookups (Count)
system.cpu0.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::Return     10664847     50.36%     50.36% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallDirect         1002      0.00%     50.37% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::CallIndirect          510      0.00%     50.37% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectCond     10509016     49.62%     99.99% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::DirectUncond          480      0.00%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::IndirectUncond         1040      0.00%    100.00% # Number of BTB misses (Count)
system.cpu0.branchPred.btb.misses::total     21176895                       # Number of BTB misses (Count)
system.cpu0.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallDirect          729      0.51%      0.51% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::CallIndirect            0      0.00%      0.51% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectCond       140998     99.25%     99.77% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::DirectUncond          333      0.23%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu0.branchPred.btb.updates::total       142060                       # Number of BTB updates (Count)
system.cpu0.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallDirect          729      0.51%      0.51% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.51% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectCond       140998     99.25%     99.77% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::DirectUncond          333      0.23%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.mispredict::total       142060                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu0.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.branchPred.indirectBranchPred.lookups         1550                       # Number of lookups (Count)
system.cpu0.branchPred.indirectBranchPred.hits          473                       # Number of hits of a tag (Count)
system.cpu0.branchPred.indirectBranchPred.misses         1077                       # Number of misses (Count)
system.cpu0.branchPred.indirectBranchPred.targetRecords          296                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu0.branchPred.indirectBranchPred.indirectRecords         1846                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu0.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu0.branchPred.ras.pushes            14326397                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu0.branchPred.ras.pops              14326392                       # Number of times a PC was poped from the RAS (Count)
system.cpu0.branchPred.ras.squashes           6324343                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu0.branchPred.ras.used               8002049                       # Number of times the RAS is the provider (Count)
system.cpu0.branchPred.ras.correct            8002049                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu0.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu0.commit.commitSquashedInsts      118009161                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls        6000616                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts           274928                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    224717926                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     1.528317                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.636518                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      140405064     62.48%     62.48% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1       27683391     12.32%     74.80% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2        5334422      2.37%     77.17% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3       13591940      6.05%     83.22% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4        3117883      1.39%     84.61% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5        2368634      1.05%     85.66% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6        5333172      2.37%     88.04% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7        7068845      3.15%     91.18% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8       19814575      8.82%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    224717926                       # Number of insts commited each cycle (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                    4000410                       # Number of memory barriers committed (Count)
system.cpu0.commit.functionCalls              8002054                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass      8002545      2.33%      2.33% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu    219843006     64.01%     66.34% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult      2000168      0.58%     66.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv           77      0.00%     66.92% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      2001690      0.58%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt            0      0.00%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd           26      0.00%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu         1006      0.00%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            6      0.00%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt          464      0.00%     67.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc      2002390      0.58%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd           19      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            9      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            2      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult           12      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::Matrix            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixMov            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixOP            0      0.00%     68.09% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead     69322406     20.18%     88.28% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite     37263273     10.85%     99.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead       501010      0.15%     99.27% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      2502195      0.73%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total    343440304                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples     19814575                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.commitStats0.numInsts           199195546                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps             343440304                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP     199195546                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP       343440304                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi                 1.205973                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.829206                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs         109588884                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts           8009880                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts        328131341                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts        69823416                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts       39765468                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass      8002545      2.33%      2.33% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu    219843006     64.01%     66.34% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult      2000168      0.58%     66.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv           77      0.00%     66.92% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd      2001690      0.58%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0      0.00%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0      0.00%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0      0.00%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0      0.00%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0      0.00%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0      0.00%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd           26      0.00%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu         1006      0.00%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            6      0.00%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt          464      0.00%     67.51% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc      2002390      0.58%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd           19      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            9      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            2      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult           12      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0      0.00%     68.09% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead     69322406     20.18%     88.28% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite     37263273     10.85%     99.13% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead       501010      0.15%     99.27% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite      2502195      0.73%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total    343440304                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedControl::IsControl     32055782                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsDirectControl     24053138                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsIndirectControl      8002644                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCondControl     14615297                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsUncondControl     17440485                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsCall      8002054                       # Class of control type instructions committed (Count)
system.cpu0.commitStats0.committedControl::IsReturn      8002049                       # Class of control type instructions committed (Count)
system.cpu0.dcache.demandHits::cpu0.data     86882593                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         86882593                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     86882599                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        86882599                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      1608243                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        1608243                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      1608252                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       1608252                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 106019636800                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 106019636800                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 106019636800                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 106019636800                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     88490836                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     88490836                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     88490851                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     88490851                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.018174                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.018174                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.018174                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.018174                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 65922.647759                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 65922.647759                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 65922.278847                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 65922.278847                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs         2853                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets      2559456                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs           61                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets        61395                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     46.770492                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets    41.688346                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       311067                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           311067                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      1170696                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      1170696                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      1170696                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      1170696                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data       437547                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total       437547                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data       437549                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total       437549                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data  35285982800                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total  35285982800                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data  35286175800                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total  35286175800                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.004945                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.004945                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.004945                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.004945                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 80645.011393                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 80645.011393                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 80645.083865                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 80645.083865                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements                433717                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data      2000181                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total      2000181                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data           24                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           24                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data      1129000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total      1129000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data      2000205                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total      2000205                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.000012                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.000012                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data 47041.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total 47041.666667                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrHits::cpu0.data            1                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrHits::total            1                       # number of LockedRMWReadReq MSHR hits (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data           23                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           23                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data   7502951000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total   7502951000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.000011                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.000011                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data 326215260.869565                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 326215260.869565                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data      2000205                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total      2000205                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data      2000205                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total      2000205                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data     49679914                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total       49679914                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      1295650                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      1295650                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data  80233716000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total  80233716000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     50975564                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     50975564                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.025417                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.025417                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 61925.455177                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 61925.455177                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      1170696                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      1170696                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data       124954                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       124954                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data   9812655000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total   9812655000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.002451                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.002451                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 78530.139091                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 78530.139091                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.hits::cpu0.data            6                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total            6                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::cpu0.data            9                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total            9                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::cpu0.data           15                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total           15                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::cpu0.data     0.600000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.600000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMisses::cpu0.data            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMisses::total            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::cpu0.data       193000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::total       193000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissRate::cpu0.data     0.133333                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMissRate::total     0.133333                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::cpu0.data        96500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::total        96500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data     37202679                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total      37202679                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       312593                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       312593                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data  25785920800                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  25785920800                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data     37515272                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total     37515272                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.008332                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.008332                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 82490.397418                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 82490.397418                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data       312593                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       312593                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data  25473327800                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  25473327800                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.008332                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.008332                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 81490.397418                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 81490.397418                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1309.055875                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            91320560                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs            437547                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs            208.710287                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             176500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data  1309.055875                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.639187                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.639187                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0           52                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1         1429                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2          567                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses         370402591                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses        370402591                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                33073826                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            133720143                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                 59056430                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles             12666524                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles               1527068                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved            24249326                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1085                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts             492633819                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 5330                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.executeStats0.numInsts          432359151                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches        40038863                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts       85535172                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts      52923760                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate           1.799813                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numCCRegReads     118846328                       # Number of times the CC registers were read (Count)
system.cpu0.executeStats0.numCCRegWrites    107881004                       # Number of times the CC registers were written (Count)
system.cpu0.executeStats0.numFpRegReads      11872359                       # Number of times the floating registers were read (Count)
system.cpu0.executeStats0.numFpRegWrites      9352718                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numIntRegReads    463843126                       # Number of times the integer registers were read (Count)
system.cpu0.executeStats0.numIntRegWrites    291805599                       # Number of times the integer registers were written (Count)
system.cpu0.executeStats0.numMemRefs        138458932                       # Number of memory refs (Count)
system.cpu0.executeStats0.numMiscRegReads    216594422                       # Number of times the Misc registers were read (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetch.predictedBranches          35509082                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    189258920                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                3056260                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                 112                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles          318                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles          157                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                 48997793                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes              1118165                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         240043991                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             2.196470                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            3.138557                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               149231765     62.17%     62.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                 3059456      1.27%     63.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                 3531317      1.47%     64.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                14754072      6.15%     71.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                 8796958      3.66%     74.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                 7715114      3.21%     77.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                 9011481      3.75%     81.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                 6517880      2.72%     84.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                37425948     15.59%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           240043991                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetchStats0.numInsts            289399514                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate            1.204704                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.numBranches          48537332                       # Number of branches fetched (Count)
system.cpu0.fetchStats0.branchRate           0.202050                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.icacheStallCycles     49256354                       # ICache total stall cycles (Cycle)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.icache.demandHits::cpu0.inst     48994679                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total         48994679                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst     48994679                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total        48994679                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         3113                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           3113                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         3113                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          3113                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    217409999                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    217409999                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    217409999                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    217409999                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst     48997792                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total     48997792                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst     48997792                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total     48997792                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000064                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000064                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000064                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000064                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 69839.382910                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 69839.382910                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 69839.382910                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 69839.382910                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs          807                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           12                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     67.250000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         2348                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             2348                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          508                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          508                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          508                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          508                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         2605                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         2605                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         2605                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         2605                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    184667499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    184667499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    184667499                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    184667499                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000053                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000053                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000053                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000053                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 70889.634933                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 70889.634933                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 70889.634933                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 70889.634933                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  2348                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst     48994679                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total       48994679                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         3113                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         3113                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    217409999                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    217409999                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst     48997792                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total     48997792                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000064                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000064                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 69839.382910                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 69839.382910                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          508                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          508                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         2605                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         2605                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    184667499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    184667499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000053                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000053                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 70889.634933                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 70889.634933                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          255.989817                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs            48997283                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              2604                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs          18816.160906                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   255.989817                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.999960                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.999960                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          255                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          118                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1          115                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4           22                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024     0.996094                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          97998188                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         97998188                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                  1527068                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  34515641                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                 8028255                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts             461995787                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                 196                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                93696389                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts               56774628                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts              3064897                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                    62652                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                 6061483                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents       1935632                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect        133678                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect       141644                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts              275322                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit               430139808                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount              427277510                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                281319250                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                416269463                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       1.778659                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.675810                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                   31576572                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads               23872973                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                1529                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation            1935632                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores              17009160                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  16                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                 61451                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          69823416                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean             3.006993                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev            5.189267                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9              69762233     99.91%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19                  19      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29                  35      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                  14      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                   7      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                   9      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69                   9      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                   5      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89                   1      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                   5      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109                 5      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119                 8      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129                13      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139                13      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149             46978      0.07%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159               630      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169               119      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179              6122      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189               121      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199                80      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209              4649      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219               138      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229                91      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239                69      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249                60      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259                68      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269                74      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279                50      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289                71      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299                45      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows            1675      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            1062                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            69823416                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.addedLoadsAndStores        150471017                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu0.mmu.dtb.rdAccesses               84920931                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses               52923768                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                     2175                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     6943                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses               48997847                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                      320                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu0.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::mean 196583753000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::1.5e+11-2e+11            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::min_value 196583753000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::max_value 196583753000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON 120112244500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::CLK_GATED 196583753000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles               1527068                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                39080733                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               52690266                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          1468                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                 65278560                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles             81465896                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts             480949343                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                  836                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents              29328471                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents               7323300                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents              43134803                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands          680699540                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                 1475566224                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups               530843259                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 13147751                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps            489961586                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps               190737945                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                     47                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                 48                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 76337402                       # count of insts added to the skid buffer (Count)
system.cpu0.rename.intReturned              239224810                       # count of registers freed and written back to integer free list (Count)
system.cpu0.rename.fpReturned                 5507243                       # count of registers freed and written back to floating point free list (Count)
system.cpu0.rob.reads                       663076283                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      938225049                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts               199195546                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                 343440304                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   76                       # Number of system calls (Count)
system.cpu1.numCycles                        43808543                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                              0.873241                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              1.145159                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       94855692                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     435                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      94193242                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                187674                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined            17975445                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined          6776648                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                296                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples           43797078                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              2.150674                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             2.266404                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                 19278083     44.02%     44.02% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                  2020573      4.61%     48.63% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                  2613766      5.97%     54.60% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                  6729422     15.37%     69.96% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                  5098506     11.64%     81.60% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                  4060441      9.27%     90.88% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                  2150676      4.91%     95.79% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                  1608302      3.67%     99.46% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                   237309      0.54%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total             43797078                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                   1804      0.07%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMatMultAcc              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::Matrix                      0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixMov                   0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixOP                    0      0.00%      0.07% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                120588      4.36%      4.43% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite              1031040     37.29%     41.72% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead           732772     26.50%     68.22% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite          878760     31.78%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass      3691391      3.92%      3.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     52304580     55.53%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd          137      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu           10      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt            4      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc          156      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::Matrix            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixMov            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixOP            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead     20011109     21.24%     80.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite     12394500     13.16%     93.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      3052331      3.24%     97.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite      2739024      2.91%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      94193242                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        2.150111                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                            2764964                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.029354                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               221759584                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites              102079984                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       86480727                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                 13376611                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                10751615                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses         4761834                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   85863474                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                     7403341                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numRecvResp                      22346933                       # Number of received responses (Count)
system.cpu1.numRecvRespBytes                150978497                       # Number of received response bytes (Byte)
system.cpu1.recvRespAvgBW                        3.45                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu1.recvRespAvgSize                      6.76                       # Average packet size per received response ((Byte/Count))
system.cpu1.recvRespAvgRate                      0.51                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu1.recvRespAvgRetryRate                 0.00                       # Average retry rate per received response ((Count/Count))
system.cpu1.numSendRetryResp                        0                       # Number of retry responses sent (Count)
system.cpu1.numSquashedInsts                   390631                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.timesIdled                            153                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                          11465                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                   589583452                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.MemDepUnit__0.insertedLoads      22954145                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores     15524307                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads      4305162                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores      2064334                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::Return      2401339     28.59%     28.59% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallDirect      2411562     28.71%     57.30% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::CallIndirect           25      0.00%     57.30% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectCond      3229616     38.45%     95.75% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::DirectUncond       356853      4.25%    100.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::IndirectUncond          139      0.00%    100.00% # Number of BP lookups (Count)
system.cpu1.branchPred.lookups_0::total       8399534                       # Number of BP lookups (Count)
system.cpu1.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::Return       401269     30.44%     30.44% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallDirect       411493     31.21%     61.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::CallIndirect           21      0.00%     61.65% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectCond       398696     30.24%     91.89% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::DirectUncond       106790      8.10%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectCond            0      0.00%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::IndirectUncond          133      0.01%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.squashes_0::total      1318402                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu1.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallDirect           98      0.05%      0.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::CallIndirect            4      0.00%      0.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectCond       187227     99.91%     99.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::DirectUncond           52      0.03%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::IndirectUncond           11      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.corrected_0::total       187392                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu1.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu1.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::Return      2000070     28.25%     28.25% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallDirect      2000069     28.25%     56.49% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::CallIndirect            4      0.00%     56.49% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectCond      2830909     39.98%     96.47% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::DirectUncond       250063      3.53%    100.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::IndirectUncond            6      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu1.branchPred.committed_0::total      7081121                       # Number of branches finally committed  (Count)
system.cpu1.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallDirect           52      0.03%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::CallIndirect            4      0.00%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectCond       187156     99.95%     99.98% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::DirectUncond           28      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::IndirectUncond            5      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredicted_0::total       187245                       # Number of committed branches that were mispredicted. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::DirectCond       187064    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToPredictor_0::total       187064                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::CallDirect           52     28.73%     28.73% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::CallIndirect            4      2.21%     30.94% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::DirectCond           92     50.83%     81.77% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::DirectUncond           28     15.47%     97.24% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     97.24% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::IndirectUncond            5      2.76%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.mispredictDueToBTBMiss_0::total          181                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu1.branchPred.targetProvider_0::NoTarget      1487574     17.71%     17.71% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::BTB      4510622     53.70%     71.41% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::RAS      2401336     28.59%    100.00% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::Indirect            2      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetProvider_0::total      8399534                       # The component providing the target for taken branches (Count)
system.cpu1.branchPred.targetWrong_0::NoBranch       107101     57.15%     57.15% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::Return        80289     42.85%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.targetWrong_0::total       187390                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu1.branchPred.condPredicted          3229616                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condPredictedTaken      1742820                       # Number of conditional branches predicted as taken (Count)
system.cpu1.branchPred.condIncorrect           187392                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.predTakenBTBMiss           198                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu1.branchPred.BTBLookups             8399534                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates              107087                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                4794078                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.570755                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.BTBMispredicted            268                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu1.branchPred.indirectLookups            164                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                 2                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             162                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu1.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::Return      2401339     28.59%     28.59% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallDirect      2411562     28.71%     57.30% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::CallIndirect           25      0.00%     57.30% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectCond      3229616     38.45%     95.75% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::DirectUncond       356853      4.25%    100.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::IndirectUncond          139      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.lookups::total      8399534                       # Number of BTB lookups (Count)
system.cpu1.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::Return      2401339     66.60%     66.60% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallDirect          145      0.00%     66.61% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::CallIndirect           25      0.00%     66.61% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectCond      1203713     33.39%     99.99% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::DirectUncond           95      0.00%    100.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::IndirectUncond          139      0.00%    100.00% # Number of BTB misses (Count)
system.cpu1.branchPred.btb.misses::total      3605456                       # Number of BTB misses (Count)
system.cpu1.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallDirect           98      0.09%      0.09% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::CallIndirect            0      0.00%      0.09% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectCond       106937     99.86%     99.95% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::DirectUncond           52      0.05%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu1.branchPred.btb.updates::total       107087                       # Number of BTB updates (Count)
system.cpu1.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallDirect           98      0.09%      0.09% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.09% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectCond       106937     99.86%     99.95% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::DirectUncond           52      0.05%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.mispredict::total       107087                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu1.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.branchPred.indirectBranchPred.lookups          164                       # Number of lookups (Count)
system.cpu1.branchPred.indirectBranchPred.hits            2                       # Number of hits of a tag (Count)
system.cpu1.branchPred.indirectBranchPred.misses          162                       # Number of misses (Count)
system.cpu1.branchPred.indirectBranchPred.targetRecords           15                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu1.branchPred.indirectBranchPred.indirectRecords          179                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu1.branchPred.indirectBranchPred.speculativeOverflows            1                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu1.branchPred.ras.pushes             2812856                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu1.branchPred.ras.pops               2812853                       # Number of times a PC was poped from the RAS (Count)
system.cpu1.branchPred.ras.squashes            812783                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu1.branchPred.ras.used               2000070                       # Number of times the RAS is the provider (Count)
system.cpu1.branchPred.ras.correct            2000070                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu1.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu1.commit.commitSquashedInsts       17727761                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            139                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts           187242                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples     41422186                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     1.856026                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     2.914707                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0       25022027     60.41%     60.41% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1        4277734     10.33%     70.73% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         540773      1.31%     72.04% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3        2520231      6.08%     78.12% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         712381      1.72%     79.84% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         670384      1.62%     81.46% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6         465445      1.12%     82.59% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7        2739123      6.61%     89.20% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        4474088     10.80%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total     41422186                       # Number of insts commited each cycle (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         92                       # Number of memory barriers committed (Count)
system.cpu1.commit.functionCalls              2000073                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass      2000082      2.60%      2.60% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     46596194     60.61%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd          131      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu            4      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc          131      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::Matrix            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixMov            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixOP            0      0.00%     63.21% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead     18158118     23.62%     86.83% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite      9625704     12.52%     99.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead       250014      0.33%     99.67% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite       250274      0.33%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     76880652                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      4474088                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.commitStats0.numInsts            50167741                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps              76880652                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP      50167741                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP        76880652                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi                 0.873241                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 1.145159                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs          28284110                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts            500685                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts         74222772                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts        18408132                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts        9875978                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass      2000082      2.60%      2.60% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu     46596194     60.61%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd          131      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            4      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc          131      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0      0.00%     63.21% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead     18158118     23.62%     86.83% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite      9625704     12.52%     99.35% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead       250014      0.33%     99.67% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite       250274      0.33%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total     76880652                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedControl::IsControl      7081122                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsDirectControl      5081042                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsIndirectControl      2000080                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCondControl      2830910                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsUncondControl      4250212                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsCall      2000073                       # Class of control type instructions committed (Count)
system.cpu1.commitStats0.committedControl::IsReturn      2000070                       # Class of control type instructions committed (Count)
system.cpu1.dcache.demandHits::cpu1.data     21646711                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total         21646711                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data     21646719                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total        21646719                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data       700114                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total         700114                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data       700123                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total        700123                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data  54080817893                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total  54080817893                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data  54080817893                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total  54080817893                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data     22346825                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total     22346825                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data     22346842                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total     22346842                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.031329                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.031329                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.031330                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.031330                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 77245.731257                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 77245.731257                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 77244.738272                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 77244.738272                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs          106                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets      1785677                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs            5                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets        30210                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     21.200000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets    59.108805                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks        61880                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total            61880                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data       576137                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total       576137                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data       576137                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total       576137                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data       123977                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       123977                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data       123979                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       123979                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data  10460763393                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total  10460763393                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data  10460928393                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total  10460928393                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.005548                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.005548                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.005548                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.005548                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 84376.645612                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 84376.645612                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 84376.615338                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 84376.615338                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                121848                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data           13                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total           13                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data           33                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           33                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data       350500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total       350500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data           46                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total           46                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.717391                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.717391                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data 10621.212121                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 10621.212121                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data           33                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           33                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data       876500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total       876500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.717391                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.717391                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data 26560.606061                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 26560.606061                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data           46                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total           46                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data           46                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total           46                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data     11957870                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total       11957870                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data       638019                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total       638019                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data  48947563000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total  48947563000                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data     12595889                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total     12595889                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.050653                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.050653                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 76718.033475                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 76718.033475                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data       576137                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total       576137                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data        61882                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total        61882                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data   5389603500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total   5389603500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.004913                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.004913                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 87094.849876                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 87094.849876                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.hits::cpu1.data            8                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.hits::total            8                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.misses::cpu1.data            9                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.misses::total            9                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.accesses::cpu1.data           17                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.accesses::total           17                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.missRate::cpu1.data     0.529412                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.missRate::total     0.529412                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMisses::cpu1.data            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMisses::total            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::cpu1.data       165000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::total       165000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissRate::cpu1.data     0.117647                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMissRate::total     0.117647                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::cpu1.data        82500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::total        82500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data      9688841                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       9688841                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data        62095                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total        62095                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data   5133254893                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total   5133254893                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      9750936                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      9750936                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.006368                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.006368                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 82667.765408                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 82667.765408                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data        62095                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total        62095                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data   5071159893                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total   5071159893                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.006368                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.006368                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 81667.765408                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 81667.765408                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          355.091152                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs            21770796                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            123979                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs            175.600674                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick        79647672500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   355.091152                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.173384                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.173384                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024           43                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1            5                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4           38                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.020996                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses          89511715                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses         89511715                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                 8490518                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles             19302975                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                 14513945                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles              1177351                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                312289                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             4243355                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                  151                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              98713429                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  781                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.executeStats0.numInsts           93802606                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches         7771488                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts       23009896                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts      14992550                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate           2.141194                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numCCRegReads      22239456                       # Number of times the CC registers were read (Count)
system.cpu1.executeStats0.numCCRegWrites     17054996                       # Number of times the CC registers were written (Count)
system.cpu1.executeStats0.numFpRegReads       2739505                       # Number of times the floating registers were read (Count)
system.cpu1.executeStats0.numFpRegWrites      2022902                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numIntRegReads    105402252                       # Number of times the integer registers were read (Count)
system.cpu1.executeStats0.numIntRegWrites     60220210                       # Number of times the integer registers were written (Count)
system.cpu1.executeStats0.numMemRefs         38002446                       # Number of memory refs (Count)
system.cpu1.executeStats0.numMiscRegReads     51413864                       # Number of times the Misc registers were read (Count)
system.cpu1.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetch.predictedBranches           6911960                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                     33055804                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                 624878                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles            3                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                 10378797                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes               156530                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples          43797078                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             2.430851                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            3.200084                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                25782736     58.87%     58.87% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  351553      0.80%     59.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  115192      0.26%     59.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                 3034087      6.93%     66.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                 2199643      5.02%     71.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                 1305054      2.98%     74.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                 3007997      6.87%     81.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  598370      1.37%     83.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 7402446     16.90%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total            43797078                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetchStats0.numInsts             65062560                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate            1.485157                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.numBranches           8399534                       # Number of branches fetched (Count)
system.cpu1.fetchStats0.branchRate           0.191733                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.icacheStallCycles     10428830                       # ICache total stall cycles (Cycle)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.icache.demandHits::cpu1.inst     10378371                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total         10378371                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst     10378371                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total        10378371                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          426                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            426                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          426                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           426                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst     18992000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total     18992000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst     18992000                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total     18992000                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst     10378797                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total     10378797                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst     10378797                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total     10378797                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000041                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000041                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000041                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000041                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 44582.159624                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 44582.159624                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 44582.159624                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 44582.159624                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs          147                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs     73.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks          129                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total              129                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst           81                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           81                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           81                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           81                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          345                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          345                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          345                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          345                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst     15057000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total     15057000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst     15057000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total     15057000                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000033                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000033                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000033                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000033                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 43643.478261                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 43643.478261                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 43643.478261                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 43643.478261                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                   129                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst     10378371                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total       10378371                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          426                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          426                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst     18992000                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total     18992000                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst     10378797                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total     10378797                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000041                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000041                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 44582.159624                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 44582.159624                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           81                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           81                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          345                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          345                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst     15057000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total     15057000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000033                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000033                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 43643.478261                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 43643.478261                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          137.796298                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs            10378716                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               345                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          30083.234783                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick        79647598000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   137.796298                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.538267                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.538267                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          216                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          212                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.843750                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses          20757939                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses         20757939                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                   312289                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                   2063970                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                 2816236                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              94856127                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                  37                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                22954145                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts               15524307                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                  145                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                       39                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                 2832338                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents            29                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect         80317                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect       107008                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts              187325                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                92684087                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               91242561                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 58394307                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 85954764                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       2.082757                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.679361                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                    9930445                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                4546010                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                3740                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                 29                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores               5648329                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                 30213                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples          18408132                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean             2.940510                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev            7.212097                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9              18378846     99.84%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19                  31      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29                  14      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                   5      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                   2      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69                   4      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79                   3      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89                   1      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129                 2      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149             19306      0.10%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159               761      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169               145      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179              2795      0.02%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189               159      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199               106      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209              4572      0.02%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219               157      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229                74      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239                48      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249                40      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259                54      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269                47      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279                31      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289                35      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299                43      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows             851      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value             825                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total            18408132                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.addedLoadsAndStores         38478452                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu1.mmu.dtb.rdAccesses               22707716                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses               14992550                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     1033                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                      975                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses               10378799                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       69                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              6                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            3                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean 71714714666.666672                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::stdev 91925127019.450882                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            2     66.67%     66.67% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1.5e+11-2e+11            1     33.33%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value        77500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value 175343613500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            3                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON 101551853500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED 215144144000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                312289                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 9029736                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                5294411                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                 15001053                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles             14159589                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              96439746                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                   21                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                   318                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents               3886431                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents               9980910                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands          112087298                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                  289012624                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups               108910513                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                  2906902                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             97209709                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                14877493                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                  6871343                       # count of insts added to the skid buffer (Count)
system.cpu1.rename.intReturned               53700417                       # count of registers freed and written back to integer free list (Count)
system.cpu1.rename.fpReturned                  250411                       # count of registers freed and written back to floating point free list (Count)
system.cpu1.rob.reads                       129931225                       # The number of ROB reads (Count)
system.cpu1.rob.writes                      191591757                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                50167741                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  76880652                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                       329896118                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                              0.608550                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              1.643251                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                      959410733                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                     322                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                     945662813                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                 18751                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined           114132304                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined         62281048                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                196                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples          329875193                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              2.866729                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             2.023477                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                 68876193     20.88%     20.88% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                 24007280      7.28%     28.16% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                 33463144     10.14%     38.30% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                 76192521     23.10%     61.40% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                 57514724     17.44%     78.83% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                 37766109     11.45%     90.28% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                 19898771      6.03%     96.31% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                  9381993      2.84%     99.16% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                  2774458      0.84%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total            329875193                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                 825549     20.71%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMatMultAcc              0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMatMultAcc            0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::Matrix                      0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixMov                   0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixOP                    0      0.00%     20.71% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead               1396878     35.03%     55.74% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite              1504091     37.72%     93.46% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead           246134      6.17%     99.64% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite           14482      0.36%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass     29358364      3.10%      3.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu    551444410     58.31%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd          133      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            4      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu           14      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt           10      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc          136      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::Matrix            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixMov            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixOP            0      0.00%     61.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead    222068053     23.48%     84.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite    139452843     14.75%     99.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead      1711685      0.18%     99.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite      1627161      0.17%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total     945662813                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        2.866547                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                            3987134                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.004216                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads              2218257558                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites             1070005229                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses      934749197                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                  6949139                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                 3538243                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses         3259719                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                  916691692                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                     3599891                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numRecvResp                     223975494                       # Number of received responses (Count)
system.cpu2.numRecvRespBytes               1540390665                       # Number of received response bytes (Byte)
system.cpu2.recvRespAvgBW                        4.67                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu2.recvRespAvgSize                      6.88                       # Average packet size per received response ((Byte/Count))
system.cpu2.recvRespAvgRate                      0.68                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu2.recvRespAvgRetryRate                 0.00                       # Average retry rate per received response ((Count/Count))
system.cpu2.numSendRetryResp                        0                       # Number of retry responses sent (Count)
system.cpu2.numSquashedInsts                  5668583                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.timesIdled                            154                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                          20925                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                   303495877                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.MemDepUnit__0.insertedLoads     227327898                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores    144982564                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads     58007774                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores     22341751                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::Return     30673556     36.41%     36.41% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallDirect     30350769     36.02%     72.43% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::CallIndirect           21      0.00%     72.43% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectCond     18742892     22.25%     94.68% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::DirectUncond      3967419      4.71%     99.38% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectCond            0      0.00%     99.38% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::IndirectUncond       518655      0.62%    100.00% # Number of BP lookups (Count)
system.cpu2.branchPred.lookups_0::total      84253312                       # Number of BP lookups (Count)
system.cpu2.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::Return      5360716     42.30%     42.30% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallDirect      5037931     39.75%     82.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::CallIndirect           16      0.00%     82.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectCond       906967      7.16%     89.21% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::DirectUncond      1348857     10.64%     99.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectCond            0      0.00%     99.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::IndirectUncond        18659      0.15%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.squashes_0::total     12673146                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu2.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::Return          517      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallDirect           78      0.00%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::CallIndirect            6      0.00%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectCond      2562668     93.35%     93.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::DirectUncond           35      0.00%     93.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectCond            0      0.00%     93.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::IndirectUncond       182068      6.63%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.corrected_0::total      2745372                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu2.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu2.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::Return     25312840     35.36%     35.36% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallDirect     25312838     35.36%     70.73% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::CallIndirect            5      0.00%     70.73% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectCond     17835914     24.92%     95.64% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::DirectUncond      2618562      3.66%     99.30% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectCond            0      0.00%     99.30% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::IndirectUncond       499996      0.70%    100.00% # Number of branches finally committed  (Count)
system.cpu2.branchPred.committed_0::total     71580155                       # Number of branches finally committed  (Count)
system.cpu2.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::Return          517      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallDirect           48      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::CallIndirect            5      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectCond      2545536     93.31%     93.33% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::DirectUncond           16      0.00%     93.33% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.33% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::IndirectUncond       182059      6.67%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredicted_0::total      2728181                       # Number of committed branches that were mispredicted. (Count)
system.cpu2.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu2.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu2.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu2.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu2.branchPred.mispredictDueToPredictor_0::DirectCond      2545459    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu2.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu2.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu2.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu2.branchPred.mispredictDueToPredictor_0::total      2545459                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu2.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu2.branchPred.mispredictDueToBTBMiss_0::Return          517      0.28%      0.28% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu2.branchPred.mispredictDueToBTBMiss_0::CallDirect           48      0.03%      0.31% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu2.branchPred.mispredictDueToBTBMiss_0::CallIndirect            5      0.00%      0.31% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu2.branchPred.mispredictDueToBTBMiss_0::DirectCond           77      0.04%      0.35% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu2.branchPred.mispredictDueToBTBMiss_0::DirectUncond           16      0.01%      0.36% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu2.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%      0.36% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu2.branchPred.mispredictDueToBTBMiss_0::IndirectUncond       182059     99.64%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu2.branchPred.mispredictDueToBTBMiss_0::total       182722                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu2.branchPred.targetProvider_0::NoTarget      8973557     10.65%     10.65% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::BTB     44092545     52.33%     62.98% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::RAS     30673553     36.41%     99.39% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::Indirect       513657      0.61%    100.00% # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetProvider_0::total     84253312                       # The component providing the target for taken branches (Count)
system.cpu2.branchPred.targetWrong_0::NoBranch      1411695     51.42%     51.42% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::Return      1151249     41.93%     93.36% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallDirect          517      0.02%     93.37% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::CallIndirect       181908      6.63%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.targetWrong_0::total      2745369                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu2.branchPred.condPredicted         18742892                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condPredictedTaken      9775380                       # Number of conditional branches predicted as taken (Count)
system.cpu2.branchPred.condIncorrect          2745372                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.predTakenBTBMiss           139                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu2.branchPred.BTBLookups            84253312                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates             1411531                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits               51654066                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.613081                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.BTBMispredicted            202                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu2.branchPred.indirectLookups         518676                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits            513657                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses            5019                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu2.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::Return     30673556     36.41%     36.41% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallDirect     30350769     36.02%     72.43% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::CallIndirect           21      0.00%     72.43% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectCond     18742892     22.25%     94.68% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::DirectUncond      3967419      4.71%     99.38% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectCond            0      0.00%     99.38% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::IndirectUncond       518655      0.62%    100.00% # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.lookups::total     84253312                       # Number of BTB lookups (Count)
system.cpu2.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::Return     30673556     94.09%     94.09% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallDirect          119      0.00%     94.09% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::CallIndirect           21      0.00%     94.09% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectCond      1406826      4.32%     98.41% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::DirectUncond           69      0.00%     98.41% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectCond            0      0.00%     98.41% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::IndirectUncond       518655      1.59%    100.00% # Number of BTB misses (Count)
system.cpu2.branchPred.btb.misses::total     32599246                       # Number of BTB misses (Count)
system.cpu2.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallDirect           78      0.01%      0.01% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::CallIndirect            0      0.00%      0.01% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectCond      1411418     99.99%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::DirectUncond           35      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu2.branchPred.btb.updates::total      1411531                       # Number of BTB updates (Count)
system.cpu2.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallDirect           78      0.01%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectCond      1411418     99.99%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::DirectUncond           35      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.mispredict::total      1411531                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu2.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.branchPred.indirectBranchPred.lookups       518676                       # Number of lookups (Count)
system.cpu2.branchPred.indirectBranchPred.hits       513657                       # Number of hits of a tag (Count)
system.cpu2.branchPred.indirectBranchPred.misses         5019                       # Number of misses (Count)
system.cpu2.branchPred.indirectBranchPred.targetRecords       182074                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu2.branchPred.indirectBranchPred.indirectRecords       700750                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu2.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu2.branchPred.ras.pushes            35711506                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu2.branchPred.ras.pops              35711503                       # Number of times a PC was poped from the RAS (Count)
system.cpu2.branchPred.ras.squashes          10398663                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu2.branchPred.ras.used              25312840                       # Number of times the RAS is the provider (Count)
system.cpu2.branchPred.ras.correct           25312323                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu2.branchPred.ras.incorrect              517                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu2.commit.commitSquashedInsts      114205633                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            126                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts          2745383                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples    314735658                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     2.685678                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     3.059360                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0      116667698     37.07%     37.07% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1       52874523     16.80%     53.87% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2       18860171      5.99%     59.86% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3       33747871     10.72%     70.58% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4       11401676      3.62%     74.21% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5        3279571      1.04%     75.25% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6        5304063      1.69%     76.93% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7       21189377      6.73%     83.67% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8       51410708     16.33%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total    314735658                       # Number of insts commited each cycle (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         84                       # Number of memory barriers committed (Count)
system.cpu2.commit.functionCalls             25312843                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass     25562847      3.02%      3.02% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu    493886283     58.43%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd          129      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu            2      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc          129      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::Matrix            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixMov            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixOP            0      0.00%     61.45% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead    199837904     23.64%     85.09% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite    122762570     14.52%     99.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead      1614298      0.19%     99.81% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite      1614556      0.19%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total    845278718                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples     51410708                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.commitStats0.numInsts           542102240                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps             845278718                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP     542102240                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP       845278718                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi                 0.608550                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 1.643251                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs         325829328                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts           3229243                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts        816596685                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts       201452202                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts      124377126                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass     25562847      3.02%      3.02% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu    493886283     58.43%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd          129      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu            2      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc          129      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0      0.00%     61.45% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead    199837904     23.64%     85.09% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite    122762570     14.52%     99.62% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead      1614298      0.19%     99.81% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite      1614556      0.19%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total    845278718                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedControl::IsControl     71580156                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsDirectControl     45767315                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsIndirectControl     25812841                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCondControl     17835915                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsUncondControl     53744241                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsCall     25312843                       # Class of control type instructions committed (Count)
system.cpu2.commitStats0.committedControl::IsReturn     25312840                       # Class of control type instructions committed (Count)
system.cpu2.dcache.demandHits::cpu2.data    223740194                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total        223740194                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data    223764326                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total       223764326                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data       172154                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total         172154                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data       211085                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total        211085                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu2.data  16061117498                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total  16061117498                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu2.data  16061117498                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total  16061117498                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data    223912348                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total    223912348                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data    223975411                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total    223975411                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.000769                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.000769                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.000942                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.000942                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu2.data 93295.058483                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 93295.058483                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu2.data 76088.388554                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 76088.388554                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs         9154                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets           19                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs          157                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs     58.305732                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets           19                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks       132714                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total           132714                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu2.data        11870                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total        11870                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu2.data        11870                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total        11870                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu2.data       160284                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total       160284                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.data       199215                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total       199215                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu2.data  14964899498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total  14964899498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.data  18430567498                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total  18430567498                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu2.data     0.000716                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.000716                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.data     0.000889                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.000889                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu2.data 93364.899166                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 93364.899166                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.data 92515.962643                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 92515.962643                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements                196120                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::cpu2.data            8                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::total            8                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu2.data           34                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total           34                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.missLatency::cpu2.data       602000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.missLatency::total       602000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu2.data           42                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total           42                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu2.data     0.809524                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total     0.809524                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::cpu2.data 17705.882353                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::total 17705.882353                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::cpu2.data           34                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::total           34                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::cpu2.data      1363500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::total      1363500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::cpu2.data     0.809524                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::total     0.809524                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu2.data 40102.941176                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::total 40102.941176                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu2.data           42                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total           42                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu2.data           42                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total           42                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data     99429617                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total       99429617                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data        70653                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total        70653                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu2.data   6222679000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total   6222679000                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data     99500270                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total     99500270                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.000710                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.000710                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu2.data 88073.811445                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 88073.811445                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu2.data        11869                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total        11869                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu2.data        58784                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total        58784                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu2.data   5227969500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total   5227969500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu2.data     0.000591                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.000591                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu2.data 88935.245985                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 88935.245985                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SoftPFReq.hits::cpu2.data        24132                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.hits::total        24132                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.misses::cpu2.data        38931                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.misses::total        38931                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.accesses::cpu2.data        63063                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.accesses::total        63063                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.missRate::cpu2.data     0.617335                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.missRate::total     0.617335                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.mshrMisses::cpu2.data        38931                       # number of SoftPFReq MSHR misses (Count)
system.cpu2.dcache.SoftPFReq.mshrMisses::total        38931                       # number of SoftPFReq MSHR misses (Count)
system.cpu2.dcache.SoftPFReq.mshrMissLatency::cpu2.data   3465668000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFReq.mshrMissLatency::total   3465668000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFReq.mshrMissRate::cpu2.data     0.617335                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.mshrMissRate::total     0.617335                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.avgMshrMissLatency::cpu2.data 89020.780355                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SoftPFReq.avgMshrMissLatency::total 89020.780355                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu2.data    124310577                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total     124310577                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data       101501                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total       101501                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu2.data   9838438498                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total   9838438498                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data    124412078                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total    124412078                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.000816                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.000816                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu2.data 96929.473582                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 96929.473582                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrHits::cpu2.data            1                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrHits::total            1                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrMisses::cpu2.data       101500                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total       101500                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu2.data   9736929998                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total   9736929998                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu2.data     0.000816                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.000816                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu2.data 95930.344808                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 95930.344808                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         1079.105087                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs           223963636                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs            199222                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs           1124.191284                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick        79650613500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data  1079.105087                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.526907                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.526907                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024           46                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4           40                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.022461                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses         896101202                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses        896101202                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                96329993                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles             70999363                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                146670630                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles             13129704                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles               2745503                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved            42549688                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                  115                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts             991092918                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  637                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.executeStats0.numInsts          939994223                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches        78198041                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts      223184906                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts     138857344                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate           2.849364                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numCCRegReads     150462650                       # Number of times the CC registers were read (Count)
system.cpu2.executeStats0.numCCRegWrites    146622597                       # Number of times the CC registers were written (Count)
system.cpu2.executeStats0.numFpRegReads       1625887                       # Number of times the floating registers were read (Count)
system.cpu2.executeStats0.numFpRegWrites      1646498                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numIntRegReads   1082222482                       # Number of times the integer registers were read (Count)
system.cpu2.executeStats0.numIntRegWrites    668323343                       # Number of times the integer registers were written (Count)
system.cpu2.executeStats0.numMemRefs        362042250                       # Number of memory refs (Count)
system.cpu2.executeStats0.numMiscRegReads    491699015                       # Number of times the Misc registers were read (Count)
system.cpu2.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetch.predictedBranches          75279755                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                    210842341                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                5491232                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                 132                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles          800                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                115652726                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes              2030944                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples         329875193                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             3.050334                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            3.298582                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0               156186822     47.35%     47.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                 6820583      2.07%     49.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                 4220156      1.28%     50.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                28120476      8.52%     59.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                14128287      4.28%     63.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                14583633      4.42%     67.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                29588818      8.97%     76.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                10168508      3.08%     79.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                66057910     20.03%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total           329875193                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetchStats0.numInsts            650099088                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate            1.970618                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.numBranches          84253312                       # Number of branches fetched (Count)
system.cpu2.fetchStats0.branchRate           0.255393                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.icacheStallCycles    116286304                       # ICache total stall cycles (Cycle)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.icache.demandHits::cpu2.inst    115652352                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total        115652352                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst    115652352                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total       115652352                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst          374                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total            374                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst          374                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total           374                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu2.inst     29415500                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total     29415500                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu2.inst     29415500                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total     29415500                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst    115652726                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total    115652726                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst    115652726                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total    115652726                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.000003                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000003                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.000003                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000003                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu2.inst 78651.069519                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 78651.069519                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu2.inst 78651.069519                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 78651.069519                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs          362                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            2                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           181                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks          123                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total              123                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::cpu2.inst           61                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           61                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu2.inst           61                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           61                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu2.inst          313                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total          313                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu2.inst          313                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total          313                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu2.inst     25310000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total     25310000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu2.inst     25310000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total     25310000                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu2.inst     0.000003                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000003                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu2.inst     0.000003                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000003                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu2.inst 80862.619808                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 80862.619808                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu2.inst 80862.619808                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 80862.619808                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                   123                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst    115652352                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total      115652352                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst          374                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total          374                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu2.inst     29415500                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total     29415500                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst    115652726                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total    115652726                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.000003                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000003                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu2.inst 78651.069519                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 78651.069519                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu2.inst           61                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           61                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu2.inst          313                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total          313                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu2.inst     25310000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total     25310000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu2.inst     0.000003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu2.inst 80862.619808                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 80862.619808                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          126.571877                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs           115652665                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs               313                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs          369497.332268                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick        79650582500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst   126.571877                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.494421                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.494421                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          190                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::4          184                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.742188                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses         231305765                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses        231305765                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                  2745503                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                  12407821                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                 8011549                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts             959411055                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                2206                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts               227327898                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts              144982564                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                  115                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                      150                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                 7991469                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents           115                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect       1333785                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect      1467643                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts             2801428                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit               938924327                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount              938008916                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                604179701                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                914869535                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       2.843346                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.660400                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                  123679237                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads               25875693                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses              106317                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                115                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores              20605438                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                   138                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples         201389721                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean             2.626223                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev            3.629277                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9             201321056     99.97%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19                 102      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29                2980      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39                  68      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49                  93      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59                  39      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69                  83      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79                  33      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89                 181      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99                 222      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109                80      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119               467      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129               456      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139               515      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149             20102      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159              1631      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169              3684      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179             13532      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189               919      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199              1845      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209             15054      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219              1078      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229               473      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239               366      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249               339      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259               346      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269               367      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279               263      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289               249      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299               273      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows            2825      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value             985                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total           201389721                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.addedLoadsAndStores        372310462                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu2.mmu.dtb.rdAccesses              223242761                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses              138913648                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                     1271                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                     1220                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses              115652864                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                      204                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean  72097371000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::5e+10-1e+11            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value  72097371000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value  72097371000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON 244598626500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED  72097371000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles               2745503                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles               102887401                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles               20459351                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                153126266                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles             50656672                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts             981730654                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents                 1713                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents               1069903                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents               8116648                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents              39475253                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands         1103531034                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                 2832206153                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups              1137325806                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                  1705722                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps            963850295                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps               139680642                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                 64797707                       # count of insts added to the skid buffer (Count)
system.cpu2.rename.intReturned              599811746                       # count of registers freed and written back to integer free list (Count)
system.cpu2.rename.fpReturned                 1614687                       # count of registers freed and written back to floating point free list (Count)
system.cpu2.rob.reads                      1222808794                       # The number of ROB reads (Count)
system.cpu2.rob.writes                     1934115523                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts               542102240                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                 845278718                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                       188978320                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                              0.635938                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              1.572480                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                      530211418                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                     374                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                     522855100                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                 98996                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined            67365951                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined         35166212                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                217                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples          188966588                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              2.766918                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             2.077466                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                 45751650     24.21%     24.21% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                 13023377      6.89%     31.10% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                 17894902      9.47%     40.57% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                 41508531     21.97%     62.54% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                 31338007     16.58%     79.12% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                 21203403     11.22%     90.34% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                 11092724      5.87%     96.21% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                  5641013      2.99%     99.20% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                  1512981      0.80%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total            188966588                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                 433699     12.76%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMatMultAcc              0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMatMultAcc            0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::Matrix                      0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixMov                   0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixOP                    0      0.00%     12.76% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                730114     21.48%     34.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite              1304237     38.36%     72.59% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead           485483     14.28%     86.87% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite          446281     13.13%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass     16574319      3.17%      3.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu    304176270     58.18%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd          136      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu            8      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc          135      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::Matrix            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixMov            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixOP            0      0.00%     61.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead    121422483     23.22%     84.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite     76118927     14.56%     99.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead      2377572      0.45%     99.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite      2185250      0.42%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total     522855100                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        2.766746                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                            3399814                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.006502                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads              1228024734                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites              590432202                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses      513488210                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                 10150857                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                 7145657                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses         4023340                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                  504185595                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                     5495000                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numRecvResp                     123571986                       # Number of received responses (Count)
system.cpu3.numRecvRespBytes                847705371                       # Number of received response bytes (Byte)
system.cpu3.recvRespAvgBW                        4.49                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu3.recvRespAvgSize                      6.86                       # Average packet size per received response ((Byte/Count))
system.cpu3.recvRespAvgRate                      0.65                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu3.recvRespAvgRetryRate                 0.00                       # Average retry rate per received response ((Count/Count))
system.cpu3.numSendRetryResp                        0                       # Number of retry responses sent (Count)
system.cpu3.numSquashedInsts                  3080777                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.timesIdled                            124                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                          11732                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                   444413675                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.MemDepUnit__0.insertedLoads     125573843                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores     80504668                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads     31460484                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores     12263122                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::Return     16592725     35.48%     35.48% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallDirect     16438118     35.15%     70.64% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::CallIndirect           31      0.00%     70.64% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectCond     11287551     24.14%     94.78% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::DirectUncond      2181750      4.67%     99.44% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectCond            0      0.00%     99.44% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::IndirectUncond       260456      0.56%    100.00% # Number of BP lookups (Count)
system.cpu3.branchPred.lookups_0::total      46760631                       # Number of BP lookups (Count)
system.cpu3.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::Return      2936401     41.15%     41.15% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallDirect      2781796     38.99%     80.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::CallIndirect           26      0.00%     80.14% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectCond       659195      9.24%     89.38% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::DirectUncond       747616     10.48%     99.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectCond            0      0.00%     99.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::IndirectUncond        10452      0.15%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.squashes_0::total      7135486                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu3.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::Return          263      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallDirect          104      0.01%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::CallIndirect            6      0.00%      0.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectCond      1400181     93.86%     93.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::DirectUncond           50      0.00%     93.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectCond            0      0.00%     93.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::IndirectUncond        91112      6.11%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.corrected_0::total      1491716                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu3.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu3.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::Return     13656324     34.46%     34.46% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallDirect     13656322     34.46%     68.93% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::CallIndirect            5      0.00%     68.93% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectCond     10628345     26.82%     95.75% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::DirectUncond      1434134      3.62%     99.37% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectCond            0      0.00%     99.37% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::IndirectUncond       250004      0.63%    100.00% # Number of branches finally committed  (Count)
system.cpu3.branchPred.committed_0::total     39625134                       # Number of branches finally committed  (Count)
system.cpu3.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::Return          263      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallDirect           60      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::CallIndirect            5      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectCond      1391478     93.83%     93.85% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::DirectUncond           27      0.00%     93.86% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.86% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::IndirectUncond        91104      6.14%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredicted_0::total      1482937                       # Number of committed branches that were mispredicted. (Count)
system.cpu3.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu3.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu3.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu3.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu3.branchPred.mispredictDueToPredictor_0::DirectCond      1391369    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu3.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu3.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu3.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu3.branchPred.mispredictDueToPredictor_0::total      1391369                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu3.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu3.branchPred.mispredictDueToBTBMiss_0::Return          263      0.29%      0.29% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu3.branchPred.mispredictDueToBTBMiss_0::CallDirect           60      0.07%      0.35% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu3.branchPred.mispredictDueToBTBMiss_0::CallIndirect            5      0.01%      0.36% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu3.branchPred.mispredictDueToBTBMiss_0::DirectCond          109      0.12%      0.48% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu3.branchPred.mispredictDueToBTBMiss_0::DirectUncond           27      0.03%      0.51% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu3.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%      0.51% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu3.branchPred.mispredictDueToBTBMiss_0::IndirectUncond        91104     99.49%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu3.branchPred.mispredictDueToBTBMiss_0::total        91568                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu3.branchPred.targetProvider_0::NoTarget      5399344     11.55%     11.55% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::BTB     24511865     52.42%     63.97% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::RAS     16592722     35.48%     99.45% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::Indirect       256700      0.55%    100.00% # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetProvider_0::total     46760631                       # The component providing the target for taken branches (Count)
system.cpu3.branchPred.targetWrong_0::NoBranch       780074     52.29%     52.29% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::Return       620429     41.59%     93.89% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallDirect          263      0.02%     93.90% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::CallIndirect        90948      6.10%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.targetWrong_0::total      1491714                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu3.branchPred.condPredicted         11287551                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condPredictedTaken      5892902                       # Number of conditional branches predicted as taken (Count)
system.cpu3.branchPred.condIncorrect          1491716                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.predTakenBTBMiss           196                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu3.branchPred.BTBLookups            46760631                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates              779905                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits               28726540                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.614332                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.BTBMispredicted            286                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu3.branchPred.indirectLookups         260487                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits            256700                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses            3787                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu3.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::Return     16592725     35.48%     35.48% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallDirect     16438118     35.15%     70.64% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::CallIndirect           31      0.00%     70.64% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectCond     11287551     24.14%     94.78% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::DirectUncond      2181750      4.67%     99.44% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectCond            0      0.00%     99.44% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::IndirectUncond       260456      0.56%    100.00% # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.lookups::total     46760631                       # Number of BTB lookups (Count)
system.cpu3.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::Return     16592725     92.01%     92.01% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallDirect          165      0.00%     92.01% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::CallIndirect           31      0.00%     92.01% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectCond      1180615      6.55%     98.56% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::DirectUncond           99      0.00%     98.56% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectCond            0      0.00%     98.56% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::IndirectUncond       260456      1.44%    100.00% # Number of BTB misses (Count)
system.cpu3.branchPred.btb.misses::total     18034091                       # Number of BTB misses (Count)
system.cpu3.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallDirect          104      0.01%      0.01% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::CallIndirect            0      0.00%      0.01% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectCond       779751     99.98%     99.99% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::DirectUncond           50      0.01%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu3.branchPred.btb.updates::total       779905                       # Number of BTB updates (Count)
system.cpu3.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallDirect          104      0.01%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectCond       779751     99.98%     99.99% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::DirectUncond           50      0.01%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.mispredict::total       779905                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu3.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.branchPred.indirectBranchPred.lookups       260487                       # Number of lookups (Count)
system.cpu3.branchPred.indirectBranchPred.hits       256700                       # Number of hits of a tag (Count)
system.cpu3.branchPred.indirectBranchPred.misses         3787                       # Number of misses (Count)
system.cpu3.branchPred.indirectBranchPred.targetRecords        91118                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu3.branchPred.indirectBranchPred.indirectRecords       351605                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu3.branchPred.indirectBranchPred.speculativeOverflows            5                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu3.branchPred.ras.pushes            19374550                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu3.branchPred.ras.pops              19374547                       # Number of times a PC was poped from the RAS (Count)
system.cpu3.branchPred.ras.squashes           5718223                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu3.branchPred.ras.used              13656324                       # Number of times the RAS is the provider (Count)
system.cpu3.branchPred.ras.correct           13656061                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu3.branchPred.ras.incorrect              263                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu3.commit.commitSquashedInsts       67276136                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls            157                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts          1491726                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples    180038666                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     2.570813                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     3.050032                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0       72314786     40.17%     40.17% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1       28775766     15.98%     56.15% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2        9848799      5.47%     61.62% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3       18031701     10.02%     71.64% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4        5875073      3.26%     74.90% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5        2279094      1.27%     76.16% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6        2864738      1.59%     77.76% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7       12196521      6.77%     84.53% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8       27852188     15.47%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total    180038666                       # Number of insts commited each cycle (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                        104                       # Number of memory barriers committed (Count)
system.cpu3.commit.functionCalls             13656327                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass     13781333      2.98%      2.98% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu    271861221     58.74%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd          131      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu            4      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc          131      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::Matrix            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixMov            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixOP            0      0.00%     61.71% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead    109144677     23.58%     85.30% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite     66193735     14.30%     99.60% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead       932158      0.20%     99.80% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite       932418      0.20%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total    462845808                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples     27852188                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.commitStats0.numInsts           297164595                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps             462845808                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP     297164595                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP       462845808                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi                 0.635938                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 1.572480                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs         177202988                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts           1864973                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts        447028577                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts       110076835                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts       67126153                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass     13781333      2.98%      2.98% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu    271861221     58.74%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd          131      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu            4      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc          131      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0      0.00%     61.71% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead    109144677     23.58%     85.30% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite     66193735     14.30%     99.60% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead       932158      0.20%     99.80% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite       932418      0.20%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total    462845808                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedControl::IsControl     39625135                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsDirectControl     25718802                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsIndirectControl     13906333                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCondControl     10628346                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsUncondControl     28996789                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsCall     13656327                       # Class of control type instructions committed (Count)
system.cpu3.commitStats0.committedControl::IsReturn     13656324                       # Class of control type instructions committed (Count)
system.cpu3.dcache.demandHits::cpu3.data    123112964                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total        123112964                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data    123125080                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total       123125080                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data       427321                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total         427321                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data       446803                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total        446803                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu3.data  32762347691                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total  32762347691                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu3.data  32762347691                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total  32762347691                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data    123540285                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total    123540285                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data    123571883                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total    123571883                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.003459                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.003459                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.003616                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.003616                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu3.data 76669.173036                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 76669.173036                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu3.data 73326.158712                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 73326.158712                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs         4342                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets       733781                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs           98                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets        14607                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs     44.306122                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets    50.234887                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks        97086                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total            97086                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu3.data       286078                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total       286078                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu3.data       286078                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total       286078                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu3.data       141243                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total       141243                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.data       160715                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total       160715                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu3.data  13338275691                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total  13338275691                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.data  15244236191                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total  15244236191                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu3.data     0.001143                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.001143                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.data     0.001301                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.001301                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu3.data 94434.950341                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 94434.950341                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.data 94852.603621                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 94852.603621                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements                158554                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::cpu3.data           13                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::total           13                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu3.data           39                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total           39                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.missLatency::cpu3.data       415000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.missLatency::total       415000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu3.data           52                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total           52                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu3.data     0.750000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total     0.750000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::cpu3.data 10641.025641                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::total 10641.025641                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::cpu3.data           39                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::total           39                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::cpu3.data      1017500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::total      1017500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::cpu3.data     0.750000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::total     0.750000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu3.data 26089.743590                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::total 26089.743590                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu3.data           52                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total           52                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu3.data           52                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total           52                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data     56113438                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total       56113438                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data       345745                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total       345745                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu3.data  24779044000                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total  24779044000                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data     56459183                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total     56459183                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.006124                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.006124                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu3.data 71668.553414                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 71668.553414                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu3.data       286076                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total       286076                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu3.data        59669                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total        59669                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu3.data   5436739000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total   5436739000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu3.data     0.001057                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.001057                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu3.data 91114.967571                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 91114.967571                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFReq.hits::cpu3.data        12116                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.hits::total        12116                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.misses::cpu3.data        19482                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.misses::total        19482                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.accesses::cpu3.data        31598                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.accesses::total        31598                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.missRate::cpu3.data     0.616558                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.missRate::total     0.616558                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.mshrMisses::cpu3.data        19472                       # number of SoftPFReq MSHR misses (Count)
system.cpu3.dcache.SoftPFReq.mshrMisses::total        19472                       # number of SoftPFReq MSHR misses (Count)
system.cpu3.dcache.SoftPFReq.mshrMissLatency::cpu3.data   1905960500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFReq.mshrMissLatency::total   1905960500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFReq.mshrMissRate::cpu3.data     0.616242                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.mshrMissRate::total     0.616242                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.avgMshrMissLatency::cpu3.data 97882.112777                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFReq.avgMshrMissLatency::total 97882.112777                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu3.data     66999526                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total      66999526                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data        81576                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total        81576                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu3.data   7983303691                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total   7983303691                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu3.data     67081102                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total     67081102                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.001216                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.001216                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu3.data 97863.387406                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 97863.387406                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrHits::cpu3.data            2                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrHits::total            2                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrMisses::cpu3.data        81574                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total        81574                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu3.data   7901536691                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total   7901536691                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu3.data     0.001216                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.001216                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu3.data 96863.420833                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 96863.420833                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         1187.185185                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs           123285908                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs            160713                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs            767.118453                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick        79653414500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data  1187.185185                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.579680                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.579680                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024           44                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::1            4                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4           40                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.021484                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses         494448661                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses        494448661                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                52631831                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles             46470851                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                 81172454                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles              7137111                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles               1554341                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved            23585410                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                  156                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts             548204573                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  846                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.executeStats0.numInsts          519774316                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches        43357143                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts      123472083                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts      77099822                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate           2.750444                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numCCRegReads      87860388                       # Number of times the CC registers were read (Count)
system.cpu3.executeStats0.numCCRegWrites     82827077                       # Number of times the CC registers were written (Count)
system.cpu3.executeStats0.numFpRegReads       2184722                       # Number of times the floating registers were read (Count)
system.cpu3.executeStats0.numFpRegWrites      1845209                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numIntRegReads    596667322                       # Number of times the integer registers were read (Count)
system.cpu3.executeStats0.numIntRegWrites    366109231                       # Number of times the integer registers were written (Count)
system.cpu3.executeStats0.numMemRefs        200571905                       # Number of memory refs (Count)
system.cpu3.executeStats0.numMiscRegReads    272835721                       # Number of times the Misc registers were read (Count)
system.cpu3.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetch.predictedBranches          41361287                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                    123825219                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                3108990                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                 173                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles         1113                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.cacheLines                 63241420                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes              1111924                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples         188966588                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             2.962968                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            3.291428                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                92512772     48.96%     48.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                 3582543      1.90%     50.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                 2173404      1.15%     52.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                15628427      8.27%     60.27% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                 8344530      4.42%     64.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                 7989973      4.23%     68.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                16357295      8.66%     77.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                 5405674      2.86%     80.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                36971970     19.57%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total           188966588                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetchStats0.numInsts            359832905                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate            1.904096                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.numBranches          46760631                       # Number of branches fetched (Count)
system.cpu3.fetchStats0.branchRate           0.247439                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.icacheStallCycles     63585588                       # ICache total stall cycles (Cycle)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.icache.demandHits::cpu3.inst     63240962                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total         63240962                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst     63240962                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total        63240962                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst          458                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total            458                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst          458                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total           458                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu3.inst     17197000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total     17197000                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu3.inst     17197000                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total     17197000                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst     63241420                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total     63241420                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst     63241420                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total     63241420                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.000007                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000007                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.000007                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000007                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu3.inst 37548.034934                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 37548.034934                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu3.inst 37548.034934                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 37548.034934                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks          161                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total              161                       # number of writebacks (Count)
system.cpu3.icache.demandMshrHits::cpu3.inst           68                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total           68                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu3.inst           68                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total           68                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu3.inst          390                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total          390                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu3.inst          390                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total          390                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu3.inst     15117000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total     15117000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu3.inst     15117000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total     15117000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu3.inst     0.000006                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.000006                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu3.inst     0.000006                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.000006                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu3.inst 38761.538462                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 38761.538462                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu3.inst 38761.538462                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 38761.538462                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                   161                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst     63240962                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total       63240962                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst          458                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total          458                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu3.inst     17197000                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total     17197000                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst     63241420                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total     63241420                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.000007                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000007                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu3.inst 37548.034934                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 37548.034934                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu3.inst           68                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total           68                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu3.inst          390                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total          390                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu3.inst     15117000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total     15117000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu3.inst     0.000006                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.000006                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu3.inst 38761.538462                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 38761.538462                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse          161.687857                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs            63241352                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs               390                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs          162157.312821                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick        79653383500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst   161.687857                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.631593                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.631593                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          229                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::4          223                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.894531                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses         126483230                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses        126483230                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                  1554341                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                   7383380                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                 6139907                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts             530211792                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                 982                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts               125573843                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts               80504668                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                  130                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                      134                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                 6137627                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents           119                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect        711721                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect       808062                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts             1519783                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit               518693232                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount              517511550                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                333353916                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                503589669                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       2.738470                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.661955                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                   66776038                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads               15497005                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses               54591                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                119                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores              13378515                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                 14691                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples         110045594                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean             2.659694                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev            4.327236                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9             109996787     99.96%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19                 155      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29                1173      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39                  79      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49                  54      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59                  36      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69                  32      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79                  22      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89                 108      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99                  84      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109                25      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119               219      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129               207      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139               196      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149             11166      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159              1113      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169              1656      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179              7028      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189               590      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199              1438      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209             17718      0.02%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219              1015      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229               385      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239               344      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249               311      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259               334      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269               307      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279               291      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289               269      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299               256      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows            2196      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            1006                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total           110045594                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.addedLoadsAndStores        206078511                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu3.mmu.dtb.rdAccesses              123354694                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses               77127982                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                     1154                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                     1105                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses               63241600                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                      259                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              4                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean  71276734750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::stdev 14434151278.924450                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::5e+10-1e+11            2    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value  61070248500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value  81483221000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON 174142528000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED 142553469500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles               1554341                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                56170825                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles               13746046                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                 84633862                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles             32861514                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts             542372152                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents                  628                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents                560839                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents               6501880                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents              24681359                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands          612937476                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                 1571010573                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups               626546674                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                  2305393                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps            534064947                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                78872432                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                 35683124                       # count of insts added to the skid buffer (Count)
system.cpu3.rename.intReturned              327785984                       # count of registers freed and written back to integer free list (Count)
system.cpu3.rename.fpReturned                  932555                       # count of registers freed and written back to floating point free list (Count)
system.cpu3.rob.reads                       681495558                       # The number of ROB reads (Count)
system.cpu3.rob.writes                     1069175489                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts               297164595                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                 462845808                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                       187295290                       # Number of cpu cycles simulated (Cycle)
system.cpu4.cpi                              0.633203                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu4.ipc                              1.579272                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                      527753858                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                     415                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                     520441395                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                 98431                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined            67266747                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined         35023473                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                264                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples          187281438                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              2.778927                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             2.068535                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                 44521700     23.77%     23.77% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                 12988865      6.94%     30.71% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                 17862538      9.54%     40.25% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                 41520107     22.17%     62.42% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                 31301794     16.71%     79.13% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                 20937116     11.18%     90.31% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                 11242466      6.00%     96.31% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                  5435235      2.90%     99.21% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                  1471617      0.79%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total            187281438                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                 403964     12.54%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                     0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                     0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMatMultAcc              0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                   0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd                0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMatMultAcc            0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::Matrix                      0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixMov                   0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixOP                    0      0.00%     12.54% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                625525     19.43%     31.97% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite              1258764     39.09%     71.06% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead           485173     15.07%     86.13% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite          446741     13.87%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass     16569858      3.18%      3.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu    301937595     58.02%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd          136      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu            6      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc          135      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::Matrix            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixMov            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixOP            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead    121248025     23.30%     84.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite     76124006     14.63%     99.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead      2375732      0.46%     99.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite      2185902      0.42%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total     520441395                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        2.778721                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                            3220167                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.006187                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads              1221335039                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites              587875493                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses      511055490                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                 10147780                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                 7145627                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses         4026494                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                  501597744                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                     5493960                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numRecvResp                     123355021                       # Number of received responses (Count)
system.cpu4.numRecvRespBytes                846781902                       # Number of received response bytes (Byte)
system.cpu4.recvRespAvgBW                        4.52                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu4.recvRespAvgSize                      6.86                       # Average packet size per received response ((Byte/Count))
system.cpu4.recvRespAvgRate                      0.66                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu4.recvRespAvgRetryRate                 0.00                       # Average retry rate per received response ((Count/Count))
system.cpu4.numSendRetryResp                        0                       # Number of retry responses sent (Count)
system.cpu4.numSquashedInsts                  3064196                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.timesIdled                            129                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                          13852                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.quiesceCycles                   446096705                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu4.MemDepUnit__0.insertedLoads     125369366                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores     80485169                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads     31237162                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores     11929635                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::Return     16594041     35.79%     35.79% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallDirect     16439850     35.46%     71.25% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::CallIndirect           26      0.00%     71.25% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectCond     10886608     23.48%     94.74% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::DirectUncond      2180611      4.70%     99.44% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectCond            0      0.00%     99.44% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::IndirectUncond       260273      0.56%    100.00% # Number of BP lookups (Count)
system.cpu4.branchPred.lookups_0::total      46361409                       # Number of BP lookups (Count)
system.cpu4.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::Return      2937065     41.19%     41.19% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallDirect      2782876     39.02%     80.21% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::CallIndirect           21      0.00%     80.21% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectCond       654570      9.18%     89.39% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::DirectUncond       746208     10.46%     99.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectCond            0      0.00%     99.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::IndirectUncond        10269      0.14%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.squashes_0::total      7131009                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu4.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::Return          263      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallDirect          102      0.01%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::CallIndirect            6      0.00%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectCond      1401029     93.87%     93.89% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::DirectUncond           50      0.00%     93.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectCond            0      0.00%     93.90% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::IndirectUncond        91108      6.10%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.corrected_0::total      1492558                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu4.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu4.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::Return     13656976     34.81%     34.81% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallDirect     13656974     34.81%     69.62% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::CallIndirect            5      0.00%     69.62% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectCond     10232027     26.08%     95.71% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::DirectUncond      1434403      3.66%     99.36% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectCond            0      0.00%     99.36% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::IndirectUncond       250004      0.64%    100.00% # Number of branches finally committed  (Count)
system.cpu4.branchPred.committed_0::total     39230389                       # Number of branches finally committed  (Count)
system.cpu4.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::Return          263      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallDirect           59      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::CallIndirect            5      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectCond      1392555     93.84%     93.86% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::DirectUncond           27      0.00%     93.86% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.86% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::IndirectUncond        91097      6.14%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredicted_0::total      1484006                       # Number of committed branches that were mispredicted. (Count)
system.cpu4.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu4.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu4.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu4.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu4.branchPred.mispredictDueToPredictor_0::DirectCond      1392448    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu4.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu4.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu4.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu4.branchPred.mispredictDueToPredictor_0::total      1392448                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu4.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu4.branchPred.mispredictDueToBTBMiss_0::Return          263      0.29%      0.29% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu4.branchPred.mispredictDueToBTBMiss_0::CallDirect           59      0.06%      0.35% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu4.branchPred.mispredictDueToBTBMiss_0::CallIndirect            5      0.01%      0.36% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu4.branchPred.mispredictDueToBTBMiss_0::DirectCond          107      0.12%      0.47% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu4.branchPred.mispredictDueToBTBMiss_0::DirectUncond           27      0.03%      0.50% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu4.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%      0.50% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu4.branchPred.mispredictDueToBTBMiss_0::IndirectUncond        91097     99.50%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu4.branchPred.mispredictDueToBTBMiss_0::total        91558                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu4.branchPred.targetProvider_0::NoTarget      5198754     11.21%     11.21% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::BTB     24311851     52.44%     63.65% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::RAS     16594038     35.79%     99.45% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::Indirect       256766      0.55%    100.00% # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetProvider_0::total     46361409                       # The component providing the target for taken branches (Count)
system.cpu4.branchPred.targetWrong_0::NoBranch       780070     52.26%     52.26% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::Return       621277     41.63%     93.89% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallDirect          263      0.02%     93.91% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::CallIndirect        90946      6.09%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.targetWrong_0::total      1492556                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu4.branchPred.condPredicted         10886608                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condPredictedTaken      5692260                       # Number of conditional branches predicted as taken (Count)
system.cpu4.branchPred.condIncorrect          1492558                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.predTakenBTBMiss           203                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu4.branchPred.BTBLookups            46361409                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBUpdates              779903                       # Number of BTB updates (Count)
system.cpu4.branchPred.BTBHits               28524574                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.615265                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.BTBMispredicted            281                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu4.branchPred.indirectLookups         260299                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits            256766                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses            3533                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu4.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::Return     16594041     35.79%     35.79% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallDirect     16439850     35.46%     71.25% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::CallIndirect           26      0.00%     71.25% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectCond     10886608     23.48%     94.74% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::DirectUncond      2180611      4.70%     99.44% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectCond            0      0.00%     99.44% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::IndirectUncond       260273      0.56%    100.00% # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.lookups::total     46361409                       # Number of BTB lookups (Count)
system.cpu4.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::Return     16594041     93.03%     93.03% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallDirect          160      0.00%     93.03% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::CallIndirect           26      0.00%     93.03% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectCond       982240      5.51%     98.54% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::DirectUncond           95      0.00%     98.54% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectCond            0      0.00%     98.54% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::IndirectUncond       260273      1.46%    100.00% # Number of BTB misses (Count)
system.cpu4.branchPred.btb.misses::total     17836835                       # Number of BTB misses (Count)
system.cpu4.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallDirect          102      0.01%      0.01% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::CallIndirect            0      0.00%      0.01% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectCond       779751     99.98%     99.99% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::DirectUncond           50      0.01%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu4.branchPred.btb.updates::total       779903                       # Number of BTB updates (Count)
system.cpu4.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallDirect          102      0.01%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectCond       779751     99.98%     99.99% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::DirectUncond           50      0.01%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.mispredict::total       779903                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu4.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.branchPred.indirectBranchPred.lookups       260299                       # Number of lookups (Count)
system.cpu4.branchPred.indirectBranchPred.hits       256766                       # Number of hits of a tag (Count)
system.cpu4.branchPred.indirectBranchPred.misses         3533                       # Number of misses (Count)
system.cpu4.branchPred.indirectBranchPred.targetRecords        91114                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu4.branchPred.indirectBranchPred.indirectRecords       351413                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu4.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu4.branchPred.ras.pushes            19376941                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu4.branchPred.ras.pops              19376938                       # Number of times a PC was poped from the RAS (Count)
system.cpu4.branchPred.ras.squashes           5719962                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu4.branchPred.ras.used              13656976                       # Number of times the RAS is the provider (Count)
system.cpu4.branchPred.ras.correct           13656713                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu4.branchPred.ras.incorrect              263                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu4.commit.commitSquashedInsts       67177066                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls            151                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts          1492574                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples    178368463                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     2.581664                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     3.053850                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0       71179843     39.91%     39.91% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1       28693340     16.09%     55.99% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2        9837841      5.52%     61.51% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3       17917020     10.04%     71.55% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4        5887198      3.30%     74.85% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5        2082288      1.17%     76.02% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6        2901337      1.63%     77.65% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7       11957611      6.70%     84.35% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8       27911985     15.65%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total    178368463                       # Number of insts commited each cycle (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                        100                       # Number of memory barriers committed (Count)
system.cpu4.commit.functionCalls             13656979                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass     13781984      2.99%      2.99% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu    269692310     58.57%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd          131      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu            4      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc          131      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::Matrix            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixMov            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixOP            0      0.00%     61.56% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead    108952015     23.66%     85.22% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite     66196342     14.38%     99.60% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead       932158      0.20%     99.80% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite       932418      0.20%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total    460487493                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples     27911985                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.commitStats0.numInsts           295790159                       # Number of instructions committed (thread level) (Count)
system.cpu4.commitStats0.numOps             460487493                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu4.commitStats0.numInstsNotNOP     295790159                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu4.commitStats0.numOpsNotNOP       460487493                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.commitStats0.cpi                 0.633203                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu4.commitStats0.ipc                 1.579272                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu4.commitStats0.numMemRefs         177012933                       # Number of memory references committed (Count)
system.cpu4.commitStats0.numFpInsts           1864973                       # Number of float instructions (Count)
system.cpu4.commitStats0.numIntInsts        444868081                       # Number of integer instructions (Count)
system.cpu4.commitStats0.numLoadInsts       109884173                       # Number of load instructions (Count)
system.cpu4.commitStats0.numStoreInsts       67128760                       # Number of store instructions (Count)
system.cpu4.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu4.commitStats0.committedInstType::No_OpClass     13781984      2.99%      2.99% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntAlu    269692310     58.57%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntMult            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntDiv            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatAdd          131      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCmp            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCvt            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMult            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatDiv            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMisc            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAdd            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAlu            4      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCmp            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCvt            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMisc          131      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMult            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShift            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdDiv            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAes            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::Matrix            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixMov            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixOP            0      0.00%     61.56% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemRead    108952015     23.66%     85.22% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemWrite     66196342     14.38%     99.60% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemRead       932158      0.20%     99.80% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemWrite       932418      0.20%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::total    460487493                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedControl::IsControl     39230390                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsDirectControl     25323405                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsIndirectControl     13906985                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCondControl     10232028                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsUncondControl     28998362                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsCall     13656979                       # Class of control type instructions committed (Count)
system.cpu4.commitStats0.committedControl::IsReturn     13656976                       # Class of control type instructions committed (Count)
system.cpu4.dcache.demandHits::cpu4.data    122898067                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.demandHits::total        122898067                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.overallHits::cpu4.data    122910143                       # number of overall hits (Count)
system.cpu4.dcache.overallHits::total       122910143                       # number of overall hits (Count)
system.cpu4.dcache.demandMisses::cpu4.data       425283                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.demandMisses::total         425283                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.overallMisses::cpu4.data       444779                       # number of overall misses (Count)
system.cpu4.dcache.overallMisses::total        444779                       # number of overall misses (Count)
system.cpu4.dcache.demandMissLatency::cpu4.data  30116813777                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.demandMissLatency::total  30116813777                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::cpu4.data  30116813777                       # number of overall miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::total  30116813777                       # number of overall miss ticks (Tick)
system.cpu4.dcache.demandAccesses::cpu4.data    123323350                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.demandAccesses::total    123323350                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::cpu4.data    123354922                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::total    123354922                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.demandMissRate::cpu4.data     0.003449                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.demandMissRate::total     0.003449                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.overallMissRate::cpu4.data     0.003606                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.overallMissRate::total     0.003606                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMissLatency::cpu4.data 70815.936158                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.demandAvgMissLatency::total 70815.936158                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::cpu4.data 67711.860895                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::total 67711.860895                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.blockedCycles::no_mshrs         5154                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCycles::no_targets       627161                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCauses::no_mshrs           96                       # number of times access was blocked (Count)
system.cpu4.dcache.blockedCauses::no_targets        14455                       # number of times access was blocked (Count)
system.cpu4.dcache.avgBlocked::no_mshrs     53.687500                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.avgBlocked::no_targets    43.387132                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.writebacks::writebacks        97674                       # number of writebacks (Count)
system.cpu4.dcache.writebacks::total            97674                       # number of writebacks (Count)
system.cpu4.dcache.demandMshrHits::cpu4.data       284087                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.demandMshrHits::total       284087                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::cpu4.data       284087                       # number of overall MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::total       284087                       # number of overall MSHR hits (Count)
system.cpu4.dcache.demandMshrMisses::cpu4.data       141196                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.demandMshrMisses::total       141196                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::cpu4.data       160686                       # number of overall MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::total       160686                       # number of overall MSHR misses (Count)
system.cpu4.dcache.demandMshrMissLatency::cpu4.data  12595906277                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissLatency::total  12595906277                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::cpu4.data  14555275277                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::total  14555275277                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissRate::cpu4.data     0.001145                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.demandMshrMissRate::total     0.001145                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::cpu4.data     0.001303                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::total     0.001303                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMshrMissLatency::cpu4.data 89208.662264                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.demandAvgMshrMissLatency::total 89208.662264                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::cpu4.data 90582.099729                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::total 90582.099729                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.replacements                158530                       # number of replacements (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::cpu4.data           12                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::total           12                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::cpu4.data           38                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::total           38                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.missLatency::cpu4.data       435500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.missLatency::total       435500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.accesses::cpu4.data           50                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::total           50                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.missRate::cpu4.data     0.760000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.missRate::total     0.760000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::cpu4.data 11460.526316                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::total 11460.526316                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::cpu4.data           38                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::total           38                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::cpu4.data      1055000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::total      1055000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::cpu4.data     0.760000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::total     0.760000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu4.data 27763.157895                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::total 27763.157895                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWWriteReq.hits::cpu4.data           50                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.hits::total           50                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::cpu4.data           50                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::total           50                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.hits::cpu4.data     55895944                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.hits::total       55895944                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.misses::cpu4.data       343695                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.misses::total       343695                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.missLatency::cpu4.data  22488466500                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.missLatency::total  22488466500                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.accesses::cpu4.data     56239639                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.accesses::total     56239639                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.missRate::cpu4.data     0.006111                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.missRate::total     0.006111                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMissLatency::cpu4.data 65431.462489                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMissLatency::total 65431.462489                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.mshrHits::cpu4.data       284086                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrHits::total       284086                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrMisses::cpu4.data        59609                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMisses::total        59609                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMissLatency::cpu4.data   5049349000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissLatency::total   5049349000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissRate::cpu4.data     0.001060                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.mshrMissRate::total     0.001060                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMshrMissLatency::cpu4.data 84707.829355                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMshrMissLatency::total 84707.829355                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.SoftPFReq.hits::cpu4.data        12076                       # number of SoftPFReq hits (Count)
system.cpu4.dcache.SoftPFReq.hits::total        12076                       # number of SoftPFReq hits (Count)
system.cpu4.dcache.SoftPFReq.misses::cpu4.data        19496                       # number of SoftPFReq misses (Count)
system.cpu4.dcache.SoftPFReq.misses::total        19496                       # number of SoftPFReq misses (Count)
system.cpu4.dcache.SoftPFReq.accesses::cpu4.data        31572                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu4.dcache.SoftPFReq.accesses::total        31572                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu4.dcache.SoftPFReq.missRate::cpu4.data     0.617509                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.missRate::total     0.617509                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.mshrMisses::cpu4.data        19490                       # number of SoftPFReq MSHR misses (Count)
system.cpu4.dcache.SoftPFReq.mshrMisses::total        19490                       # number of SoftPFReq MSHR misses (Count)
system.cpu4.dcache.SoftPFReq.mshrMissLatency::cpu4.data   1959369000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu4.dcache.SoftPFReq.mshrMissLatency::total   1959369000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu4.dcache.SoftPFReq.mshrMissRate::cpu4.data     0.617319                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.mshrMissRate::total     0.617319                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.avgMshrMissLatency::cpu4.data 100532.016419                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.SoftPFReq.avgMshrMissLatency::total 100532.016419                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.hits::cpu4.data     67002123                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.hits::total      67002123                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.misses::cpu4.data        81588                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.misses::total        81588                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.missLatency::cpu4.data   7628347277                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.missLatency::total   7628347277                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.accesses::cpu4.data     67083711                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.accesses::total     67083711                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.missRate::cpu4.data     0.001216                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.missRate::total     0.001216                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMissLatency::cpu4.data 93498.397767                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMissLatency::total 93498.397767                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.mshrHits::cpu4.data            1                       # number of WriteReq MSHR hits (Count)
system.cpu4.dcache.WriteReq.mshrHits::total            1                       # number of WriteReq MSHR hits (Count)
system.cpu4.dcache.WriteReq.mshrMisses::cpu4.data        81587                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMisses::total        81587                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMissLatency::cpu4.data   7546557277                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissLatency::total   7546557277                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissRate::cpu4.data     0.001216                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.mshrMissRate::total     0.001216                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMshrMissLatency::cpu4.data 92497.055622                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMshrMissLatency::total 92497.055622                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dcache.tags.tagsInUse         1186.245789                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dcache.tags.totalRefs           123070939                       # Total number of references to valid blocks. (Count)
system.cpu4.dcache.tags.sampledRefs            160682                       # Sample count of references to valid blocks. (Count)
system.cpu4.dcache.tags.avgRefs            765.928598                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dcache.tags.warmupTick        79656263500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dcache.tags.occupancies::cpu4.data  1186.245789                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dcache.tags.avgOccs::cpu4.data     0.579222                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.avgOccs::total       0.579222                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.occupanciesTaskId::1024           41                       # Occupied blocks per task id (Count)
system.cpu4.dcache.tags.ageTaskId_1024::1            5                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ageTaskId_1024::4           36                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ratioOccsTaskId::1024     0.020020                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dcache.tags.tagAccesses         493580770                       # Number of tag accesses (Count)
system.cpu4.dcache.tags.dataAccesses        493580770                       # Number of data accesses (Count)
system.cpu4.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.decode.idleCycles                52689501                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles             45106935                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                 80862612                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles              7067214                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles               1555176                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved            23388536                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                  153                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts             545873659                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                  814                       # Number of squashed instructions handled by decode (Count)
system.cpu4.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.executeStats0.numInsts          517377192                       # Number of executed instructions (Count)
system.cpu4.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu4.executeStats0.numBranches        42953065                       # Number of branches executed (Count)
system.cpu4.executeStats0.numLoadInsts      123301465                       # Number of load instructions executed (Count)
system.cpu4.executeStats0.numStoreInsts      77117847                       # Number of stores executed (Count)
system.cpu4.executeStats0.instRate           2.762361                       # Inst execution rate ((Count/Cycle))
system.cpu4.executeStats0.numCCRegReads      85878860                       # Number of times the CC registers were read (Count)
system.cpu4.executeStats0.numCCRegWrites     81631206                       # Number of times the CC registers were written (Count)
system.cpu4.executeStats0.numFpRegReads       2185399                       # Number of times the floating registers were read (Count)
system.cpu4.executeStats0.numFpRegWrites      1847702                       # Number of times the floating registers were written (Count)
system.cpu4.executeStats0.numIntRegReads    594496768                       # Number of times the integer registers were read (Count)
system.cpu4.executeStats0.numIntRegWrites    364691081                       # Number of times the integer registers were written (Count)
system.cpu4.executeStats0.numMemRefs        200419312                       # Number of memory refs (Count)
system.cpu4.executeStats0.numMiscRegReads    271877204                       # Number of times the Misc registers were read (Count)
system.cpu4.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu4.fetch.predictedBranches          41162655                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                    122140165                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                3110656                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles                 179                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles         1062                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.icacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu4.fetch.cacheLines                 63244294                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes              1121258                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples         187281438                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             2.976688                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            3.292566                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0                91216534     48.71%     48.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                 3594799      1.92%     50.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                 2182731      1.17%     51.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                15619161      8.34%     60.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                 8136264      4.34%     64.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                 8000314      4.27%     68.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                16364881      8.74%     77.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                 5409214      2.89%     80.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                36757540     19.63%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total           187281438                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetchStats0.numInsts            358402707                       # Number of instructions fetched (thread level) (Count)
system.cpu4.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu4.fetchStats0.fetchRate            1.913570                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.fetchStats0.numBranches          46361409                       # Number of branches fetched (Count)
system.cpu4.fetchStats0.branchRate           0.247531                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetchStats0.icacheStallCycles     63584696                       # ICache total stall cycles (Cycle)
system.cpu4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu4.icache.demandHits::cpu4.inst     63243849                       # number of demand (read+write) hits (Count)
system.cpu4.icache.demandHits::total         63243849                       # number of demand (read+write) hits (Count)
system.cpu4.icache.overallHits::cpu4.inst     63243849                       # number of overall hits (Count)
system.cpu4.icache.overallHits::total        63243849                       # number of overall hits (Count)
system.cpu4.icache.demandMisses::cpu4.inst          445                       # number of demand (read+write) misses (Count)
system.cpu4.icache.demandMisses::total            445                       # number of demand (read+write) misses (Count)
system.cpu4.icache.overallMisses::cpu4.inst          445                       # number of overall misses (Count)
system.cpu4.icache.overallMisses::total           445                       # number of overall misses (Count)
system.cpu4.icache.demandMissLatency::cpu4.inst     19182500                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.demandMissLatency::total     19182500                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.overallMissLatency::cpu4.inst     19182500                       # number of overall miss ticks (Tick)
system.cpu4.icache.overallMissLatency::total     19182500                       # number of overall miss ticks (Tick)
system.cpu4.icache.demandAccesses::cpu4.inst     63244294                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.demandAccesses::total     63244294                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::cpu4.inst     63244294                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::total     63244294                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.demandMissRate::cpu4.inst     0.000007                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.demandMissRate::total     0.000007                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.overallMissRate::cpu4.inst     0.000007                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.overallMissRate::total     0.000007                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.demandAvgMissLatency::cpu4.inst 43106.741573                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.demandAvgMissLatency::total 43106.741573                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::cpu4.inst 43106.741573                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::total 43106.741573                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.blockedCycles::no_mshrs           52                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCauses::no_mshrs            1                       # number of times access was blocked (Count)
system.cpu4.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.icache.avgBlocked::no_mshrs            52                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.writebacks::writebacks          154                       # number of writebacks (Count)
system.cpu4.icache.writebacks::total              154                       # number of writebacks (Count)
system.cpu4.icache.demandMshrHits::cpu4.inst           63                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.demandMshrHits::total           63                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.overallMshrHits::cpu4.inst           63                       # number of overall MSHR hits (Count)
system.cpu4.icache.overallMshrHits::total           63                       # number of overall MSHR hits (Count)
system.cpu4.icache.demandMshrMisses::cpu4.inst          382                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.demandMshrMisses::total          382                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::cpu4.inst          382                       # number of overall MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::total          382                       # number of overall MSHR misses (Count)
system.cpu4.icache.demandMshrMissLatency::cpu4.inst     16760500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissLatency::total     16760500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::cpu4.inst     16760500                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::total     16760500                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissRate::cpu4.inst     0.000006                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.demandMshrMissRate::total     0.000006                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::cpu4.inst     0.000006                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::total     0.000006                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.demandAvgMshrMissLatency::cpu4.inst 43875.654450                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.demandAvgMshrMissLatency::total 43875.654450                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::cpu4.inst 43875.654450                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::total 43875.654450                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.replacements                   154                       # number of replacements (Count)
system.cpu4.icache.ReadReq.hits::cpu4.inst     63243849                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.hits::total       63243849                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.misses::cpu4.inst          445                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.misses::total          445                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.missLatency::cpu4.inst     19182500                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.missLatency::total     19182500                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.accesses::cpu4.inst     63244294                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.accesses::total     63244294                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.missRate::cpu4.inst     0.000007                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.missRate::total     0.000007                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMissLatency::cpu4.inst 43106.741573                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMissLatency::total 43106.741573                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.mshrHits::cpu4.inst           63                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrHits::total           63                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrMisses::cpu4.inst          382                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMisses::total          382                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMissLatency::cpu4.inst     16760500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissLatency::total     16760500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissRate::cpu4.inst     0.000006                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.mshrMissRate::total     0.000006                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMshrMissLatency::cpu4.inst 43875.654450                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMshrMissLatency::total 43875.654450                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.icache.tags.tagsInUse          163.355021                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.icache.tags.totalRefs            63244231                       # Total number of references to valid blocks. (Count)
system.cpu4.icache.tags.sampledRefs               382                       # Sample count of references to valid blocks. (Count)
system.cpu4.icache.tags.avgRefs          165560.814136                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.icache.tags.warmupTick        79656232500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.icache.tags.occupancies::cpu4.inst   163.355021                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.icache.tags.avgOccs::cpu4.inst     0.638106                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.avgOccs::total       0.638106                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.occupanciesTaskId::1024          228                       # Occupied blocks per task id (Count)
system.cpu4.icache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ageTaskId_1024::4          222                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ratioOccsTaskId::1024     0.890625                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.icache.tags.tagAccesses         126488970                       # Number of tag accesses (Count)
system.cpu4.icache.tags.dataAccesses        126488970                       # Number of data accesses (Count)
system.cpu4.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                  1555176                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                   7368608                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                 5596380                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts             527754273                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                1131                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts               125369366                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts               80485169                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                  142                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                      133                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                 5594208                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents           101                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect        712563                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect       807814                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts             1520377                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit               516291358                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount              515081984                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                331499563                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                500861259                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       2.750106                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.661859                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu4.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.lsq0.forwLoads                   66827581                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads               15485190                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses               58129                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                101                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores              13356409                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                 14540                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples         109852932                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean             2.652496                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev            4.091047                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9             109804282     99.96%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19                  69      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29                1491      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39                  42      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49                 109      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59                   8      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69                  20      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79                  76      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89                 115      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99                 140      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109                91      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119               256      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129               247      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139               306      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149             18291      0.02%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159              1045      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169              2748      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179              8097      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189               537      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199               595      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209              9751      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219               700      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229               294      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239               260      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249               241      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259               249      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269               247      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279               209      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289               169      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299               195      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows            2052      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            1016                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total           109852932                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.addedLoadsAndStores        205854535                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu4.mmu.dtb.rdAccesses              123185635                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses               77146007                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                     1147                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                     1109                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses               63244474                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                      257                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean 143392135000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1e+11-1.5e+11            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value 143392135000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value 143392135000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON 173303862500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED 143392135000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles               1555176                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                56199782                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles               13196581                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                 84286483                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles             32043416                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts             539977553                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents                 1091                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents                418081                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.LQFullEvents               6019539                       # Number of times rename has blocked due to LQ full (Count)
system.cpu4.rename.SQFullEvents              24489890                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.renamedOperands          608187869                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                 1562658934                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups               624344639                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                  2305850                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps            529330794                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                78856978                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                 35191089                       # count of insts added to the skid buffer (Count)
system.cpu4.rename.intReturned              326413618                       # count of registers freed and written back to integer free list (Count)
system.cpu4.rename.fpReturned                  932555                       # count of registers freed and written back to floating point free list (Count)
system.cpu4.rob.reads                       677308199                       # The number of ROB reads (Count)
system.cpu4.rob.writes                     1064245737                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts               295790159                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                 460487493                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                       351394856                       # Number of cpu cycles simulated (Cycle)
system.cpu5.cpi                              0.622160                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu5.ipc                              1.607304                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                     1004168254                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                     350                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                     989207814                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                108329                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined           124543942                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined         68902917                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                199                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples          351382893                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              2.815185                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             2.057931                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                 79410793     22.60%     22.60% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                 25933868      7.38%     29.98% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                 35042170      9.97%     39.95% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                 75957664     21.62%     61.57% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                 59764838     17.01%     78.58% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                 40934469     11.65%     90.23% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                 21416282      6.09%     96.32% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                 10295247      2.93%     99.25% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                  2627562      0.75%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total            351382893                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                 824695     15.57%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                     0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                     0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMatMultAcc              0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                   0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd                0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMatMultAcc            0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::Matrix                      0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixMov                   0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixOP                    0      0.00%     15.57% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead               1555325     29.36%     44.92% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite              1856031     35.03%     79.95% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead           608640     11.49%     91.44% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite          453448      8.56%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass     31257619      3.16%      3.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu    573923328     58.02%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd          136      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu            6      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc          135      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::Matrix            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixMov            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixOP            0      0.00%     61.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead    232235024     23.48%     84.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite    145559990     14.71%     99.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead      3232848      0.33%     99.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite      2998728      0.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total     989207814                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        2.815089                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                            5298139                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.005356                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads              2321581122                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites             1119797789                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses      973918555                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                 13623860                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                 8914891                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses         5653114                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                  955954258                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                     7294076                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numRecvResp                     235429311                       # Number of received responses (Count)
system.cpu5.numRecvRespBytes               1617476042                       # Number of received response bytes (Byte)
system.cpu5.recvRespAvgBW                        4.60                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu5.recvRespAvgSize                      6.87                       # Average packet size per received response ((Byte/Count))
system.cpu5.recvRespAvgRate                      0.67                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu5.recvRespAvgRetryRate                 0.00                       # Average retry rate per received response ((Count/Count))
system.cpu5.numSendRetryResp                        0                       # Number of retry responses sent (Count)
system.cpu5.numSquashedInsts                  6188720                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.timesIdled                            138                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                          11963                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.quiesceCycles                   281997139                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu5.MemDepUnit__0.insertedLoads     238772483                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores    153020015                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads     60382101                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores     19115475                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::Return     31844041     36.29%     36.29% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallDirect     31616676     36.03%     72.33% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::CallIndirect           26      0.00%     72.33% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectCond     19673745     22.42%     94.75% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::DirectUncond      4086504      4.66%     99.41% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectCond            0      0.00%     99.41% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::IndirectUncond       519426      0.59%    100.00% # Number of BP lookups (Count)
system.cpu5.branchPred.lookups_0::total      87740418                       # Number of BP lookups (Count)
system.cpu5.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::Return      5530961     41.58%     41.58% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallDirect      5303599     39.87%     81.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::CallIndirect           20      0.00%     81.45% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectCond      1105773      8.31%     89.76% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::DirectUncond      1342757     10.09%     99.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectCond            0      0.00%     99.85% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::IndirectUncond        19424      0.15%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.squashes_0::total     13302534                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu5.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::Return          520      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallDirect           99      0.00%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::CallIndirect            7      0.00%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectCond      2681416     93.62%     93.64% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::DirectUncond           47      0.00%     93.64% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectCond            0      0.00%     93.64% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::IndirectUncond       182063      6.36%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.corrected_0::total      2864152                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu5.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu5.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::Return     26313080     35.35%     35.35% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallDirect     26313077     35.35%     70.70% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::CallIndirect            6      0.00%     70.70% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectCond     18567961     24.94%     95.64% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::DirectUncond      2743747      3.69%     99.33% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectCond            0      0.00%     99.33% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::IndirectUncond       500002      0.67%    100.00% # Number of branches finally committed  (Count)
system.cpu5.branchPred.committed_0::total     74437873                       # Number of branches finally committed  (Count)
system.cpu5.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::Return          520      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallDirect           57      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::CallIndirect            6      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectCond      2665442     93.59%     93.61% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::DirectUncond           26      0.00%     93.61% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.61% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::IndirectUncond       182055      6.39%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredicted_0::total      2848106                       # Number of committed branches that were mispredicted. (Count)
system.cpu5.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu5.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu5.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu5.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu5.branchPred.mispredictDueToPredictor_0::DirectCond      2665338    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu5.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu5.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu5.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu5.branchPred.mispredictDueToPredictor_0::total      2665338                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu5.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu5.branchPred.mispredictDueToBTBMiss_0::Return          520      0.28%      0.28% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu5.branchPred.mispredictDueToBTBMiss_0::CallDirect           57      0.03%      0.32% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu5.branchPred.mispredictDueToBTBMiss_0::CallIndirect            6      0.00%      0.32% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu5.branchPred.mispredictDueToBTBMiss_0::DirectCond          104      0.06%      0.38% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu5.branchPred.mispredictDueToBTBMiss_0::DirectUncond           26      0.01%      0.39% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu5.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%      0.39% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu5.branchPred.mispredictDueToBTBMiss_0::IndirectUncond       182055     99.61%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu5.branchPred.mispredictDueToBTBMiss_0::total       182768                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu5.branchPred.targetProvider_0::NoTarget      9390577     10.70%     10.70% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::BTB     45992189     52.42%     63.12% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::RAS     31844038     36.29%     99.41% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::Indirect       513614      0.59%    100.00% # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetProvider_0::total     87740418                       # The component providing the target for taken branches (Count)
system.cpu5.branchPred.targetWrong_0::NoBranch      1484662     51.84%     51.84% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::Return      1197057     41.79%     93.63% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallDirect          520      0.02%     93.65% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::CallIndirect       181911      6.35%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.targetWrong_0::total      2864150                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu5.branchPred.condPredicted         19673745                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condPredictedTaken     10290243                       # Number of conditional branches predicted as taken (Count)
system.cpu5.branchPred.condIncorrect          2864152                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.predTakenBTBMiss           196                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu5.branchPred.BTBLookups            87740418                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBUpdates             1484504                       # Number of BTB updates (Count)
system.cpu5.branchPred.BTBHits               53983322                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.615262                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.BTBMispredicted            269                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu5.branchPred.indirectLookups         519452                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits            513614                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses            5838                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu5.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::Return     31844041     36.29%     36.29% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallDirect     31616676     36.03%     72.33% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::CallIndirect           26      0.00%     72.33% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectCond     19673745     22.42%     94.75% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::DirectUncond      4086504      4.66%     99.41% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectCond            0      0.00%     99.41% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::IndirectUncond       519426      0.59%    100.00% # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.lookups::total     87740418                       # Number of BTB lookups (Count)
system.cpu5.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::Return     31844041     94.33%     94.33% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallDirect          153      0.00%     94.33% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::CallIndirect           26      0.00%     94.33% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectCond      1393358      4.13%     98.46% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::DirectUncond           92      0.00%     98.46% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectCond            0      0.00%     98.46% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::IndirectUncond       519426      1.54%    100.00% # Number of BTB misses (Count)
system.cpu5.branchPred.btb.misses::total     33757096                       # Number of BTB misses (Count)
system.cpu5.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallDirect           99      0.01%      0.01% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::CallIndirect            0      0.00%      0.01% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectCond      1484358     99.99%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::DirectUncond           47      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu5.branchPred.btb.updates::total      1484504                       # Number of BTB updates (Count)
system.cpu5.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallDirect           99      0.01%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectCond      1484358     99.99%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::DirectUncond           47      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.mispredict::total      1484504                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu5.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.branchPred.indirectBranchPred.lookups       519452                       # Number of lookups (Count)
system.cpu5.branchPred.indirectBranchPred.hits       513614                       # Number of hits of a tag (Count)
system.cpu5.branchPred.indirectBranchPred.misses         5838                       # Number of misses (Count)
system.cpu5.branchPred.indirectBranchPred.targetRecords       182070                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu5.branchPred.indirectBranchPred.indirectRecords       701522                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu5.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu5.branchPred.ras.pushes            37147663                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu5.branchPred.ras.pops              37147660                       # Number of times a PC was poped from the RAS (Count)
system.cpu5.branchPred.ras.squashes          10834580                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu5.branchPred.ras.used              26313080                       # Number of times the RAS is the provider (Count)
system.cpu5.branchPred.ras.correct           26312560                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu5.branchPred.ras.incorrect              520                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu5.commit.commitSquashedInsts      124481252                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls            151                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts          2864262                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples    334872621                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     2.626744                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     3.056057                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0      129685246     38.73%     38.73% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1       53838368     16.08%     54.80% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2       20007655      5.97%     60.78% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3       35225417     10.52%     71.30% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4       11302493      3.38%     74.67% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5        3590720      1.07%     75.75% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6        5543001      1.66%     77.40% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7       21764646      6.50%     83.90% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8       53915075     16.10%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total    334872621                       # Number of insts commited each cycle (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                        100                       # Number of memory barriers committed (Count)
system.cpu5.commit.functionCalls             26313083                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass     26563084      3.02%      3.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu    513428639     58.37%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd          131      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu            4      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc          131      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::Matrix            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixMov            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixOP            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead    208577507     23.71%     85.10% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite    127576269     14.50%     99.60% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead      1739302      0.20%     99.80% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite      1739562      0.20%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total    879624629                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples     53915075                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.commitStats0.numInsts           564798185                       # Number of instructions committed (thread level) (Count)
system.cpu5.commitStats0.numOps             879624629                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu5.commitStats0.numInstsNotNOP     564798185                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu5.commitStats0.numOpsNotNOP       879624629                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.commitStats0.cpi                 0.622160                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu5.commitStats0.ipc                 1.607304                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu5.commitStats0.numMemRefs         339632640                       # Number of memory references committed (Count)
system.cpu5.commitStats0.numFpInsts           3479261                       # Number of float instructions (Count)
system.cpu5.commitStats0.numIntInsts        849955541                       # Number of integer instructions (Count)
system.cpu5.commitStats0.numLoadInsts       210316809                       # Number of load instructions (Count)
system.cpu5.commitStats0.numStoreInsts      129315831                       # Number of store instructions (Count)
system.cpu5.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu5.commitStats0.committedInstType::No_OpClass     26563084      3.02%      3.02% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntAlu    513428639     58.37%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntMult            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntDiv            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatAdd          131      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCmp            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCvt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMult            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatDiv            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMisc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAdd            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAlu            4      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCmp            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCvt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMisc          131      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMult            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShift            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdDiv            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAes            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::Matrix            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixMov            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixOP            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemRead    208577507     23.71%     85.10% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemWrite    127576269     14.50%     99.60% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemRead      1739302      0.20%     99.80% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemWrite      1739562      0.20%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::total    879624629                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedControl::IsControl     74437874                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsDirectControl     47624786                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsIndirectControl     26813088                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCondControl     18567962                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsUncondControl     55869912                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsCall     26313083                       # Class of control type instructions committed (Count)
system.cpu5.commitStats0.committedControl::IsReturn     26313080                       # Class of control type instructions committed (Count)
system.cpu5.dcache.demandHits::cpu5.data    234854436                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.demandHits::total        234854436                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.overallHits::cpu5.data    234878611                       # number of overall hits (Count)
system.cpu5.dcache.overallHits::total       234878611                       # number of overall hits (Count)
system.cpu5.dcache.demandMisses::cpu5.data       511693                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.demandMisses::total         511693                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.overallMisses::cpu5.data       550601                       # number of overall misses (Count)
system.cpu5.dcache.overallMisses::total        550601                       # number of overall misses (Count)
system.cpu5.dcache.demandMissLatency::cpu5.data  39884514703                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.demandMissLatency::total  39884514703                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::cpu5.data  39884514703                       # number of overall miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::total  39884514703                       # number of overall miss ticks (Tick)
system.cpu5.dcache.demandAccesses::cpu5.data    235366129                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.demandAccesses::total    235366129                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::cpu5.data    235429212                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::total    235429212                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.demandMissRate::cpu5.data     0.002174                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.demandMissRate::total     0.002174                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.overallMissRate::cpu5.data     0.002339                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.overallMissRate::total     0.002339                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMissLatency::cpu5.data 77946.180040                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.demandAvgMissLatency::total 77946.180040                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::cpu5.data 72438.144324                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::total 72438.144324                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.blockedCycles::no_mshrs        10337                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCycles::no_targets       716031                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCauses::no_mshrs          189                       # number of times access was blocked (Count)
system.cpu5.dcache.blockedCauses::no_targets        14590                       # number of times access was blocked (Count)
system.cpu5.dcache.avgBlocked::no_mshrs     54.693122                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.avgBlocked::no_targets    49.076833                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.writebacks::writebacks       163612                       # number of writebacks (Count)
system.cpu5.dcache.writebacks::total           163612                       # number of writebacks (Count)
system.cpu5.dcache.demandMshrHits::cpu5.data       291507                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.demandMshrHits::total       291507                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::cpu5.data       291507                       # number of overall MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::total       291507                       # number of overall MSHR hits (Count)
system.cpu5.dcache.demandMshrMisses::cpu5.data       220186                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.demandMshrMisses::total       220186                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::cpu5.data       259091                       # number of overall MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::total       259091                       # number of overall MSHR misses (Count)
system.cpu5.dcache.demandMshrMissLatency::cpu5.data  20196537703                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissLatency::total  20196537703                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::cpu5.data  23473946703                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::total  23473946703                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissRate::cpu5.data     0.000936                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.demandMshrMissRate::total     0.000936                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::cpu5.data     0.001101                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::total     0.001101                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMshrMissLatency::cpu5.data 91724.894875                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.demandAvgMshrMissLatency::total 91724.894875                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::cpu5.data 90601.166011                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::total 90601.166011                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.replacements                256948                       # number of replacements (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::cpu5.data           17                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::total           17                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::cpu5.data           33                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::total           33                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.missLatency::cpu5.data       341000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.missLatency::total       341000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.accesses::cpu5.data           50                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::total           50                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.missRate::cpu5.data     0.660000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.missRate::total     0.660000                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::cpu5.data 10333.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::total 10333.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::cpu5.data           33                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::total           33                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::cpu5.data       877000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::total       877000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::cpu5.data     0.660000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::total     0.660000                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu5.data 26575.757576                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::total 26575.757576                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWWriteReq.hits::cpu5.data           50                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.hits::total           50                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::cpu5.data           50                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::total           50                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.hits::cpu5.data    105697471                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.hits::total      105697471                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.misses::cpu5.data       380379                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.misses::total       380379                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.missLatency::cpu5.data  27643356000                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.missLatency::total  27643356000                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.accesses::cpu5.data    106077850                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.accesses::total    106077850                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.missRate::cpu5.data     0.003586                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.missRate::total     0.003586                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMissLatency::cpu5.data 72673.191738                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMissLatency::total 72673.191738                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.mshrHits::cpu5.data       291505                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrHits::total       291505                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrMisses::cpu5.data        88874                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMisses::total        88874                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMissLatency::cpu5.data   8086751500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissLatency::total   8086751500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissRate::cpu5.data     0.000838                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.mshrMissRate::total     0.000838                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMshrMissLatency::cpu5.data 90991.195400                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMshrMissLatency::total 90991.195400                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.SoftPFReq.hits::cpu5.data        24175                       # number of SoftPFReq hits (Count)
system.cpu5.dcache.SoftPFReq.hits::total        24175                       # number of SoftPFReq hits (Count)
system.cpu5.dcache.SoftPFReq.misses::cpu5.data        38908                       # number of SoftPFReq misses (Count)
system.cpu5.dcache.SoftPFReq.misses::total        38908                       # number of SoftPFReq misses (Count)
system.cpu5.dcache.SoftPFReq.accesses::cpu5.data        63083                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu5.dcache.SoftPFReq.accesses::total        63083                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu5.dcache.SoftPFReq.missRate::cpu5.data     0.616775                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.missRate::total     0.616775                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.mshrMisses::cpu5.data        38905                       # number of SoftPFReq MSHR misses (Count)
system.cpu5.dcache.SoftPFReq.mshrMisses::total        38905                       # number of SoftPFReq MSHR misses (Count)
system.cpu5.dcache.SoftPFReq.mshrMissLatency::cpu5.data   3277409000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu5.dcache.SoftPFReq.mshrMissLatency::total   3277409000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu5.dcache.SoftPFReq.mshrMissRate::cpu5.data     0.616727                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.mshrMissRate::total     0.616727                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.avgMshrMissLatency::cpu5.data 84241.331448                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.SoftPFReq.avgMshrMissLatency::total 84241.331448                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.hits::cpu5.data    129156965                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.hits::total     129156965                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.misses::cpu5.data       131314                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.misses::total       131314                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.missLatency::cpu5.data  12241158703                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.missLatency::total  12241158703                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.accesses::cpu5.data    129288279                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.accesses::total    129288279                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.missRate::cpu5.data     0.001016                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.missRate::total     0.001016                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMissLatency::cpu5.data 93220.514972                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMissLatency::total 93220.514972                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.mshrHits::cpu5.data            2                       # number of WriteReq MSHR hits (Count)
system.cpu5.dcache.WriteReq.mshrHits::total            2                       # number of WriteReq MSHR hits (Count)
system.cpu5.dcache.WriteReq.mshrMisses::cpu5.data       131312                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMisses::total       131312                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMissLatency::cpu5.data  12109786203                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissLatency::total  12109786203                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissRate::cpu5.data     0.001016                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.mshrMissRate::total     0.001016                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMshrMissLatency::cpu5.data 92221.474069                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMshrMissLatency::total 92221.474069                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dcache.tags.tagsInUse         1203.043410                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dcache.tags.totalRefs           235137809                       # Total number of references to valid blocks. (Count)
system.cpu5.dcache.tags.sampledRefs            259093                       # Sample count of references to valid blocks. (Count)
system.cpu5.dcache.tags.avgRefs            907.542114                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dcache.tags.warmupTick        79658863500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dcache.tags.occupancies::cpu5.data  1203.043410                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dcache.tags.avgOccs::cpu5.data     0.587424                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.avgOccs::total       0.587424                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.occupanciesTaskId::1024           41                       # Occupied blocks per task id (Count)
system.cpu5.dcache.tags.ageTaskId_1024::1            8                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ageTaskId_1024::4           33                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ratioOccsTaskId::1024     0.020020                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dcache.tags.tagAccesses         941976341                       # Number of tag accesses (Count)
system.cpu5.dcache.tags.dataAccesses        941976341                       # Number of data accesses (Count)
system.cpu5.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.decode.idleCycles               100775729                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles             80458087                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                153652777                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles             13569409                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles               2926891                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved            44379806                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                  147                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts            1037376512                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                  787                       # Number of squashed instructions handled by decode (Count)
system.cpu5.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.executeStats0.numInsts          983019087                       # Number of executed instructions (Count)
system.cpu5.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu5.executeStats0.numBranches        81492146                       # Number of branches executed (Count)
system.cpu5.executeStats0.numLoadInsts      234626323                       # Number of load instructions executed (Count)
system.cpu5.executeStats0.numStoreInsts     146448460                       # Number of stores executed (Count)
system.cpu5.executeStats0.instRate           2.797477                       # Inst execution rate ((Count/Cycle))
system.cpu5.executeStats0.numCCRegReads     158221590                       # Number of times the CC registers were read (Count)
system.cpu5.executeStats0.numCCRegWrites    153231738                       # Number of times the CC registers were written (Count)
system.cpu5.executeStats0.numFpRegReads       2997418                       # Number of times the floating registers were read (Count)
system.cpu5.executeStats0.numFpRegWrites      2668289                       # Number of times the floating registers were written (Count)
system.cpu5.executeStats0.numIntRegReads   1131705241                       # Number of times the integer registers were read (Count)
system.cpu5.executeStats0.numIntRegWrites    696027523                       # Number of times the integer registers were written (Count)
system.cpu5.executeStats0.numMemRefs        381074783                       # Number of memory refs (Count)
system.cpu5.executeStats0.numMiscRegReads    516146167                       # Number of times the Misc registers were read (Count)
system.cpu5.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu5.fetch.predictedBranches          78349841                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                    226883012                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                5854074                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles                 264                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles         1628                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.cacheLines                120826686                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes              1964792                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples         351382893                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             3.006679                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            3.295637                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0               169240764     48.16%     48.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                 6941125      1.98%     50.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                 4312737      1.23%     51.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                29613802      8.43%     59.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                14854058      4.23%     64.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                15288882      4.35%     68.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                31174174      8.87%     77.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                10476763      2.98%     80.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                69480588     19.77%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total           351382893                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetchStats0.numInsts            681152953                       # Number of instructions fetched (thread level) (Count)
system.cpu5.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu5.fetchStats0.fetchRate            1.938426                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.fetchStats0.numBranches          87740418                       # Number of branches fetched (Count)
system.cpu5.fetchStats0.branchRate           0.249692                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetchStats0.icacheStallCycles    121570952                       # ICache total stall cycles (Cycle)
system.cpu5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu5.icache.demandHits::cpu5.inst    120826232                       # number of demand (read+write) hits (Count)
system.cpu5.icache.demandHits::total        120826232                       # number of demand (read+write) hits (Count)
system.cpu5.icache.overallHits::cpu5.inst    120826232                       # number of overall hits (Count)
system.cpu5.icache.overallHits::total       120826232                       # number of overall hits (Count)
system.cpu5.icache.demandMisses::cpu5.inst          454                       # number of demand (read+write) misses (Count)
system.cpu5.icache.demandMisses::total            454                       # number of demand (read+write) misses (Count)
system.cpu5.icache.overallMisses::cpu5.inst          454                       # number of overall misses (Count)
system.cpu5.icache.overallMisses::total           454                       # number of overall misses (Count)
system.cpu5.icache.demandMissLatency::cpu5.inst     18349000                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.demandMissLatency::total     18349000                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.overallMissLatency::cpu5.inst     18349000                       # number of overall miss ticks (Tick)
system.cpu5.icache.overallMissLatency::total     18349000                       # number of overall miss ticks (Tick)
system.cpu5.icache.demandAccesses::cpu5.inst    120826686                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.demandAccesses::total    120826686                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::cpu5.inst    120826686                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::total    120826686                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.demandMissRate::cpu5.inst     0.000004                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.demandMissRate::total     0.000004                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.overallMissRate::cpu5.inst     0.000004                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.overallMissRate::total     0.000004                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.demandAvgMissLatency::cpu5.inst 40416.299559                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.demandAvgMissLatency::total 40416.299559                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::cpu5.inst 40416.299559                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::total 40416.299559                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.writebacks::writebacks          163                       # number of writebacks (Count)
system.cpu5.icache.writebacks::total              163                       # number of writebacks (Count)
system.cpu5.icache.demandMshrHits::cpu5.inst           65                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.demandMshrHits::total           65                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.overallMshrHits::cpu5.inst           65                       # number of overall MSHR hits (Count)
system.cpu5.icache.overallMshrHits::total           65                       # number of overall MSHR hits (Count)
system.cpu5.icache.demandMshrMisses::cpu5.inst          389                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.demandMshrMisses::total          389                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::cpu5.inst          389                       # number of overall MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::total          389                       # number of overall MSHR misses (Count)
system.cpu5.icache.demandMshrMissLatency::cpu5.inst     16238000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissLatency::total     16238000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::cpu5.inst     16238000                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::total     16238000                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissRate::cpu5.inst     0.000003                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.demandMshrMissRate::total     0.000003                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::cpu5.inst     0.000003                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::total     0.000003                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.demandAvgMshrMissLatency::cpu5.inst 41742.930591                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.demandAvgMshrMissLatency::total 41742.930591                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::cpu5.inst 41742.930591                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::total 41742.930591                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.replacements                   163                       # number of replacements (Count)
system.cpu5.icache.ReadReq.hits::cpu5.inst    120826232                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.hits::total      120826232                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.misses::cpu5.inst          454                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.misses::total          454                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.missLatency::cpu5.inst     18349000                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.missLatency::total     18349000                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.accesses::cpu5.inst    120826686                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.accesses::total    120826686                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.missRate::cpu5.inst     0.000004                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.missRate::total     0.000004                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMissLatency::cpu5.inst 40416.299559                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMissLatency::total 40416.299559                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.mshrHits::cpu5.inst           65                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrHits::total           65                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrMisses::cpu5.inst          389                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMisses::total          389                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMissLatency::cpu5.inst     16238000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissLatency::total     16238000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissRate::cpu5.inst     0.000003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.mshrMissRate::total     0.000003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMshrMissLatency::cpu5.inst 41742.930591                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMshrMissLatency::total 41742.930591                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.icache.tags.tagsInUse          159.927015                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.icache.tags.totalRefs           120826621                       # Total number of references to valid blocks. (Count)
system.cpu5.icache.tags.sampledRefs               389                       # Sample count of references to valid blocks. (Count)
system.cpu5.icache.tags.avgRefs          310608.280206                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.icache.tags.warmupTick        79658832500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.icache.tags.occupancies::cpu5.inst   159.927015                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.icache.tags.avgOccs::cpu5.inst     0.624715                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.avgOccs::total       0.624715                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.occupanciesTaskId::1024          226                       # Occupied blocks per task id (Count)
system.cpu5.icache.tags.ageTaskId_1024::1            7                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ageTaskId_1024::4          219                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ratioOccsTaskId::1024     0.882812                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.icache.tags.tagAccesses         241653761                       # Number of tag accesses (Count)
system.cpu5.icache.tags.dataAccesses        241653761                       # Number of data accesses (Count)
system.cpu5.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                  2926891                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                  13600922                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                 9278351                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts            1004168604                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                2227                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts               238772483                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts              153020015                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                  121                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                      193                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                 9267672                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents           242                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect       1379605                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect      1542338                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts             2921943                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit               981317137                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount              979571669                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                629894817                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                953008193                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       2.787667                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.660954                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu5.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.lsq0.forwLoads                  128309346                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads               28455671                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses              109924                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                242                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores              23704184                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                 14754                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples         210254328                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean             2.649815                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev            3.984437                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9             210170549     99.96%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19                 130      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29                2322      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39                 111      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49                  38      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59                  89      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69                  21      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79                  23      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89                 253      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99                 274      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109                91      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119               480      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129               531      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139               689      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149             22343      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159              1499      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169              3806      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179             15508      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189               860      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199               983      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209             25521      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219              1295      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229               559      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239               487      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249               459      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259               500      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269               427      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279               395      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289               364      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299               372      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows            3349      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            1013                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total           210254328                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.addedLoadsAndStores        391792498                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu5.mmu.dtb.rdAccesses              234538060                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses              146504771                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                     1744                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                     1689                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses              120826958                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                      352                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean  61339752000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::5e+10-1e+11            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value  61339752000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value  61339752000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON 255356245500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED  61339752000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles               2926891                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles               107506026                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles               23115604                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                160223443                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles             57610929                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts            1027261737                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents                 1936                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents               1076167                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.LQFullEvents              10673916                       # Number of times rename has blocked due to LQ full (Count)
system.cpu5.rename.SQFullEvents              43746706                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.renamedOperands         1152977712                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                 2966526768                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups              1189761564                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                  3157459                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps           1004260299                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps               148717316                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                 67835408                       # count of insts added to the skid buffer (Count)
system.cpu5.rename.intReturned              624274857                       # count of registers freed and written back to integer free list (Count)
system.cpu5.rename.fpReturned                 1739699                       # count of registers freed and written back to floating point free list (Count)
system.cpu5.rob.reads                      1284250459                       # The number of ROB reads (Count)
system.cpu5.rob.writes                     2024728129                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts               564798185                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                 879624629                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                       352002793                       # Number of cpu cycles simulated (Cycle)
system.cpu6.cpi                              0.623277                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu6.ipc                              1.604423                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                     1003893890                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                     305                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                     989679980                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                108401                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined           124331021                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined         66235907                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                160                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples          351993755                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              2.811641                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             2.046363                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                 79406148     22.56%     22.56% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                 24882468      7.07%     29.63% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                 34626762      9.84%     39.47% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                 79606813     22.62%     62.08% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                 59981553     17.04%     79.12% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                 39747388     11.29%     90.41% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                 21037535      5.98%     96.39% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                  9805517      2.79%     99.18% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                  2899571      0.82%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total            351993755                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                 847779     15.60%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                     0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                     0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMatMultAcc              0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                   0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd                0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMatMultAcc            0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::Matrix                      0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixMov                   0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixOP                    0      0.00%     15.60% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead               1448710     26.66%     42.26% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite              2075654     38.20%     80.46% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead           608398     11.20%     91.66% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite          453439      8.34%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass     31249108      3.16%      3.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu    574431449     58.04%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd          136      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu            8      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt            3      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc          135      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::Matrix            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixMov            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixOP            0      0.00%     61.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead    231939572     23.44%     84.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite    145828279     14.73%     99.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead      3232840      0.33%     99.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite      2998450      0.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total     989679980                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        2.811569                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                            5433980                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.005491                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads              2323273027                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites             1119313364                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses      974867042                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                 13623062                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                 8911987                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses         5652243                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                  956571308                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                     7293544                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numRecvResp                     235070266                       # Number of received responses (Count)
system.cpu6.numRecvRespBytes               1615952623                       # Number of received response bytes (Byte)
system.cpu6.recvRespAvgBW                        4.59                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu6.recvRespAvgSize                      6.87                       # Average packet size per received response ((Byte/Count))
system.cpu6.recvRespAvgRate                      0.67                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu6.recvRespAvgRetryRate                 0.00                       # Average retry rate per received response ((Count/Count))
system.cpu6.numSendRetryResp                        0                       # Number of retry responses sent (Count)
system.cpu6.numSquashedInsts                  5912527                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.timesIdled                            136                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                           9038                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.quiesceCycles                   281389202                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu6.MemDepUnit__0.insertedLoads     238719548                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores    152979231                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads     60440323                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores     23424627                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::Return     31923672     36.33%     36.33% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallDirect     31606362     35.96%     72.29% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::CallIndirect           25      0.00%     72.29% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectCond     19669342     22.38%     94.67% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::DirectUncond      4163050      4.74%     99.41% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectCond            0      0.00%     99.41% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::IndirectUncond       519256      0.59%    100.00% # Number of BP lookups (Count)
system.cpu6.branchPred.lookups_0::total      87881707                       # Number of BP lookups (Count)
system.cpu6.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::Return      5611206     41.71%     41.71% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallDirect      5293899     39.35%     81.06% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::CallIndirect           19      0.00%     81.06% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectCond      1108538      8.24%     89.30% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::DirectUncond      1419480     10.55%     99.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectCond            0      0.00%     99.86% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::IndirectUncond        19254      0.14%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.squashes_0::total     13452396                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu6.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::Return          520      0.02%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallDirect          100      0.00%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::CallIndirect            7      0.00%      0.02% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectCond      2677931     93.61%     93.63% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::DirectUncond           46      0.00%     93.64% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectCond            0      0.00%     93.64% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::IndirectUncond       182061      6.36%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.corrected_0::total      2860665                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu6.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu6.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::Return     26312466     35.35%     35.35% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallDirect     26312463     35.35%     70.70% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::CallIndirect            6      0.00%     70.70% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectCond     18560793     24.94%     95.64% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::DirectUncond      2743570      3.69%     99.33% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectCond            0      0.00%     99.33% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::IndirectUncond       500002      0.67%    100.00% # Number of branches finally committed  (Count)
system.cpu6.branchPred.committed_0::total     74429300                       # Number of branches finally committed  (Count)
system.cpu6.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::Return          520      0.02%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallDirect           52      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::CallIndirect            6      0.00%      0.02% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectCond      2661586     93.58%     93.60% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::DirectUncond           25      0.00%     93.60% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectCond            0      0.00%     93.60% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::IndirectUncond       182051      6.40%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredicted_0::total      2844240                       # Number of committed branches that were mispredicted. (Count)
system.cpu6.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu6.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu6.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu6.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu6.branchPred.mispredictDueToPredictor_0::DirectCond      2661488    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu6.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu6.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu6.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu6.branchPred.mispredictDueToPredictor_0::total      2661488                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu6.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu6.branchPred.mispredictDueToBTBMiss_0::Return          520      0.28%      0.28% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu6.branchPred.mispredictDueToBTBMiss_0::CallDirect           52      0.03%      0.31% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu6.branchPred.mispredictDueToBTBMiss_0::CallIndirect            6      0.00%      0.32% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu6.branchPred.mispredictDueToBTBMiss_0::DirectCond           98      0.05%      0.37% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu6.branchPred.mispredictDueToBTBMiss_0::DirectUncond           25      0.01%      0.38% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu6.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%      0.38% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu6.branchPred.mispredictDueToBTBMiss_0::IndirectUncond       182051     99.62%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu6.branchPred.mispredictDueToBTBMiss_0::total       182752                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu6.branchPred.targetProvider_0::NoTarget      9388342     10.68%     10.68% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::BTB     46056054     52.41%     63.09% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::RAS     31923669     36.33%     99.42% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::Indirect       513642      0.58%    100.00% # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetProvider_0::total     87881707                       # The component providing the target for taken branches (Count)
system.cpu6.branchPred.targetWrong_0::NoBranch      1482897     51.84%     51.84% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::Return      1195336     41.79%     93.62% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallDirect          520      0.02%     93.64% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::CallIndirect       181910      6.36%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.targetWrong_0::total      2860663                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu6.branchPred.condPredicted         19669342                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condPredictedTaken     10287856                       # Number of conditional branches predicted as taken (Count)
system.cpu6.branchPred.condIncorrect          2860665                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.predTakenBTBMiss           196                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu6.branchPred.BTBLookups            87881707                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBUpdates             1482740                       # Number of BTB updates (Count)
system.cpu6.branchPred.BTBHits               54048554                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.615015                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.BTBMispredicted            273                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu6.branchPred.indirectLookups         519281                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits            513642                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses            5639                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu6.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::Return     31923672     36.33%     36.33% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallDirect     31606362     35.96%     72.29% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::CallIndirect           25      0.00%     72.29% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectCond     19669342     22.38%     94.67% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::DirectUncond      4163050      4.74%     99.41% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectCond            0      0.00%     99.41% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::IndirectUncond       519256      0.59%    100.00% # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.lookups::total     87881707                       # Number of BTB lookups (Count)
system.cpu6.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::Return     31923672     94.36%     94.36% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallDirect          160      0.00%     94.36% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::CallIndirect           25      0.00%     94.36% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectCond      1389945      4.11%     98.46% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::DirectUncond           95      0.00%     98.47% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectCond            0      0.00%     98.47% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::IndirectUncond       519256      1.53%    100.00% # Number of BTB misses (Count)
system.cpu6.branchPred.btb.misses::total     33833153                       # Number of BTB misses (Count)
system.cpu6.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallDirect          100      0.01%      0.01% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::CallIndirect            0      0.00%      0.01% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectCond      1482594     99.99%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::DirectUncond           46      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu6.branchPred.btb.updates::total      1482740                       # Number of BTB updates (Count)
system.cpu6.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallDirect          100      0.01%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.01% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectCond      1482594     99.99%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::DirectUncond           46      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.mispredict::total      1482740                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu6.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.branchPred.indirectBranchPred.lookups       519281                       # Number of lookups (Count)
system.cpu6.branchPred.indirectBranchPred.hits       513642                       # Number of hits of a tag (Count)
system.cpu6.branchPred.indirectBranchPred.misses         5639                       # Number of misses (Count)
system.cpu6.branchPred.indirectBranchPred.targetRecords       182068                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu6.branchPred.indirectBranchPred.indirectRecords       701349                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu6.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu6.branchPred.ras.pushes            37217593                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu6.branchPred.ras.pops              37217590                       # Number of times a PC was poped from the RAS (Count)
system.cpu6.branchPred.ras.squashes          10905124                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu6.branchPred.ras.used              26312466                       # Number of times the RAS is the provider (Count)
system.cpu6.branchPred.ras.correct           26311946                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu6.branchPred.ras.incorrect              520                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu6.commit.commitSquashedInsts      124275630                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls            145                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts          2860681                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples    335512716                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     2.621549                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     3.054397                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0      129602815     38.63%     38.63% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1       55351281     16.50%     55.13% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2       19423883      5.79%     60.92% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3       34886458     10.40%     71.31% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4       11329459      3.38%     74.69% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5        3536383      1.05%     75.74% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6        5533250      1.65%     77.39% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7       22288027      6.64%     84.04% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8       53561160     15.96%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total    335512716                       # Number of insts commited each cycle (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                         96                       # Number of memory barriers committed (Count)
system.cpu6.commit.functionCalls             26312469                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass     26562471      3.02%      3.02% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu    513378971     58.37%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd          131      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu            4      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc          131      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::Matrix            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixMov            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixOP            0      0.00%     61.39% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead    208568764     23.71%     85.10% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite    127573805     14.50%     99.60% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead      1739302      0.20%     99.80% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite      1739562      0.20%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total    879563141                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples     53561160                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.commitStats0.numInsts           564761206                       # Number of instructions committed (thread level) (Count)
system.cpu6.commitStats0.numOps             879563141                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu6.commitStats0.numInstsNotNOP     564761206                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu6.commitStats0.numOpsNotNOP       879563141                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.commitStats0.cpi                 0.623277                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu6.commitStats0.ipc                 1.604423                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu6.commitStats0.numMemRefs         339621433                       # Number of memory references committed (Count)
system.cpu6.commitStats0.numFpInsts           3479261                       # Number of float instructions (Count)
system.cpu6.commitStats0.numIntInsts        849897970                       # Number of integer instructions (Count)
system.cpu6.commitStats0.numLoadInsts       210308066                       # Number of load instructions (Count)
system.cpu6.commitStats0.numStoreInsts      129313367                       # Number of store instructions (Count)
system.cpu6.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu6.commitStats0.committedInstType::No_OpClass     26562471      3.02%      3.02% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntAlu    513378971     58.37%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntMult            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntDiv            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatAdd          131      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCmp            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCvt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMult            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMultAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatDiv            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMisc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatSqrt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAdd            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAddAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAlu            4      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCmp            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCvt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMisc          131      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMult            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMultAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShift            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdDiv            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSqrt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMult            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAes            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAesMix            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdPredAlu            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::Matrix            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixMov            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixOP            0      0.00%     61.39% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemRead    208568764     23.71%     85.10% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemWrite    127573805     14.50%     99.60% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemRead      1739302      0.20%     99.80% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemWrite      1739562      0.20%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::total    879563141                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedControl::IsControl     74429301                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsDirectControl     47616827                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsIndirectControl     26812474                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCondControl     18560794                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsUncondControl     55868507                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsCall     26312469                       # Class of control type instructions committed (Count)
system.cpu6.commitStats0.committedControl::IsReturn     26312466                       # Class of control type instructions committed (Count)
system.cpu6.dcache.demandHits::cpu6.data    234493999                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.demandHits::total        234493999                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.overallHits::cpu6.data    234518209                       # number of overall hits (Count)
system.cpu6.dcache.overallHits::total       234518209                       # number of overall hits (Count)
system.cpu6.dcache.demandMisses::cpu6.data       513097                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.demandMisses::total         513097                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.overallMisses::cpu6.data       551962                       # number of overall misses (Count)
system.cpu6.dcache.overallMisses::total        551962                       # number of overall misses (Count)
system.cpu6.dcache.demandMissLatency::cpu6.data  40015296189                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.demandMissLatency::total  40015296189                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::cpu6.data  40015296189                       # number of overall miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::total  40015296189                       # number of overall miss ticks (Tick)
system.cpu6.dcache.demandAccesses::cpu6.data    235007096                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.demandAccesses::total    235007096                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::cpu6.data    235070171                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::total    235070171                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.demandMissRate::cpu6.data     0.002183                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.demandMissRate::total     0.002183                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.overallMissRate::cpu6.data     0.002348                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.overallMissRate::total     0.002348                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMissLatency::cpu6.data 77987.780457                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.demandAvgMissLatency::total 77987.780457                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::cpu6.data 72496.469302                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::total 72496.469302                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.blockedCycles::no_mshrs         9288                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCycles::no_targets       722958                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCauses::no_mshrs          191                       # number of times access was blocked (Count)
system.cpu6.dcache.blockedCauses::no_targets        14615                       # number of times access was blocked (Count)
system.cpu6.dcache.avgBlocked::no_mshrs     48.628272                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.avgBlocked::no_targets    49.466849                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.writebacks::writebacks       163790                       # number of writebacks (Count)
system.cpu6.dcache.writebacks::total           163790                       # number of writebacks (Count)
system.cpu6.dcache.demandMshrHits::cpu6.data       291158                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.demandMshrHits::total       291158                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::cpu6.data       291158                       # number of overall MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::total       291158                       # number of overall MSHR hits (Count)
system.cpu6.dcache.demandMshrMisses::cpu6.data       221939                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.demandMshrMisses::total       221939                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::cpu6.data       260804                       # number of overall MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::total       260804                       # number of overall MSHR misses (Count)
system.cpu6.dcache.demandMshrMissLatency::cpu6.data  20316618189                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissLatency::total  20316618189                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::cpu6.data  23743405189                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::total  23743405189                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissRate::cpu6.data     0.000944                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.demandMshrMissRate::total     0.000944                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::cpu6.data     0.001109                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::total     0.001109                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMshrMissLatency::cpu6.data 91541.451430                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.demandAvgMshrMissLatency::total 91541.451430                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::cpu6.data 91039.267760                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::total 91039.267760                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.replacements                256951                       # number of replacements (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::cpu6.data           13                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::total           13                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::cpu6.data           35                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::total           35                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.missLatency::cpu6.data       375000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.missLatency::total       375000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.accesses::cpu6.data           48                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::total           48                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.missRate::cpu6.data     0.729167                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.missRate::total     0.729167                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::cpu6.data 10714.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::total 10714.285714                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::cpu6.data           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::total           35                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::cpu6.data       922500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::total       922500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::cpu6.data     0.729167                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::total     0.729167                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu6.data 26357.142857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::total 26357.142857                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWWriteReq.hits::cpu6.data           48                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.hits::total           48                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::cpu6.data           48                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::total           48                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.hits::cpu6.data    105341177                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.hits::total      105341177                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.misses::cpu6.data       380102                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.misses::total       380102                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.missLatency::cpu6.data  27476873500                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.missLatency::total  27476873500                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.accesses::cpu6.data    105721279                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.accesses::total    105721279                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.missRate::cpu6.data     0.003595                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.missRate::total     0.003595                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMissLatency::cpu6.data 72288.158179                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMissLatency::total 72288.158179                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.mshrHits::cpu6.data       291157                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrHits::total       291157                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrMisses::cpu6.data        88945                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMisses::total        88945                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMissLatency::cpu6.data   7911276500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissLatency::total   7911276500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissRate::cpu6.data     0.000841                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.mshrMissRate::total     0.000841                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMshrMissLatency::cpu6.data 88945.713643                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMshrMissLatency::total 88945.713643                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.SoftPFReq.hits::cpu6.data        24210                       # number of SoftPFReq hits (Count)
system.cpu6.dcache.SoftPFReq.hits::total        24210                       # number of SoftPFReq hits (Count)
system.cpu6.dcache.SoftPFReq.misses::cpu6.data        38865                       # number of SoftPFReq misses (Count)
system.cpu6.dcache.SoftPFReq.misses::total        38865                       # number of SoftPFReq misses (Count)
system.cpu6.dcache.SoftPFReq.accesses::cpu6.data        63075                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu6.dcache.SoftPFReq.accesses::total        63075                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu6.dcache.SoftPFReq.missRate::cpu6.data     0.616171                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.missRate::total     0.616171                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.mshrMisses::cpu6.data        38865                       # number of SoftPFReq MSHR misses (Count)
system.cpu6.dcache.SoftPFReq.mshrMisses::total        38865                       # number of SoftPFReq MSHR misses (Count)
system.cpu6.dcache.SoftPFReq.mshrMissLatency::cpu6.data   3426787000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu6.dcache.SoftPFReq.mshrMissLatency::total   3426787000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu6.dcache.SoftPFReq.mshrMissRate::cpu6.data     0.616171                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.mshrMissRate::total     0.616171                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.avgMshrMissLatency::cpu6.data 88171.542519                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.SoftPFReq.avgMshrMissLatency::total 88171.542519                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.hits::cpu6.data    129152822                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.hits::total     129152822                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.misses::cpu6.data       132995                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.misses::total       132995                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.missLatency::cpu6.data  12538422689                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.missLatency::total  12538422689                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.accesses::cpu6.data    129285817                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.accesses::total    129285817                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.missRate::cpu6.data     0.001029                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.missRate::total     0.001029                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMissLatency::cpu6.data 94277.399068                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMissLatency::total 94277.399068                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.mshrHits::cpu6.data            1                       # number of WriteReq MSHR hits (Count)
system.cpu6.dcache.WriteReq.mshrHits::total            1                       # number of WriteReq MSHR hits (Count)
system.cpu6.dcache.WriteReq.mshrMisses::cpu6.data       132994                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMisses::total       132994                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMissLatency::cpu6.data  12405341689                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissLatency::total  12405341689                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissRate::cpu6.data     0.001029                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.mshrMissRate::total     0.001029                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMshrMissLatency::cpu6.data 93277.453787                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMshrMissLatency::total 93277.453787                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dcache.tags.tagsInUse         1203.734532                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dcache.tags.totalRefs           234779116                       # Total number of references to valid blocks. (Count)
system.cpu6.dcache.tags.sampledRefs            259110                       # Sample count of references to valid blocks. (Count)
system.cpu6.dcache.tags.avgRefs            906.098244                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dcache.tags.warmupTick        79661636500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dcache.tags.occupancies::cpu6.data  1203.734532                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dcache.tags.avgOccs::cpu6.data     0.587761                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.avgOccs::total       0.587761                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.occupanciesTaskId::1024           40                       # Occupied blocks per task id (Count)
system.cpu6.dcache.tags.ageTaskId_1024::1            7                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ageTaskId_1024::4           33                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ratioOccsTaskId::1024     0.019531                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dcache.tags.tagAccesses         940540178                       # Number of tag accesses (Count)
system.cpu6.dcache.tags.dataAccesses        940540178                       # Number of data accesses (Count)
system.cpu6.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.decode.idleCycles               100792399                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles             81064436                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                153529540                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles             13684071                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles               2923309                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved            44362260                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                  152                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts            1037666235                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                  788                       # Number of squashed instructions handled by decode (Count)
system.cpu6.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.executeStats0.numInsts          983767446                       # Number of executed instructions (Count)
system.cpu6.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu6.executeStats0.numBranches        81463067                       # Number of branches executed (Count)
system.cpu6.executeStats0.numLoadInsts      234546224                       # Number of load instructions executed (Count)
system.cpu6.executeStats0.numStoreInsts     146511002                       # Number of stores executed (Count)
system.cpu6.executeStats0.instRate           2.794772                       # Inst execution rate ((Count/Cycle))
system.cpu6.executeStats0.numCCRegReads     158152043                       # Number of times the CC registers were read (Count)
system.cpu6.executeStats0.numCCRegWrites    153176118                       # Number of times the CC registers were written (Count)
system.cpu6.executeStats0.numFpRegReads       2997095                       # Number of times the floating registers were read (Count)
system.cpu6.executeStats0.numFpRegWrites      2667691                       # Number of times the floating registers were written (Count)
system.cpu6.executeStats0.numIntRegReads   1132257191                       # Number of times the integer registers were read (Count)
system.cpu6.executeStats0.numIntRegWrites    696763447                       # Number of times the integer registers were written (Count)
system.cpu6.executeStats0.numMemRefs        381057226                       # Number of memory refs (Count)
system.cpu6.executeStats0.numMiscRegReads    516163084                       # Number of times the Misc registers were read (Count)
system.cpu6.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu6.fetch.predictedBranches          78493365                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                    227377537                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                5846910                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles                 170                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles         1128                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.cacheLines                121037198                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes              2124857                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples         351993755                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             3.002534                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            3.294872                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0               169727519     48.22%     48.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                 6988514      1.99%     50.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                 4277304      1.22%     51.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                29682671      8.43%     59.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                14915934      4.24%     64.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                15275810      4.34%     68.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                31140466      8.85%     77.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                10487853      2.98%     80.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                69497684     19.74%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total           351993755                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetchStats0.numInsts            681286117                       # Number of instructions fetched (thread level) (Count)
system.cpu6.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu6.fetchStats0.fetchRate            1.935457                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.fetchStats0.numBranches          87881707                       # Number of branches fetched (Count)
system.cpu6.fetchStats0.branchRate           0.249662                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetchStats0.icacheStallCycles    121691465                       # ICache total stall cycles (Cycle)
system.cpu6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu6.icache.demandHits::cpu6.inst    121036720                       # number of demand (read+write) hits (Count)
system.cpu6.icache.demandHits::total        121036720                       # number of demand (read+write) hits (Count)
system.cpu6.icache.overallHits::cpu6.inst    121036720                       # number of overall hits (Count)
system.cpu6.icache.overallHits::total       121036720                       # number of overall hits (Count)
system.cpu6.icache.demandMisses::cpu6.inst          478                       # number of demand (read+write) misses (Count)
system.cpu6.icache.demandMisses::total            478                       # number of demand (read+write) misses (Count)
system.cpu6.icache.overallMisses::cpu6.inst          478                       # number of overall misses (Count)
system.cpu6.icache.overallMisses::total           478                       # number of overall misses (Count)
system.cpu6.icache.demandMissLatency::cpu6.inst     16601500                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.demandMissLatency::total     16601500                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.overallMissLatency::cpu6.inst     16601500                       # number of overall miss ticks (Tick)
system.cpu6.icache.overallMissLatency::total     16601500                       # number of overall miss ticks (Tick)
system.cpu6.icache.demandAccesses::cpu6.inst    121037198                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.demandAccesses::total    121037198                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::cpu6.inst    121037198                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::total    121037198                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.demandMissRate::cpu6.inst     0.000004                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.demandMissRate::total     0.000004                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.overallMissRate::cpu6.inst     0.000004                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.overallMissRate::total     0.000004                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.demandAvgMissLatency::cpu6.inst 34731.171548                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.demandAvgMissLatency::total 34731.171548                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::cpu6.inst 34731.171548                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::total 34731.171548                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.writebacks::writebacks          176                       # number of writebacks (Count)
system.cpu6.icache.writebacks::total              176                       # number of writebacks (Count)
system.cpu6.icache.demandMshrHits::cpu6.inst           75                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.demandMshrHits::total           75                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.overallMshrHits::cpu6.inst           75                       # number of overall MSHR hits (Count)
system.cpu6.icache.overallMshrHits::total           75                       # number of overall MSHR hits (Count)
system.cpu6.icache.demandMshrMisses::cpu6.inst          403                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.demandMshrMisses::total          403                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::cpu6.inst          403                       # number of overall MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::total          403                       # number of overall MSHR misses (Count)
system.cpu6.icache.demandMshrMissLatency::cpu6.inst     13959500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissLatency::total     13959500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::cpu6.inst     13959500                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::total     13959500                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissRate::cpu6.inst     0.000003                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.demandMshrMissRate::total     0.000003                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::cpu6.inst     0.000003                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::total     0.000003                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.demandAvgMshrMissLatency::cpu6.inst 34638.957816                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.demandAvgMshrMissLatency::total 34638.957816                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::cpu6.inst 34638.957816                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::total 34638.957816                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.replacements                   176                       # number of replacements (Count)
system.cpu6.icache.ReadReq.hits::cpu6.inst    121036720                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.hits::total      121036720                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.misses::cpu6.inst          478                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.misses::total          478                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.missLatency::cpu6.inst     16601500                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.missLatency::total     16601500                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.accesses::cpu6.inst    121037198                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.accesses::total    121037198                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.missRate::cpu6.inst     0.000004                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.missRate::total     0.000004                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMissLatency::cpu6.inst 34731.171548                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMissLatency::total 34731.171548                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.mshrHits::cpu6.inst           75                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrHits::total           75                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrMisses::cpu6.inst          403                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMisses::total          403                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMissLatency::cpu6.inst     13959500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissLatency::total     13959500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissRate::cpu6.inst     0.000003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.mshrMissRate::total     0.000003                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMshrMissLatency::cpu6.inst 34638.957816                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMshrMissLatency::total 34638.957816                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.icache.tags.tagsInUse          160.698788                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.icache.tags.totalRefs           121037123                       # Total number of references to valid blocks. (Count)
system.cpu6.icache.tags.sampledRefs               403                       # Sample count of references to valid blocks. (Count)
system.cpu6.icache.tags.avgRefs          300340.255583                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.icache.tags.warmupTick        79661605500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.icache.tags.occupancies::cpu6.inst   160.698788                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.icache.tags.avgOccs::cpu6.inst     0.627730                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.avgOccs::total       0.627730                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.occupanciesTaskId::1024          227                       # Occupied blocks per task id (Count)
system.cpu6.icache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ageTaskId_1024::4          221                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ratioOccsTaskId::1024     0.886719                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.icache.tags.tagAccesses         242074799                       # Number of tag accesses (Count)
system.cpu6.icache.tags.dataAccesses        242074799                       # Number of data accesses (Count)
system.cpu6.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                  2923309                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                  13576686                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                 9581466                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts            1003894195                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                2148                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts               238719548                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts              152979231                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                  105                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                      191                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                 9569649                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents           138                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect       1377890                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect      1539055                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts             2916945                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit               982153709                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount              980519285                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                631001231                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                954818453                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       2.785544                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.660860                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu6.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.lsq0.forwLoads                  128585288                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads               28411479                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses              108263                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                138                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores              23665864                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                 14784                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples         210245585                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean             2.640639                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev            3.924392                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9             210164118     99.96%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19                 155      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29                2928      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39                 109      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49                  78      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59                  51      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69                  28      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79                  75      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89                 306      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99                 247      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109                70      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119               558      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129               494      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139               485      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149             21782      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159              1597      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169              3322      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179             14505      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189               889      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199               884      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209             24607      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219              1355      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229               584      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239               484      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249               473      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259               519      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269               460      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279               392      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289               371      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299               366      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows            3293      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            1081                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total           210245585                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.addedLoadsAndStores        391698779                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu6.mmu.dtb.rdAccesses              234457590                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses              146567314                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                     1752                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                     1682                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses              121037376                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                      257                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions              2                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean  61033010500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::5e+10-1e+11            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value  61033010500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value  61033010500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON 255662987000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED  61033010500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles               2923309                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles               107599654                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles               23397449                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                160212102                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles             57861241                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts            1027184008                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents                 1154                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents               1119408                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.LQFullEvents              10391779                       # Number of times rename has blocked due to LQ full (Count)
system.cpu6.rename.SQFullEvents              44249926                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.renamedOperands         1152721953                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                 2966024315                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups              1189628979                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                  3156532                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps           1004153735                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps               148568121                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                 67989880                       # count of insts added to the skid buffer (Count)
system.cpu6.rename.intReturned              624235798                       # count of registers freed and written back to integer free list (Count)
system.cpu6.rename.fpReturned                 1739699                       # count of registers freed and written back to floating point free list (Count)
system.cpu6.rob.reads                      1284977385                       # The number of ROB reads (Count)
system.cpu6.rob.writes                     2024165925                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts               564761206                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                 879563141                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                        43709358                       # Number of cpu cycles simulated (Cycle)
system.cpu7.cpi                              0.873153                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu7.ipc                              1.145274                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                       94668201                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                     335                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                      94008773                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                187602                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined            17974068                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined          6762820                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                223                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples           43693231                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              2.151564                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             2.264705                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                 19206675     43.96%     43.96% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                  2015852      4.61%     48.57% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                  2611355      5.98%     54.55% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                  6733152     15.41%     69.96% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                  5103351     11.68%     81.64% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                  4045203      9.26%     90.90% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                  2149103      4.92%     95.82% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                  1591602      3.64%     99.46% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                   236938      0.54%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total             43693231                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                   1643      0.06%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                     0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                     0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMatMultAcc              0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd                0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMatMultAcc            0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::Matrix                      0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixMov                   0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixOP                    0      0.00%      0.06% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                120665      4.36%      4.42% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite              1031110     37.29%     41.72% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead           732695     26.50%     68.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite          878812     31.78%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdStridedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdIndexedLoad             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdExt                     0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatExt                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdConfig                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass      3691060      3.93%      3.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu     52134901     55.46%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd          136      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu            6      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc          147      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::Matrix            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixMov            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixOP            0      0.00%     59.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead     19996885     21.27%     80.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite     12394456     13.18%     93.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead      3052050      3.25%     97.09% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite      2739132      2.91%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total      94008773                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        2.150770                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                            2764925                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.029411                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads               221287220                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites              101890930                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses       86297889                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                 13376079                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                10751695                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses         4762171                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                   85679516                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                     7403122                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numRecvResp                      22336332                       # Number of received responses (Count)
system.cpu7.numRecvRespBytes                150937551                       # Number of received response bytes (Byte)
system.cpu7.recvRespAvgBW                        3.45                       # Average bandwidth of received responses ((Byte/Cycle))
system.cpu7.recvRespAvgSize                      6.76                       # Average packet size per received response ((Byte/Count))
system.cpu7.recvRespAvgRate                      0.51                       # Average rate of received responses per cycle ((Count/Cycle))
system.cpu7.recvRespAvgRetryRate                 0.00                       # Average retry rate per received response ((Count/Count))
system.cpu7.numSendRetryResp                        0                       # Number of retry responses sent (Count)
system.cpu7.numSquashedInsts                   389766                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.timesIdled                            169                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                          16127                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.quiesceCycles                   589682637                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu7.MemDepUnit__0.insertedLoads      22939049                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores     15524217                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads      4305622                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores      2065944                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups_0::NoBranch            0      0.00%      0.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::Return      2401090     28.70%     28.70% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallDirect      2411108     28.82%     57.52% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::CallIndirect           21      0.00%     57.52% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectCond      3197502     38.22%     95.74% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::DirectUncond       356661      4.26%    100.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::IndirectUncond          100      0.00%    100.00% # Number of BP lookups (Count)
system.cpu7.branchPred.lookups_0::total       8366482                       # Number of BP lookups (Count)
system.cpu7.branchPred.squashes_0::NoBranch            0      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::Return       401019     30.46%     30.46% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallDirect       411038     31.22%     61.69% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::CallIndirect           17      0.00%     61.69% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectCond       397602     30.20%     91.89% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::DirectUncond       106609      8.10%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectCond            0      0.00%     99.99% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::IndirectUncond           94      0.01%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.squashes_0::total      1316379                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu7.branchPred.corrected_0::NoBranch            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::Return            0      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallDirect           93      0.05%      0.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::CallIndirect            4      0.00%      0.05% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectCond       187016     99.92%     99.97% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::DirectUncond           46      0.02%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectCond            0      0.00%     99.99% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::IndirectUncond           10      0.01%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.corrected_0::total       187169                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu7.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu7.branchPred.committed_0::NoBranch            0      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::Return      2000071     28.37%     28.37% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallDirect      2000070     28.37%     56.74% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::CallIndirect            4      0.00%     56.74% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectCond      2799889     39.71%     96.45% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::DirectUncond       250052      3.55%    100.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::IndirectUncond            6      0.00%    100.00% # Number of branches finally committed  (Count)
system.cpu7.branchPred.committed_0::total      7050092                       # Number of branches finally committed  (Count)
system.cpu7.branchPred.mispredicted_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallDirect           54      0.03%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::CallIndirect            3      0.00%      0.03% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectCond       186934     99.95%     99.99% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::DirectUncond           23      0.01%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::IndirectUncond            5      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredicted_0::total       187019                       # Number of committed branches that were mispredicted. (Count)
system.cpu7.branchPred.mispredictDueToPredictor_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu7.branchPred.mispredictDueToPredictor_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu7.branchPred.mispredictDueToPredictor_0::CallDirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu7.branchPred.mispredictDueToPredictor_0::CallIndirect            0      0.00%      0.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu7.branchPred.mispredictDueToPredictor_0::DirectCond       186841    100.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu7.branchPred.mispredictDueToPredictor_0::DirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu7.branchPred.mispredictDueToPredictor_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu7.branchPred.mispredictDueToPredictor_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu7.branchPred.mispredictDueToPredictor_0::total       186841                       # Number of committed branches that were mispredicted by the predictor. (Count)
system.cpu7.branchPred.mispredictDueToBTBMiss_0::NoBranch            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu7.branchPred.mispredictDueToBTBMiss_0::Return            0      0.00%      0.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu7.branchPred.mispredictDueToBTBMiss_0::CallDirect           54     30.34%     30.34% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu7.branchPred.mispredictDueToBTBMiss_0::CallIndirect            3      1.69%     32.02% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu7.branchPred.mispredictDueToBTBMiss_0::DirectCond           93     52.25%     84.27% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu7.branchPred.mispredictDueToBTBMiss_0::DirectUncond           23     12.92%     97.19% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu7.branchPred.mispredictDueToBTBMiss_0::IndirectCond            0      0.00%     97.19% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu7.branchPred.mispredictDueToBTBMiss_0::IndirectUncond            5      2.81%    100.00% # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu7.branchPred.mispredictDueToBTBMiss_0::total          178                       # Number of committed branches that were mispredicted because of a BTB miss. (Count)
system.cpu7.branchPred.targetProvider_0::NoTarget      1471386     17.59%     17.59% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::BTB      4494006     53.71%     71.30% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::RAS      2401087     28.70%    100.00% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::Indirect            3      0.00%    100.00% # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetProvider_0::total      8366482                       # The component providing the target for taken branches (Count)
system.cpu7.branchPred.targetWrong_0::NoBranch       106968     57.15%     57.15% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::Return        80199     42.85%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallDirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.targetWrong_0::total       187167                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu7.branchPred.condPredicted          3197502                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condPredictedTaken      1726801                       # Number of conditional branches predicted as taken (Count)
system.cpu7.branchPred.condIncorrect           187169                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.predTakenBTBMiss           181                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu7.branchPred.BTBLookups             8366482                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBUpdates              106955                       # Number of BTB updates (Count)
system.cpu7.branchPred.BTBHits                4777417                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.571019                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.BTBMispredicted            249                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu7.branchPred.indirectLookups            121                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits                 3                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses             118                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu7.branchPred.btb.lookups::NoBranch            0      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::Return      2401090     28.70%     28.70% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallDirect      2411108     28.82%     57.52% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::CallIndirect           21      0.00%     57.52% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectCond      3197502     38.22%     95.74% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::DirectUncond       356661      4.26%    100.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::IndirectUncond          100      0.00%    100.00% # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.lookups::total      8366482                       # Number of BTB lookups (Count)
system.cpu7.branchPred.btb.misses::NoBranch            0      0.00%      0.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::Return      2401090     66.90%     66.90% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallDirect          133      0.00%     66.90% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::CallIndirect           21      0.00%     66.90% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectCond      1187641     33.09%     99.99% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::DirectUncond           80      0.00%    100.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::IndirectUncond          100      0.00%    100.00% # Number of BTB misses (Count)
system.cpu7.branchPred.btb.misses::total      3589065                       # Number of BTB misses (Count)
system.cpu7.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallDirect           93      0.09%      0.09% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::CallIndirect            0      0.00%      0.09% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectCond       106816     99.87%     99.96% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::DirectUncond           46      0.04%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu7.branchPred.btb.updates::total       106955                       # Number of BTB updates (Count)
system.cpu7.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallDirect           93      0.09%      0.09% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::CallIndirect            0      0.00%      0.09% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectCond       106816     99.87%     99.96% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::DirectUncond           46      0.04%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.mispredict::total       106955                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu7.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.branchPred.indirectBranchPred.lookups          121                       # Number of lookups (Count)
system.cpu7.branchPred.indirectBranchPred.hits            3                       # Number of hits of a tag (Count)
system.cpu7.branchPred.indirectBranchPred.misses          118                       # Number of misses (Count)
system.cpu7.branchPred.indirectBranchPred.targetRecords           14                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu7.branchPred.indirectBranchPred.indirectRecords          135                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu7.branchPred.indirectBranchPred.speculativeOverflows            3                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu7.branchPred.ras.pushes             2812148                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu7.branchPred.ras.pops               2812145                       # Number of times a PC was poped from the RAS (Count)
system.cpu7.branchPred.ras.squashes            812074                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu7.branchPred.ras.used               2000071                       # Number of times the RAS is the provider (Count)
system.cpu7.branchPred.ras.correct            2000071                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu7.branchPred.ras.incorrect                0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu7.commit.commitSquashedInsts       17725727                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls            112                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts           187053                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples     41318648                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     1.856170                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     2.914891                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0       24949533     60.38%     60.38% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1        4276291     10.35%     70.73% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2         541321      1.31%     72.04% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3        2521035      6.10%     78.14% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4         712792      1.73%     79.87% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5         654843      1.58%     81.45% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6         466135      1.13%     82.58% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7        2723377      6.59%     89.17% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8        4473321     10.83%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total     41318648                       # Number of insts commited each cycle (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                         74                       # Number of memory barriers committed (Count)
system.cpu7.commit.functionCalls              2000074                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass      2000082      2.61%      2.61% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu     46425489     60.53%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd          131      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu            4      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc          131      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::Matrix            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixMov            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixOP            0      0.00%     63.14% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead     18142611     23.66%     86.80% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite      9625702     12.55%     99.35% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead       250014      0.33%     99.67% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite       250274      0.33%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total     76694438                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples      4473321                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.commitStats0.numInsts            50059211                       # Number of instructions committed (thread level) (Count)
system.cpu7.commitStats0.numOps              76694438                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu7.commitStats0.numInstsNotNOP      50059211                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu7.commitStats0.numOpsNotNOP        76694438                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.commitStats0.cpi                 0.873153                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu7.commitStats0.ipc                 1.145274                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu7.commitStats0.numMemRefs          28268601                       # Number of memory references committed (Count)
system.cpu7.commitStats0.numFpInsts            500685                       # Number of float instructions (Count)
system.cpu7.commitStats0.numIntInsts         74052068                       # Number of integer instructions (Count)
system.cpu7.commitStats0.numLoadInsts        18392625                       # Number of load instructions (Count)
system.cpu7.commitStats0.numStoreInsts        9875976                       # Number of store instructions (Count)
system.cpu7.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu7.commitStats0.committedInstType::No_OpClass      2000082      2.61%      2.61% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntAlu     46425489     60.53%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntMult            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntDiv            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatAdd          131      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCmp            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCvt            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMult            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMultAcc            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatDiv            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMisc            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatSqrt            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAdd            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAddAcc            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAlu            4      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCmp            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCvt            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMisc          131      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMult            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMultAcc            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShift            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdDiv            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSqrt            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMult            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAes            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAesMix            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdPredAlu            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::Matrix            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixMov            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixOP            0      0.00%     63.14% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemRead     18142611     23.66%     86.80% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemWrite      9625702     12.55%     99.35% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemRead       250014      0.33%     99.67% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemWrite       250274      0.33%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdUnitStrideSegmentedFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::total     76694438                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedControl::IsControl      7050093                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsDirectControl      5050012                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsIndirectControl      2000081                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCondControl      2799890                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsUncondControl      4250203                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsCall      2000074                       # Class of control type instructions committed (Count)
system.cpu7.commitStats0.committedControl::IsReturn      2000071                       # Class of control type instructions committed (Count)
system.cpu7.dcache.demandHits::cpu7.data     21636432                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.demandHits::total         21636432                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.overallHits::cpu7.data     21636438                       # number of overall hits (Count)
system.cpu7.dcache.overallHits::total        21636438                       # number of overall hits (Count)
system.cpu7.dcache.demandMisses::cpu7.data       699812                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.demandMisses::total         699812                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.overallMisses::cpu7.data       699821                       # number of overall misses (Count)
system.cpu7.dcache.overallMisses::total        699821                       # number of overall misses (Count)
system.cpu7.dcache.demandMissLatency::cpu7.data  46084047406                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.demandMissLatency::total  46084047406                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::cpu7.data  46084047406                       # number of overall miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::total  46084047406                       # number of overall miss ticks (Tick)
system.cpu7.dcache.demandAccesses::cpu7.data     22336244                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.demandAccesses::total     22336244                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::cpu7.data     22336259                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::total     22336259                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.demandMissRate::cpu7.data     0.031331                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.demandMissRate::total     0.031331                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.overallMissRate::cpu7.data     0.031331                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.overallMissRate::total     0.031331                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMissLatency::cpu7.data 65852.039413                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.demandAvgMissLatency::total 65852.039413                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::cpu7.data 65851.192528                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::total 65851.192528                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.blockedCycles::no_mshrs          159                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCycles::no_targets      1330195                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCauses::no_mshrs            9                       # number of times access was blocked (Count)
system.cpu7.dcache.blockedCauses::no_targets        30184                       # number of times access was blocked (Count)
system.cpu7.dcache.avgBlocked::no_mshrs     17.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.avgBlocked::no_targets    44.069540                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.writebacks::writebacks        61913                       # number of writebacks (Count)
system.cpu7.dcache.writebacks::total            61913                       # number of writebacks (Count)
system.cpu7.dcache.demandMshrHits::cpu7.data       575839                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.demandMshrHits::total       575839                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::cpu7.data       575839                       # number of overall MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::total       575839                       # number of overall MSHR hits (Count)
system.cpu7.dcache.demandMshrMisses::cpu7.data       123973                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.demandMshrMisses::total       123973                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::cpu7.data       123975                       # number of overall MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::total       123975                       # number of overall MSHR misses (Count)
system.cpu7.dcache.demandMshrMissLatency::cpu7.data  10194429906                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissLatency::total  10194429906                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::cpu7.data  10194622906                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::total  10194622906                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissRate::cpu7.data     0.005550                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.demandMshrMissRate::total     0.005550                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::cpu7.data     0.005550                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::total     0.005550                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMshrMissLatency::cpu7.data 82231.049551                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.demandAvgMshrMissLatency::total 82231.049551                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::cpu7.data 82231.279742                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::total 82231.279742                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.replacements                121848                       # number of replacements (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::cpu7.data           10                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::total           10                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::cpu7.data           27                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::total           27                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.missLatency::cpu7.data       340500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.missLatency::total       340500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.accesses::cpu7.data           37                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.accesses::total           37                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.missRate::cpu7.data     0.729730                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.missRate::total     0.729730                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::cpu7.data 12611.111111                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::total 12611.111111                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::cpu7.data           27                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::total           27                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::cpu7.data       807500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::total       807500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::cpu7.data     0.729730                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::total     0.729730                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu7.data 29907.407407                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::total 29907.407407                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWWriteReq.hits::cpu7.data           37                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.hits::total           37                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::cpu7.data           37                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::total           37                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.hits::cpu7.data     11947586                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.hits::total       11947586                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.misses::cpu7.data       637715                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.misses::total       637715                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.missLatency::cpu7.data  40772809500                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.missLatency::total  40772809500                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.accesses::cpu7.data     12585301                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.accesses::total     12585301                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.missRate::cpu7.data     0.050671                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.missRate::total     0.050671                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMissLatency::cpu7.data 63935.785578                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMissLatency::total 63935.785578                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.mshrHits::cpu7.data       575839                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrHits::total       575839                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrMisses::cpu7.data        61876                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMisses::total        61876                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMissLatency::cpu7.data   4945289000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissLatency::total   4945289000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissRate::cpu7.data     0.004917                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.mshrMissRate::total     0.004917                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMshrMissLatency::cpu7.data 79922.570948                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMshrMissLatency::total 79922.570948                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.SoftPFReq.hits::cpu7.data            6                       # number of SoftPFReq hits (Count)
system.cpu7.dcache.SoftPFReq.hits::total            6                       # number of SoftPFReq hits (Count)
system.cpu7.dcache.SoftPFReq.misses::cpu7.data            9                       # number of SoftPFReq misses (Count)
system.cpu7.dcache.SoftPFReq.misses::total            9                       # number of SoftPFReq misses (Count)
system.cpu7.dcache.SoftPFReq.accesses::cpu7.data           15                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu7.dcache.SoftPFReq.accesses::total           15                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu7.dcache.SoftPFReq.missRate::cpu7.data     0.600000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu7.dcache.SoftPFReq.missRate::total     0.600000                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu7.dcache.SoftPFReq.mshrMisses::cpu7.data            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu7.dcache.SoftPFReq.mshrMisses::total            2                       # number of SoftPFReq MSHR misses (Count)
system.cpu7.dcache.SoftPFReq.mshrMissLatency::cpu7.data       193000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu7.dcache.SoftPFReq.mshrMissLatency::total       193000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu7.dcache.SoftPFReq.mshrMissRate::cpu7.data     0.133333                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu7.dcache.SoftPFReq.mshrMissRate::total     0.133333                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu7.dcache.SoftPFReq.avgMshrMissLatency::cpu7.data        96500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.SoftPFReq.avgMshrMissLatency::total        96500                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.hits::cpu7.data      9688846                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.hits::total       9688846                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.misses::cpu7.data        62097                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.misses::total        62097                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.missLatency::cpu7.data   5311237906                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.missLatency::total   5311237906                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.accesses::cpu7.data      9750943                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.accesses::total      9750943                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.missRate::cpu7.data     0.006368                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.missRate::total     0.006368                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMissLatency::cpu7.data 85531.312398                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMissLatency::total 85531.312398                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.mshrMisses::cpu7.data        62097                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMisses::total        62097                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMissLatency::cpu7.data   5249140906                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissLatency::total   5249140906                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissRate::cpu7.data     0.006368                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.mshrMissRate::total     0.006368                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMshrMissLatency::cpu7.data 84531.312398                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMshrMissLatency::total 84531.312398                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dcache.tags.tagsInUse          325.162522                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dcache.tags.totalRefs            21760490                       # Total number of references to valid blocks. (Count)
system.cpu7.dcache.tags.sampledRefs            123968                       # Sample count of references to valid blocks. (Count)
system.cpu7.dcache.tags.avgRefs            175.533121                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dcache.tags.warmupTick        79664123500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dcache.tags.occupancies::cpu7.data   325.162522                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dcache.tags.avgOccs::cpu7.data     0.158771                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.avgOccs::total       0.158771                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.occupanciesTaskId::1024           43                       # Occupied blocks per task id (Count)
system.cpu7.dcache.tags.ageTaskId_1024::1            5                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ageTaskId_1024::4           38                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ratioOccsTaskId::1024     0.020996                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.dcache.tags.tagAccesses          89469300                       # Number of tag accesses (Count)
system.cpu7.dcache.tags.dataAccesses         89469300                       # Number of data accesses (Count)
system.cpu7.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.decode.idleCycles                 8497681                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles             19220215                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                 14490378                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles              1172863                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                312094                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved             4227753                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                  140                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts              98525441                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                  720                       # Number of squashed instructions handled by decode (Count)
system.cpu7.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.executeStats0.numInsts           93619002                       # Number of executed instructions (Count)
system.cpu7.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu7.executeStats0.numBranches         7740742                       # Number of branches executed (Count)
system.cpu7.executeStats0.numLoadInsts       22995574                       # Number of load instructions executed (Count)
system.cpu7.executeStats0.numStoreInsts      14992593                       # Number of stores executed (Count)
system.cpu7.executeStats0.instRate           2.141853                       # Inst execution rate ((Count/Cycle))
system.cpu7.executeStats0.numCCRegReads      22084864                       # Number of times the CC registers were read (Count)
system.cpu7.executeStats0.numCCRegWrites     16963051                       # Number of times the CC registers were written (Count)
system.cpu7.executeStats0.numFpRegReads       2739553                       # Number of times the floating registers were read (Count)
system.cpu7.executeStats0.numFpRegWrites      2023172                       # Number of times the floating registers were written (Count)
system.cpu7.executeStats0.numIntRegReads    105235154                       # Number of times the integer registers were read (Count)
system.cpu7.executeStats0.numIntRegWrites     60114391                       # Number of times the integer registers were written (Count)
system.cpu7.executeStats0.numMemRefs         37988167                       # Number of memory refs (Count)
system.cpu7.executeStats0.numMiscRegReads     51337842                       # Number of times the Misc registers were read (Count)
system.cpu7.executeStats0.numMiscRegWrites            1                       # Number of times the Misc registers were written (Count)
system.cpu7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu7.fetch.predictedBranches           6895096                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                     32953705                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                 624466                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles                  25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles          154                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.cacheLines                 10376553                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes               156385                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples          43693231                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             2.431963                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            3.200427                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0                25713560     58.85%     58.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                  351355      0.80%     59.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                  114874      0.26%     59.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                 3033400      6.94%     66.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                 2183336      5.00%     71.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                 1305010      2.99%     74.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                 3007465      6.88%     81.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                  598035      1.37%     83.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                 7386196     16.90%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total            43693231                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetchStats0.numInsts             64943589                       # Number of instructions fetched (thread level) (Count)
system.cpu7.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu7.fetchStats0.fetchRate            1.485805                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.fetchStats0.numBranches           8366482                       # Number of branches fetched (Count)
system.cpu7.fetchStats0.branchRate           0.191412                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetchStats0.icacheStallCycles     10427114                       # ICache total stall cycles (Cycle)
system.cpu7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu7.icache.demandHits::cpu7.inst     10376120                       # number of demand (read+write) hits (Count)
system.cpu7.icache.demandHits::total         10376120                       # number of demand (read+write) hits (Count)
system.cpu7.icache.overallHits::cpu7.inst     10376120                       # number of overall hits (Count)
system.cpu7.icache.overallHits::total        10376120                       # number of overall hits (Count)
system.cpu7.icache.demandMisses::cpu7.inst          433                       # number of demand (read+write) misses (Count)
system.cpu7.icache.demandMisses::total            433                       # number of demand (read+write) misses (Count)
system.cpu7.icache.overallMisses::cpu7.inst          433                       # number of overall misses (Count)
system.cpu7.icache.overallMisses::total           433                       # number of overall misses (Count)
system.cpu7.icache.demandMissLatency::cpu7.inst     24966500                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.demandMissLatency::total     24966500                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.overallMissLatency::cpu7.inst     24966500                       # number of overall miss ticks (Tick)
system.cpu7.icache.overallMissLatency::total     24966500                       # number of overall miss ticks (Tick)
system.cpu7.icache.demandAccesses::cpu7.inst     10376553                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.demandAccesses::total     10376553                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::cpu7.inst     10376553                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::total     10376553                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.demandMissRate::cpu7.inst     0.000042                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.demandMissRate::total     0.000042                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.overallMissRate::cpu7.inst     0.000042                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.overallMissRate::total     0.000042                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.demandAvgMissLatency::cpu7.inst 57659.353349                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.demandAvgMissLatency::total 57659.353349                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::cpu7.inst 57659.353349                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::total 57659.353349                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.blockedCycles::no_mshrs          162                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu7.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.icache.avgBlocked::no_mshrs            54                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.writebacks::writebacks          125                       # number of writebacks (Count)
system.cpu7.icache.writebacks::total              125                       # number of writebacks (Count)
system.cpu7.icache.demandMshrHits::cpu7.inst           96                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.demandMshrHits::total           96                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.overallMshrHits::cpu7.inst           96                       # number of overall MSHR hits (Count)
system.cpu7.icache.overallMshrHits::total           96                       # number of overall MSHR hits (Count)
system.cpu7.icache.demandMshrMisses::cpu7.inst          337                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.demandMshrMisses::total          337                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::cpu7.inst          337                       # number of overall MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::total          337                       # number of overall MSHR misses (Count)
system.cpu7.icache.demandMshrMissLatency::cpu7.inst     19614000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissLatency::total     19614000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::cpu7.inst     19614000                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::total     19614000                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissRate::cpu7.inst     0.000032                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.demandMshrMissRate::total     0.000032                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::cpu7.inst     0.000032                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::total     0.000032                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.demandAvgMshrMissLatency::cpu7.inst 58201.780415                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.demandAvgMshrMissLatency::total 58201.780415                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::cpu7.inst 58201.780415                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::total 58201.780415                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.replacements                   125                       # number of replacements (Count)
system.cpu7.icache.ReadReq.hits::cpu7.inst     10376120                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.hits::total       10376120                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.misses::cpu7.inst          433                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.misses::total          433                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.missLatency::cpu7.inst     24966500                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.missLatency::total     24966500                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.accesses::cpu7.inst     10376553                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.accesses::total     10376553                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.missRate::cpu7.inst     0.000042                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.missRate::total     0.000042                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMissLatency::cpu7.inst 57659.353349                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMissLatency::total 57659.353349                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.mshrHits::cpu7.inst           96                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrHits::total           96                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrMisses::cpu7.inst          337                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMisses::total          337                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMissLatency::cpu7.inst     19614000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissLatency::total     19614000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissRate::cpu7.inst     0.000032                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.mshrMissRate::total     0.000032                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMshrMissLatency::cpu7.inst 58201.780415                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMshrMissLatency::total 58201.780415                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.icache.tags.tagsInUse          136.866678                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.icache.tags.totalRefs            10376457                       # Total number of references to valid blocks. (Count)
system.cpu7.icache.tags.sampledRefs               337                       # Sample count of references to valid blocks. (Count)
system.cpu7.icache.tags.avgRefs          30790.673591                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.icache.tags.warmupTick        79664092500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.icache.tags.occupancies::cpu7.inst   136.866678                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.icache.tags.avgOccs::cpu7.inst     0.534635                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.avgOccs::total       0.534635                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.occupanciesTaskId::1024          212                       # Occupied blocks per task id (Count)
system.cpu7.icache.tags.ageTaskId_1024::1            6                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ageTaskId_1024::4          206                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ratioOccsTaskId::1024     0.828125                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.icache.tags.tagAccesses          20753443                       # Number of tag accesses (Count)
system.cpu7.icache.tags.dataAccesses         20753443                       # Number of data accesses (Count)
system.cpu7.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                   312094                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                   2063504                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                 2771458                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts              94668536                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                  42                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                22939049                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts               15524217                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                  111                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                       25                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                 2787805                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents            23                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect         80213                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect       106904                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts              187117                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                92501232                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount               91060060                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                 58259045                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                 85778398                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       2.083308                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.679181                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu7.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.lsq0.forwLoads                    9927161                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                4546421                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                3805                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                 23                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores               5648241                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                 30190                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples          18392625                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean             2.941928                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev            7.290015                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9              18363366     99.84%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19                  42      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29                  13      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39                   7      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49                   1      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69                   1      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79                   3      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99                   1      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139                 1      0.00%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149             19317      0.11%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159               826      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169               133      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179              2787      0.02%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189               167      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199               107      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209              4321      0.02%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219               144      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229                61      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239                46      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249                45      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259                69      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269                45      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279                46      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289                62      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299                45      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows             969      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value             913                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total            18392625                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.addedLoadsAndStores         38463266                       # Number of loads and stores written to the Load Store Queue (Count)
system.cpu7.mmu.dtb.rdAccesses               22693671                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses               14992593                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                     1028                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                      977                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses               10376580                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                       94                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions              4                       # Number of power state transitions (Count)
system.cpu7.power_state.ticksClkGated::samples            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean 107588620750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::stdev 95766293792.811234                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1000-5e+10            1     50.00%     50.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1.5e+11-2e+11            1     50.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value  39871625000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value 175305616500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total            2                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON 101518756000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED 215177241500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                312094                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                 9034633                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles                5248803                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                 14975395                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles             14122306                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts              96254302                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents                   17                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents                   203                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.LQFullEvents               3887760                       # Number of times rename has blocked due to LQ full (Count)
system.cpu7.rename.SQFullEvents               9944099                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.renamedOperands          111718144                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                  288366912                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups               108741735                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                  2906952                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps             96837446                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                14880602                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                      0                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                  6842732                       # count of insts added to the skid buffer (Count)
system.cpu7.rename.intReturned               53591762                       # count of registers freed and written back to integer free list (Count)
system.cpu7.rename.fpReturned                  250411                       # count of registers freed and written back to floating point free list (Count)
system.cpu7.rob.reads                       129640232                       # The number of ROB reads (Count)
system.cpu7.rob.writes                      191214954                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                50059211                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                  76694438                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu0.inst                   472                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                   548                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst                   206                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                   297                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.inst                    81                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.data                 10234                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.inst                   276                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.data                  4832                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu4.inst                   252                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu4.data                  5303                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu5.inst                   272                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu5.data                 11925                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu6.inst                   291                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu6.data                  9461                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu7.inst                   142                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu7.data                   730                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     45322                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.inst                  472                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data                  548                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst                  206                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data                  297                       # number of overall hits (Count)
system.l2.overallHits::cpu2.inst                   81                       # number of overall hits (Count)
system.l2.overallHits::cpu2.data                10234                       # number of overall hits (Count)
system.l2.overallHits::cpu3.inst                  276                       # number of overall hits (Count)
system.l2.overallHits::cpu3.data                 4832                       # number of overall hits (Count)
system.l2.overallHits::cpu4.inst                  252                       # number of overall hits (Count)
system.l2.overallHits::cpu4.data                 5303                       # number of overall hits (Count)
system.l2.overallHits::cpu5.inst                  272                       # number of overall hits (Count)
system.l2.overallHits::cpu5.data                11925                       # number of overall hits (Count)
system.l2.overallHits::cpu6.inst                  291                       # number of overall hits (Count)
system.l2.overallHits::cpu6.data                 9461                       # number of overall hits (Count)
system.l2.overallHits::cpu7.inst                  142                       # number of overall hits (Count)
system.l2.overallHits::cpu7.data                  730                       # number of overall hits (Count)
system.l2.overallHits::total                    45322                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.inst                2131                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data              433030                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.inst                 139                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data              119633                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.inst                 232                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.data              188736                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.inst                 114                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.data              153722                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu4.inst                 130                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu4.data              154275                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu5.inst                 117                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu5.data              246928                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu6.inst                 112                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu6.data              247707                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu7.inst                 195                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu7.data              119164                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 1666365                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.inst               2131                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data             433030                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.inst                139                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data             119633                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.inst                232                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.data             188736                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.inst                114                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.data             153722                       # number of overall misses (Count)
system.l2.overallMisses::cpu4.inst                130                       # number of overall misses (Count)
system.l2.overallMisses::cpu4.data             154275                       # number of overall misses (Count)
system.l2.overallMisses::cpu5.inst                117                       # number of overall misses (Count)
system.l2.overallMisses::cpu5.data             246928                       # number of overall misses (Count)
system.l2.overallMisses::cpu6.inst                112                       # number of overall misses (Count)
system.l2.overallMisses::cpu6.data             247707                       # number of overall misses (Count)
system.l2.overallMisses::cpu7.inst                195                       # number of overall misses (Count)
system.l2.overallMisses::cpu7.data             119164                       # number of overall misses (Count)
system.l2.overallMisses::total                1666365                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu0.inst      175612000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu0.data    34602518000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.inst       12094500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.data    10257057000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu2.inst       23841000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu2.data    18002396500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu3.inst       11265000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu3.data    14935068000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu4.inst       13214000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu4.data    14243060500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu5.inst       12433000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu5.data    22938275000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu6.inst        9911500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu6.data    23224532500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu7.inst       17441500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu7.data     9985775500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       148464495500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu0.inst     175612000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu0.data   34602518000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.inst      12094500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.data   10257057000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu2.inst      23841000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu2.data   18002396500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu3.inst      11265000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu3.data   14935068000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu4.inst      13214000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu4.data   14243060500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu5.inst      12433000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu5.data   22938275000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu6.inst       9911500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu6.data   23224532500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu7.inst      17441500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu7.data    9985775500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      148464495500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu0.inst              2603                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data            433578                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst               345                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data            119930                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.inst               313                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.data            198970                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.inst               390                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.data            158554                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu4.inst               382                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu4.data            159578                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu5.inst               389                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu5.data            258853                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu6.inst               403                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu6.data            257168                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu7.inst               337                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu7.data            119894                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               1711687                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst             2603                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data           433578                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst              345                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data           119930                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.inst              313                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.data           198970                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.inst              390                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.data           158554                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu4.inst              382                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu4.data           159578                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu5.inst              389                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu5.data           258853                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu6.inst              403                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu6.data           257168                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu7.inst              337                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu7.data           119894                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              1711687                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.inst          0.818671                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.998736                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.inst          0.402899                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.997524                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.inst          0.741214                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.data          0.948565                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.inst          0.292308                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.data          0.969525                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu4.inst          0.340314                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu4.data          0.966769                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu5.inst          0.300771                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu5.data          0.953931                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu6.inst          0.277916                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu6.data          0.963211                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu7.inst          0.578635                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu7.data          0.993911                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.973522                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.818671                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.998736                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.inst         0.402899                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.997524                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.inst         0.741214                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.data         0.948565                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.inst         0.292308                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.data         0.969525                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu4.inst         0.340314                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu4.data         0.966769                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu5.inst         0.300771                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu5.data         0.953931                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu6.inst         0.277916                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu6.data         0.963211                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu7.inst         0.578635                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu7.data         0.993911                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.973522                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu0.inst 82408.259033                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu0.data 79907.900145                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.inst 87010.791367                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.data 85737.689434                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu2.inst 102762.931034                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu2.data 95384.009940                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu3.inst 98815.789474                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu3.data 97156.347172                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu4.inst 101646.153846                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu4.data 92322.544158                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu5.inst 106264.957265                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu5.data 92894.588706                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu6.inst 88495.535714                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu6.data 93758.079102                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu7.inst 89443.589744                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu7.data 83798.592696                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    89094.823463                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.inst 82408.259033                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.data 79907.900145                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.inst 87010.791367                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.data 85737.689434                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu2.inst 102762.931034                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu2.data 95384.009940                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu3.inst 98815.789474                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu3.data 97156.347172                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu4.inst 101646.153846                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu4.data 92322.544158                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu5.inst 106264.957265                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu5.data 92894.588706                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu6.inst 88495.535714                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu6.data 93758.079102                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu7.inst 89443.589744                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu7.data 83798.592696                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   89094.823463                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              1046853                       # number of writebacks (Count)
system.l2.writebacks::total                   1046853                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu0.inst                 3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu1.inst                58                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu1.data                 2                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu2.inst                30                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu2.data                 6                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu3.inst                31                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu3.data                 5                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu4.inst                45                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu4.data                 8                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu5.inst                26                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu5.data                 3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu6.inst                36                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu6.data                 7                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu7.inst                11                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu7.data                 3                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                   274                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu0.inst                3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu1.inst               58                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu1.data                2                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu2.inst               30                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu2.data                6                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu3.inst               31                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu3.data                5                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu4.inst               45                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu4.data                8                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu5.inst               26                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu5.data                3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu6.inst               36                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu6.data                7                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu7.inst               11                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu7.data                3                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                  274                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu0.inst            2128                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu0.data          433030                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.inst              81                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.data          119631                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu2.inst             202                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu2.data          188730                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu3.inst              83                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu3.data          153717                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu4.inst              85                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu4.data          154267                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu5.inst              91                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu5.data          246925                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu6.inst              76                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu6.data          247700                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu7.inst             184                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu7.data          119161                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             1666091                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.inst           2128                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.data         433030                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.inst             81                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.data         119631                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu2.inst            202                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu2.data         188730                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu3.inst             83                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu3.data         153717                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu4.inst             85                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu4.data         154267                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu5.inst             91                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu5.data         246925                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu6.inst             76                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu6.data         247700                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu7.inst            184                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu7.data         119161                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            1666091                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu0.inst    154119500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu0.data  30272218000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.inst      6583500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.data   9060620500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu2.inst     19193000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu2.data  16114741500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu3.inst      7907500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu3.data  13397666000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu4.inst      8253000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu4.data  12699705500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu5.inst      9221500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu5.data  20468934500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu6.inst      6074500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu6.data  20747056500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu7.inst     14715000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu7.data   8793792000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   131780802000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.inst    154119500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.data  30272218000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.inst      6583500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.data   9060620500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu2.inst     19193000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu2.data  16114741500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu3.inst      7907500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu3.data  13397666000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu4.inst      8253000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu4.data  12699705500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu5.inst      9221500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu5.data  20468934500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu6.inst      6074500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu6.data  20747056500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu7.inst     14715000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu7.data   8793792000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  131780802000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu0.inst      0.817518                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu0.data      0.998736                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.inst      0.234783                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.data      0.997507                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu2.inst      0.645367                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu2.data      0.948535                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu3.inst      0.212821                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu3.data      0.969493                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu4.inst      0.222513                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu4.data      0.966718                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu5.inst      0.233933                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu5.data      0.953920                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu6.inst      0.188586                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu6.data      0.963184                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu7.inst      0.545994                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu7.data      0.993886                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.973362                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.inst     0.817518                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.data     0.998736                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.inst     0.234783                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.data     0.997507                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu2.inst     0.645367                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu2.data     0.948535                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu3.inst     0.212821                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu3.data     0.969493                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu4.inst     0.222513                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu4.data     0.966718                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu5.inst     0.233933                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu5.data     0.953920                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu6.inst     0.188586                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu6.data     0.963184                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu7.inst     0.545994                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu7.data     0.993886                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.973362                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu0.inst 72424.577068                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu0.data 69907.900145                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.inst 81277.777778                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.data 75738.065384                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu2.inst 95014.851485                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu2.data 85385.161342                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu3.inst 95271.084337                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu3.data 87157.998139                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu4.inst 97094.117647                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu4.data 82322.891480                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu5.inst 101335.164835                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu5.data 82895.350815                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu6.inst 79927.631579                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu6.data 83758.807025                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu7.inst 79972.826087                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu7.data 73797.567996                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 79095.800890                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.inst 72424.577068                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.data 69907.900145                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.inst 81277.777778                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.data 75738.065384                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu2.inst 95014.851485                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu2.data 85385.161342                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu3.inst 95271.084337                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu3.data 87157.998139                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu4.inst 97094.117647                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu4.data 82322.891480                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu5.inst 101335.164835                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu5.data 82895.350815                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu6.inst 79927.631579                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu6.data 83758.807025                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu7.inst 79972.826087                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu7.data 73797.567996                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 79095.800890                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        2749249                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks       599567                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total         599567                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu0.inst            472                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst            206                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu2.inst             81                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu3.inst            276                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu4.inst            252                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu5.inst            272                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu6.inst            291                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu7.inst            142                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               1992                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst         2131                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu1.inst          139                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu2.inst          232                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu3.inst          114                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu4.inst          130                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu5.inst          117                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu6.inst          112                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu7.inst          195                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             3170                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu0.inst    175612000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu1.inst     12094500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu2.inst     23841000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu3.inst     11265000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu4.inst     13214000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu5.inst     12433000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu6.inst      9911500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu7.inst     17441500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    275812500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu0.inst         2603                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst          345                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu2.inst          313                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu3.inst          390                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu4.inst          382                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu5.inst          389                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu6.inst          403                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu7.inst          337                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           5162                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.818671                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu1.inst     0.402899                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu2.inst     0.741214                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu3.inst     0.292308                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu4.inst     0.340314                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu5.inst     0.300771                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu6.inst     0.277916                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu7.inst     0.578635                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.614103                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu0.inst 82408.259033                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu1.inst 87010.791367                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu2.inst 102762.931034                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu3.inst 98815.789474                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu4.inst 101646.153846                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu5.inst 106264.957265                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu6.inst 88495.535714                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu7.inst 89443.589744                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 87007.097792                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu0.inst            3                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu1.inst           58                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu2.inst           30                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu3.inst           31                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu4.inst           45                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu5.inst           26                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu6.inst           36                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu7.inst           11                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total            240                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu0.inst         2128                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu1.inst           81                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu2.inst          202                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu3.inst           83                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu4.inst           85                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu5.inst           91                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu6.inst           76                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu7.inst          184                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2930                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu0.inst    154119500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu1.inst      6583500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu2.inst     19193000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu3.inst      7907500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu4.inst      8253000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu5.inst      9221500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu6.inst      6074500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu7.inst     14715000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    226067500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu0.inst     0.817518                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu1.inst     0.234783                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu2.inst     0.645367                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu3.inst     0.212821                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu4.inst     0.222513                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu5.inst     0.233933                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu6.inst     0.188586                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu7.inst     0.545994                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.567609                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu0.inst 72424.577068                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu1.inst 81277.777778                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu2.inst 95014.851485                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu3.inst 95271.084337                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu4.inst 97094.117647                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu5.inst 101335.164835                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu6.inst 79927.631579                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu7.inst 79972.826087                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 77156.143345                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu0.data                14                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu2.data              1046                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu3.data               401                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu4.data               383                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu5.data              3087                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu6.data               522                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu7.data               405                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  5858                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data          310598                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu1.data           60096                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu2.data          100430                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu3.data           80159                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu4.data           81168                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu5.data          128196                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu6.data          130745                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu7.data           59674                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              951066                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu0.data  24985899000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu1.data   4966745500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu2.data   9569125500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu3.data   7767886500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu4.data   7414830500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu5.data  11873859500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu6.data  12190609000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu7.data   5140125000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    83909080500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu0.data        310612                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu1.data         60096                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu2.data        101476                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu3.data         80560                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu4.data         81551                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu5.data        131283                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu6.data        131267                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu7.data         60079                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            956924                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.999955                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu1.data             1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu2.data      0.989692                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu3.data      0.995022                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu4.data      0.995304                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu5.data      0.976486                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu6.data      0.996023                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu7.data      0.993259                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.993878                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu0.data 80444.494169                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu1.data 82646.856696                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu2.data 95281.544359                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu3.data 96905.980614                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu4.data 91351.647201                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu5.data 92622.698836                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu6.data 93239.580864                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu7.data 86136.759728                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 88226.348645                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu0.data       310598                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu1.data        60096                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu2.data       100430                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu3.data        80159                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu4.data        81168                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu5.data       128196                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu6.data       130745                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu7.data        59674                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          951066                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu0.data  21879919000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu1.data   4365785500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu2.data   8564825500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu3.data   6966296500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu4.data   6603150500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu5.data  10591899500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu6.data  10883159000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu7.data   4543385000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  74398420500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu0.data     0.999955                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu1.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu2.data     0.989692                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu3.data     0.995022                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu4.data     0.995304                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu5.data     0.976486                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu6.data     0.996023                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu7.data     0.993259                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.993878                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu0.data 70444.494169                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu1.data 72646.856696                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu2.data 85281.544359                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu3.data 86905.980614                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu4.data 81351.647201                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu5.data 82622.698836                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu6.data 83239.580864                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu7.data 76136.759728                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 78226.348645                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu0.data           534                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.data           297                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.data          9188                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu3.data          4431                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu4.data          4920                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu5.data          8838                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu6.data          8939                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu7.data           325                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             37472                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.data       122432                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.data        59537                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu2.data        88306                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu3.data        73563                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu4.data        73107                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu5.data       118732                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu6.data       116962                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu7.data        59490                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          712129                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu0.data   9616619000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu1.data   5290311500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu2.data   8433271000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu3.data   7167181500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu4.data   6828230000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu5.data  11064415500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu6.data  11033923500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu7.data   4845650500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  64279602500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu0.data       122966                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.data        59834                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.data        97494                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu3.data        77994                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu4.data        78027                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu5.data       127570                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu6.data       125901                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu7.data        59815                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        749601                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.data     0.995657                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.data     0.995036                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu2.data     0.905758                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu3.data     0.943188                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu4.data     0.936945                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu5.data     0.930720                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu6.data     0.929000                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu7.data     0.994567                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.950011                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu0.data 78546.613630                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu1.data 88857.542369                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu2.data 95500.543564                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu3.data 97429.162758                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu4.data 93400.495165                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu5.data 93188.150625                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu6.data 94337.678049                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu7.data 81453.193814                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 90263.986581                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu1.data            2                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu2.data            6                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu3.data            5                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu4.data            8                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu5.data            3                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu6.data            7                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu7.data            3                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total            34                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu0.data       122432                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu1.data        59535                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu2.data        88300                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu3.data        73558                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu4.data        73099                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu5.data       118729                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu6.data       116955                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu7.data        59487                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       712095                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu0.data   8392299000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu1.data   4694835000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu2.data   7549916000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu3.data   6431369500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu4.data   6096555000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu5.data   9877035000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu6.data   9863897500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu7.data   4250407000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  57156314000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu0.data     0.995657                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu1.data     0.995003                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu2.data     0.905697                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu3.data     0.943124                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu4.data     0.936842                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu5.data     0.930697                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu6.data     0.928944                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu7.data     0.994516                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.949965                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu0.data 68546.613630                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu1.data 78858.402620                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu2.data 85503.012458                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu3.data 87432.631393                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu4.data 83401.346120                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu5.data 83189.743028                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu6.data 84339.254414                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu7.data 71451.022913                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 80265.012393                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu0.data                8                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu1.data                4                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu2.data                1                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu3.data                1                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu4.data                3                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu5.data                2                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu6.data                1                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu7.data                4                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                   24                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu0.data              9                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu1.data              1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu2.data              4                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu3.data              1                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu6.data              2                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu7.data              2                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                 19                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu0.data        89500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::cpu2.data        60000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::cpu3.data        29500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::cpu6.data        29500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::cpu7.data        30500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total        239000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu0.data           17                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu1.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu2.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu3.data            2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu4.data            3                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu5.data            2                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu6.data            3                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu7.data            6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total               43                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu0.data     0.529412                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu1.data     0.200000                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu2.data     0.800000                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu3.data     0.500000                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu6.data     0.666667                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu7.data     0.333333                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.441860                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu0.data  9944.444444                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::cpu2.data        15000                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::cpu3.data        29500                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::cpu6.data        14750                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::cpu7.data        15250                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total 12578.947368                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu0.data            9                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::cpu1.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::cpu2.data            4                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::cpu3.data            1                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::cpu6.data            2                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::cpu7.data            2                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total             19                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu0.data       181500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::cpu1.data        19500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::cpu2.data        81000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::cpu3.data        19500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::cpu6.data        38000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::cpu7.data        40000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total       379500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu0.data     0.529412                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::cpu1.data     0.200000                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::cpu2.data     0.800000                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::cpu3.data     0.500000                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::cpu6.data     0.666667                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::cpu7.data     0.333333                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.441860                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu0.data 20166.666667                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::cpu1.data        19500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::cpu2.data        20250                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::cpu3.data        19500                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::cpu6.data        19000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::cpu7.data        20000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total 19973.684211                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         2303                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             2303                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         2303                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         2303                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      1089736                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1089736                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1089736                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1089736                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  2047.530343                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      2804144                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    2751297                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.019208                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     858.211551                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst        1.660683                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data      434.728316                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst        0.188310                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data       46.703644                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.inst        0.160665                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.data      131.399429                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.inst        0.085863                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.data       73.248332                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu4.inst        0.153184                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu4.data       89.052670                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu5.inst        0.035911                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu5.data      172.408256                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu6.inst        0.075244                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu6.data      197.169545                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu7.inst        0.377443                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu7.data       41.871299                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.419049                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.000811                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.212270                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.000092                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.022805                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.inst            0.000078                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.data            0.064160                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.inst            0.000042                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.data            0.035766                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu4.inst            0.000075                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu4.data            0.043483                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu5.inst            0.000018                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu5.data            0.084184                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu6.inst            0.000037                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu6.data            0.096274                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu7.inst            0.000184                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu7.data            0.020445                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999771                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           2048                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  198                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1663                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  187                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   16367285                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  16367285                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   1046853.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.inst::samples      2127.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu0.data::samples    433029.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.inst::samples        81.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu1.data::samples    119631.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.inst::samples       202.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu2.data::samples    188664.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.inst::samples        83.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu3.data::samples    153664.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu4.inst::samples        85.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu4.data::samples    154207.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu5.inst::samples        91.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu5.data::samples    246765.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu6.inst::samples        76.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu6.data::samples    247567.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu7.inst::samples       184.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu7.data::samples    119161.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.010209362500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        62599                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        62599                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             4169449                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             986295                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1666090                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                    1046853                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1666090                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  1046853                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    473                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1666090                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              1046853                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1104732                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  308373                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  120268                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   59938                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   27771                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   17870                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   11338                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    7090                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                    4208                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                    2216                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                   1072                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                    517                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                    179                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                     28                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                     17                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                  19031                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                  20558                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  45195                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  52709                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  58981                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  62316                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  63711                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  64414                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  65167                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  66131                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  66417                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  68375                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  66261                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  67664                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  66156                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  64233                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  64178                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  63462                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                   1004                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    443                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                    200                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                     95                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                     53                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                     41                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                     19                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        62599                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      26.607470                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     24.547454                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     28.857265                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-255         62581     99.97%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-511           14      0.02%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-767            2      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         62599                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        62599                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.722727                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.688860                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.089705                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            41887     66.91%     66.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              981      1.57%     68.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18            16093     25.71%     94.19% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19             2776      4.43%     98.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              641      1.02%     99.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21              166      0.27%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22               36      0.06%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23               15      0.02%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                4      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         62599                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   30272                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               106629760                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             66998592                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              336694372.02154726                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              211554906.05781969                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  316695891000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     116735.18                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu0.inst       136128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu0.data     27713856                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.inst         5184                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu1.data      7656384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.inst        12928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu2.data     12074496                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.inst         5312                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu3.data      9834496                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu4.inst         5440                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu4.data      9869248                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu5.inst         5824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu5.data     15792960                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu6.inst         4864                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu6.data     15844288                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu7.inst        11776                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu7.data      7626304                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     66996864                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu0.inst 429838.081550114963                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu0.data 87509334.563029959798                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.inst 16369.010157761782                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu1.data 24175815.483743209392                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.inst 40821.482121825677                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu2.data 38126455.955604553223                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.inst 16773.183248076890                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu3.data 31053426.875090204179                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu4.inst 17177.356338391994                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu4.data 31163159.869110755622                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu5.inst 18389.875609337312                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu5.data 49867886.315803535283                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu6.inst 15358.577431974018                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu6.data 50029959.725019894540                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu7.inst 37183.924308989728                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu7.data 24080834.807519156486                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 211549449.721100449562                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu0.inst         2127                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu0.data       433030                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.inst           81                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu1.data       119631                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.inst          202                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu2.data       188730                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.inst           83                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu3.data       153717                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu4.inst           85                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu4.data       154267                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu5.inst           91                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu5.data       246925                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu6.inst           76                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu6.data       247700                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu7.inst          184                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu7.data       119161                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      1046853                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu0.inst     66391000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu0.data  12526481500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.inst      3179500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu1.data   4132235750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.inst     10674750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu2.data   8303315500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.inst      4397500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu3.data   7039199250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu4.inst      4660000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu4.data   6330731000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu5.inst      5377500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu5.data  10268826750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu6.inst      2867000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu6.data  10511671750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu7.inst      6999750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu7.data   3890183000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 7599896409000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu0.inst     31213.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu0.data     28927.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.inst     39253.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu1.data     34541.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.inst     52845.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu2.data     43995.74                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.inst     52981.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu3.data     45793.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu4.inst     54823.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu4.data     41037.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu5.inst     59093.41                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu5.data     41586.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu6.inst     37723.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu6.data     42437.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu7.inst     38042.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu7.data     32646.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   7259755.10                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu0.inst       136128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu0.data     27713920                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.inst         5184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu1.data      7656384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.inst        12928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu2.data     12078720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.inst         5312                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu3.data      9837888                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu4.inst         5440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu4.data      9873088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu5.inst         5824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu5.data     15803200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu6.inst         4864                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu6.data     15852800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu7.inst        11776                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu7.data      7626304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      106629760                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu0.inst       136128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu1.inst         5184                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu2.inst        12928                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu3.inst         5312                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu4.inst         5440                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu5.inst         5824                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu6.inst         4864                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu7.inst        11776                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       187456                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     66998592                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     66998592                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu0.inst         2127                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu0.data       433030                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.inst           81                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu1.data       119631                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.inst          202                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu2.data       188730                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.inst           83                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu3.data       153717                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu4.inst           85                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu4.data       154267                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu5.inst           91                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu5.data       246925                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu6.inst           76                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu6.data       247700                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu7.inst          184                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu7.data       119161                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1666090                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks      1046853                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total        1046853                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu0.inst        429838                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu0.data      87509537                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.inst         16369                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu1.data      24175815                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.inst         40821                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu2.data      38139794                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.inst         16773                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu3.data      31064137                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu4.inst         17177                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu4.data      31175285                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu5.inst         18390                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu5.data      49900220                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu6.inst         15359                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu6.data      50056837                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu7.inst         37184                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu7.data      24080835                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         336694372                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu0.inst       429838                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu1.inst        16369                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu2.inst        40821                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu3.inst        16773                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu4.inst        17177                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu5.inst        18390                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu6.inst        15359                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu7.inst        37184                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        591911                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    211554906                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        211554906                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    211554906                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.inst       429838                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu0.data     87509537                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.inst        16369                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu1.data     24175815                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.inst        40821                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu2.data     38139794                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.inst        16773                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu3.data     31064137                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu4.inst        17177                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu4.data     31175285                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu5.inst        18390                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu5.data     49900220                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu6.inst        15359                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu6.data     50056837                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu7.inst        37184                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu7.data     24080835                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        548249278                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1665617                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             1046826                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0       103388                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       103551                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2       104177                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3       104149                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4       105127                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       104701                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       104562                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7       103877                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8       104458                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9       104779                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       103669                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       103454                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       104254                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13       103828                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       104045                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       103598                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        64906                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        65208                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        65777                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        65814                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        66426                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        66165                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        66065                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        65231                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        65544                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        65330                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        64899                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        64876                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        65338                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        65178                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        65055                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        65014                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             31876872750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            8328085000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        63107191500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                19138.18                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           37888.18                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1164638                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             917572                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            69.92                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           87.65                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       630218                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   275.447239                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   156.131022                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   318.247171                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       286157     45.41%     45.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       140230     22.25%     67.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        34431      5.46%     73.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        37853      6.01%     79.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        32275      5.12%     84.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        13054      2.07%     86.32% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895        10945      1.74%     88.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023        13007      2.06%     90.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        62266      9.88%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       630218                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead         106599488                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten       66996864                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              336.598785                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              211.549450                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    4.28                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.63                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.65                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               76.77                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      2244994500                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      1193212515                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     5951418480                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    2743590240                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 24999252720.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 112786804590                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  26632901280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  176552174325                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   557.481546                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  68052706500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  10574980000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 238068311000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      2254869120                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      1198464795                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     5941086900                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    2720841480                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 24999252720.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 112399668000                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  26958911040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  176473094055                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   557.231842                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  68874609750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  10574980000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 237246407750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              715024                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       1046853                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            601732                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              1947                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             957994                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            951066                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         715024                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      4989640                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      4989640                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 4989640                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    173628352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    173628352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                173628352                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                             8856                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            1674965                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  1674965    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              1674965                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer16.occupancy         7782665000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer16.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         8878779000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        3323550                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      1668188                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             765427                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadRespWithInvalidate            7                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      2136589                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         3379                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          2317176                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq             1971                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp            1971                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            964043                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           964043                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           5164                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        760271                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port         7555                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port      1304884                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port          819                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port       365795                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port          749                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port       594346                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port          941                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port       477865                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.icache.mem_side_port::system.l2.cpu_side_port          918                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.dcache.mem_side_port::system.l2.cpu_side_port       478836                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.icache.mem_side_port::system.l2.cpu_side_port          941                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.dcache.mem_side_port::system.l2.cpu_side_port       774929                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.icache.mem_side_port::system.l2.cpu_side_port          982                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.dcache.mem_side_port::system.l2.cpu_side_port       774963                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu7.icache.mem_side_port::system.l2.cpu_side_port          799                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu7.dcache.mem_side_port::system.l2.cpu_side_port       365751                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                5151073                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port       316800                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port     47657280                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port        30336                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port     11635840                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port        27904                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port     21227776                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port        35264                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port     16360960                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.icache.mem_side_port::system.l2.cpu_side_port        34304                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.dcache.mem_side_port::system.l2.cpu_side_port     16464128                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.icache.mem_side_port::system.l2.cpu_side_port        35328                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.dcache.mem_side_port::system.l2.cpu_side_port     27037760                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.icache.mem_side_port::system.l2.cpu_side_port        37056                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.dcache.mem_side_port::system.l2.cpu_side_port     26941312                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu7.icache.mem_side_port::system.l2.cpu_side_port        29568                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu7.dcache.mem_side_port::system.l2.cpu_side_port     11635648                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               179507264                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         2768968                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  68137216                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           4480698                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.404899                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.533977                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 2726721     60.85%     60.85% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                 1718481     38.35%     99.21% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                   19260      0.43%     99.64% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                   11024      0.25%     99.88% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                    3421      0.08%     99.96% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                     823      0.02%     99.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                     493      0.01%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                     402      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                      73      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::9                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::10                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::11                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::12                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::13                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::14                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::15                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::16                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::17                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::18                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::19                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::20                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::21                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::22                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::23                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::24                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::25                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::26                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::27                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::28                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::29                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::30                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::31                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::32                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               8                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             4480698                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 316695997500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         2812800977                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3908483                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         656335484                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer12.occupancy           600405                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer13.occupancy        241132884                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer16.occupancy           595903                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer17.occupancy        241128801                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer17.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer20.occupancy           596414                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer21.occupancy        388736811                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer24.occupancy           623403                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer25.occupancy        389621800                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer28.occupancy           511986                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer29.occupancy        185973985                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer29.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer4.occupancy            546401                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer5.occupancy         185995459                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer8.occupancy            484907                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer9.occupancy         298947283                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       3439349                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      1712155                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        39282                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops         1710456                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops      1686494                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops        23962                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
