<!-- HTML header for doxygen 1.8.7-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>RZ/T2 Flexible Software Package Documentation: icu_error_extended_cfg_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="fsp_customdoxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="logo_scaled.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">RZ/T2 Flexible Software Package Documentation
   &#160;<span id="projectnumber">Release v1.3.0</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('structicu__error__extended__cfg__t.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">icu_error_extended_cfg_t Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;r_icu_error.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aa7b17712f8d8b4bb5f225e3ad876da55"><td class="memItemLeft" align="right" valign="top"><a id="aa7b17712f8d8b4bb5f225e3ad876da55"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structicu__error__extended__cfg__t.html#aa7b17712f8d8b4bb5f225e3ad876da55">cpu0_err0_ipl</a></td></tr>
<tr class="memdesc:aa7b17712f8d8b4bb5f225e3ad876da55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cortex-R52 CPU0 error 0 interrupt priority. <br /></td></tr>
<tr class="separator:aa7b17712f8d8b4bb5f225e3ad876da55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9271338c1418fc7145c0d27bf2fd929"><td class="memItemLeft" align="right" valign="top"><a id="ac9271338c1418fc7145c0d27bf2fd929"></a>
IRQn_Type&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structicu__error__extended__cfg__t.html#ac9271338c1418fc7145c0d27bf2fd929">cpu0_err0_irq</a></td></tr>
<tr class="memdesc:ac9271338c1418fc7145c0d27bf2fd929"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cortex-R52 CPU0 error 0 interrupt IRQ number. <br /></td></tr>
<tr class="separator:ac9271338c1418fc7145c0d27bf2fd929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbe6e4974ea18e0636a13b923484f423"><td class="memItemLeft" align="right" valign="top"><a id="abbe6e4974ea18e0636a13b923484f423"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structicu__error__extended__cfg__t.html#abbe6e4974ea18e0636a13b923484f423">cpu0_err1_ipl</a></td></tr>
<tr class="memdesc:abbe6e4974ea18e0636a13b923484f423"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cortex-R52 CPU0 error 1 interrupt priority. <br /></td></tr>
<tr class="separator:abbe6e4974ea18e0636a13b923484f423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a403f42ade814e4c682b8cea62246dbb3"><td class="memItemLeft" align="right" valign="top"><a id="a403f42ade814e4c682b8cea62246dbb3"></a>
IRQn_Type&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structicu__error__extended__cfg__t.html#a403f42ade814e4c682b8cea62246dbb3">cpu0_err1_irq</a></td></tr>
<tr class="memdesc:a403f42ade814e4c682b8cea62246dbb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cortex-R52 CPU0 error 1 interrupt IRQ number. <br /></td></tr>
<tr class="separator:a403f42ade814e4c682b8cea62246dbb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5cd8372009c0ceac02572a6406a76aa"><td class="memItemLeft" align="right" valign="top"><a id="ac5cd8372009c0ceac02572a6406a76aa"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structicu__error__extended__cfg__t.html#ac5cd8372009c0ceac02572a6406a76aa">cpu1_err0_ipl</a></td></tr>
<tr class="memdesc:ac5cd8372009c0ceac02572a6406a76aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cortex-R52 CPU1 error 0 interrupt interrupt priority. <br /></td></tr>
<tr class="separator:ac5cd8372009c0ceac02572a6406a76aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66de755f29fbdaa45eae18c9b6bbd4a1"><td class="memItemLeft" align="right" valign="top"><a id="a66de755f29fbdaa45eae18c9b6bbd4a1"></a>
IRQn_Type&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structicu__error__extended__cfg__t.html#a66de755f29fbdaa45eae18c9b6bbd4a1">cpu1_err0_irq</a></td></tr>
<tr class="memdesc:a66de755f29fbdaa45eae18c9b6bbd4a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cortex-R52 CPU1 error 0 interrupt IRQ number. <br /></td></tr>
<tr class="separator:a66de755f29fbdaa45eae18c9b6bbd4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeab0e60e838b3fade606ec17362858d6"><td class="memItemLeft" align="right" valign="top"><a id="aeab0e60e838b3fade606ec17362858d6"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structicu__error__extended__cfg__t.html#aeab0e60e838b3fade606ec17362858d6">cpu1_err1_ipl</a></td></tr>
<tr class="memdesc:aeab0e60e838b3fade606ec17362858d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cortex-R52 CPU1 error 1 interrupt interrupt priority. <br /></td></tr>
<tr class="separator:aeab0e60e838b3fade606ec17362858d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a228808c344454a808bc55fce0e443cbf"><td class="memItemLeft" align="right" valign="top"><a id="a228808c344454a808bc55fce0e443cbf"></a>
IRQn_Type&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structicu__error__extended__cfg__t.html#a228808c344454a808bc55fce0e443cbf">cpu1_err1_irq</a></td></tr>
<tr class="memdesc:a228808c344454a808bc55fce0e443cbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cortex-R52 CPU1 error 1 interrupt IRQ number. <br /></td></tr>
<tr class="separator:a228808c344454a808bc55fce0e443cbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac63d1c33dbc8e002c3c35e859de5b0cc"><td class="memItemLeft" align="right" valign="top"><a id="ac63d1c33dbc8e002c3c35e859de5b0cc"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structicu__error__extended__cfg__t.html#ac63d1c33dbc8e002c3c35e859de5b0cc">peri_err0_ipl</a></td></tr>
<tr class="memdesc:ac63d1c33dbc8e002c3c35e859de5b0cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral error 0 interrupt priority. <br /></td></tr>
<tr class="separator:ac63d1c33dbc8e002c3c35e859de5b0cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55b5e443ede96aa713d158c5480657b3"><td class="memItemLeft" align="right" valign="top"><a id="a55b5e443ede96aa713d158c5480657b3"></a>
IRQn_Type&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structicu__error__extended__cfg__t.html#a55b5e443ede96aa713d158c5480657b3">peri_err0_irq</a></td></tr>
<tr class="memdesc:a55b5e443ede96aa713d158c5480657b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral error 0 interrupt IRQ number. <br /></td></tr>
<tr class="separator:a55b5e443ede96aa713d158c5480657b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87469e87fe7f971f4e97139df14299f1"><td class="memItemLeft" align="right" valign="top"><a id="a87469e87fe7f971f4e97139df14299f1"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structicu__error__extended__cfg__t.html#a87469e87fe7f971f4e97139df14299f1">peri_err1_ipl</a></td></tr>
<tr class="memdesc:a87469e87fe7f971f4e97139df14299f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral error 1 interrupt priority. <br /></td></tr>
<tr class="separator:a87469e87fe7f971f4e97139df14299f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41548a9677a1a798c15ca46f193ca2c9"><td class="memItemLeft" align="right" valign="top"><a id="a41548a9677a1a798c15ca46f193ca2c9"></a>
IRQn_Type&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structicu__error__extended__cfg__t.html#a41548a9677a1a798c15ca46f193ca2c9">peri_err1_irq</a></td></tr>
<tr class="memdesc:a41548a9677a1a798c15ca46f193ca2c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral error 1 interrupt IRQ number. <br /></td></tr>
<tr class="separator:a41548a9677a1a798c15ca46f193ca2c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7abd81ae1e9d9c9bf642b843f55ff7a"><td class="memItemLeft" align="right" valign="top"><a id="af7abd81ae1e9d9c9bf642b843f55ff7a"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structicu__error__extended__cfg__t.html#af7abd81ae1e9d9c9bf642b843f55ff7a">cpu0_err_reset_mask</a></td></tr>
<tr class="memdesc:af7abd81ae1e9d9c9bf642b843f55ff7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cortex-R52 CPU0 error reset mask. <br /></td></tr>
<tr class="separator:af7abd81ae1e9d9c9bf642b843f55ff7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d3996bbe0f4c32f20a8d9827759a549"><td class="memItemLeft" align="right" valign="top"><a id="a8d3996bbe0f4c32f20a8d9827759a549"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structicu__error__extended__cfg__t.html#a8d3996bbe0f4c32f20a8d9827759a549">cpu0_err0_event_mask</a></td></tr>
<tr class="memdesc:a8d3996bbe0f4c32f20a8d9827759a549"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cortex-R52 CPU0 error 0 event mask. <br /></td></tr>
<tr class="separator:a8d3996bbe0f4c32f20a8d9827759a549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36db799b1a05711b09cb031e4d6d5dd6"><td class="memItemLeft" align="right" valign="top"><a id="a36db799b1a05711b09cb031e4d6d5dd6"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structicu__error__extended__cfg__t.html#a36db799b1a05711b09cb031e4d6d5dd6">cpu0_err1_event_mask</a></td></tr>
<tr class="memdesc:a36db799b1a05711b09cb031e4d6d5dd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Cortex-R52 CPU0 error 1 event mask. <br /></td></tr>
<tr class="separator:a36db799b1a05711b09cb031e4d6d5dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21892a93174691d4634ffba2a7ac4703"><td class="memItemLeft" align="right" valign="top"><a id="a21892a93174691d4634ffba2a7ac4703"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structicu__error__extended__cfg__t.html#a21892a93174691d4634ffba2a7ac4703">peri_err_event_0_reset_mask</a></td></tr>
<tr class="memdesc:a21892a93174691d4634ffba2a7ac4703"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral error event 0 reset mask. <br /></td></tr>
<tr class="separator:a21892a93174691d4634ffba2a7ac4703"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9db3bba6b64338884f57c7d1a9d5d83b"><td class="memItemLeft" align="right" valign="top"><a id="a9db3bba6b64338884f57c7d1a9d5d83b"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structicu__error__extended__cfg__t.html#a9db3bba6b64338884f57c7d1a9d5d83b">peri_err0_event_0_mask</a></td></tr>
<tr class="memdesc:a9db3bba6b64338884f57c7d1a9d5d83b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral error 0 event 0 mask. <br /></td></tr>
<tr class="separator:a9db3bba6b64338884f57c7d1a9d5d83b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9454c7aa6eba207a200dd654409674f"><td class="memItemLeft" align="right" valign="top"><a id="af9454c7aa6eba207a200dd654409674f"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structicu__error__extended__cfg__t.html#af9454c7aa6eba207a200dd654409674f">peri_err1_event_0_mask</a></td></tr>
<tr class="memdesc:af9454c7aa6eba207a200dd654409674f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral error 1 event 0 mask. <br /></td></tr>
<tr class="separator:af9454c7aa6eba207a200dd654409674f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad69075f46559a990fb6055affe33b2d6"><td class="memItemLeft" align="right" valign="top"><a id="ad69075f46559a990fb6055affe33b2d6"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structicu__error__extended__cfg__t.html#ad69075f46559a990fb6055affe33b2d6">peri_err_event_1_reset_mask</a></td></tr>
<tr class="memdesc:ad69075f46559a990fb6055affe33b2d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral error event 1 reset mask. <br /></td></tr>
<tr class="separator:ad69075f46559a990fb6055affe33b2d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a861cb39695a14cf99403fc49451e46d1"><td class="memItemLeft" align="right" valign="top"><a id="a861cb39695a14cf99403fc49451e46d1"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structicu__error__extended__cfg__t.html#a861cb39695a14cf99403fc49451e46d1">peri_err0_event_1_mask</a></td></tr>
<tr class="memdesc:a861cb39695a14cf99403fc49451e46d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral error 0 event 1 mask. <br /></td></tr>
<tr class="separator:a861cb39695a14cf99403fc49451e46d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab84c8b2dfd23790e0052e318136610aa"><td class="memItemLeft" align="right" valign="top"><a id="ab84c8b2dfd23790e0052e318136610aa"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structicu__error__extended__cfg__t.html#ab84c8b2dfd23790e0052e318136610aa">peri_err1_event_1_mask</a></td></tr>
<tr class="memdesc:ab84c8b2dfd23790e0052e318136610aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral error 1 event 1 mask. <br /></td></tr>
<tr class="separator:ab84c8b2dfd23790e0052e318136610aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aced63af4c0d943a6533137a9ce374ae8"><td class="memItemLeft" align="right" valign="top"><a id="aced63af4c0d943a6533137a9ce374ae8"></a>
const error_table_t *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structicu__error__extended__cfg__t.html#aced63af4c0d943a6533137a9ce374ae8">p_error_handler_table</a></td></tr>
<tr class="memdesc:aced63af4c0d943a6533137a9ce374ae8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral error handler table. <br /></td></tr>
<tr class="separator:aced63af4c0d943a6533137a9ce374ae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>ERROR event configuration extension. </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="aa7b17712f8d8b4bb5f225e3ad876da55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7b17712f8d8b4bb5f225e3ad876da55">&#9670;&nbsp;</a></span>cpu0_err0_ipl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t icu_error_extended_cfg_t::cpu0_err0_ipl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cortex-R52 CPU0 error 0 interrupt priority. </p>

</div>
</div>
<a id="ac9271338c1418fc7145c0d27bf2fd929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9271338c1418fc7145c0d27bf2fd929">&#9670;&nbsp;</a></span>cpu0_err0_irq</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IRQn_Type icu_error_extended_cfg_t::cpu0_err0_irq</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cortex-R52 CPU0 error 0 interrupt IRQ number. </p>

</div>
</div>
<a id="abbe6e4974ea18e0636a13b923484f423"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbe6e4974ea18e0636a13b923484f423">&#9670;&nbsp;</a></span>cpu0_err1_ipl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t icu_error_extended_cfg_t::cpu0_err1_ipl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cortex-R52 CPU0 error 1 interrupt priority. </p>

</div>
</div>
<a id="a403f42ade814e4c682b8cea62246dbb3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a403f42ade814e4c682b8cea62246dbb3">&#9670;&nbsp;</a></span>cpu0_err1_irq</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IRQn_Type icu_error_extended_cfg_t::cpu0_err1_irq</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cortex-R52 CPU0 error 1 interrupt IRQ number. </p>

</div>
</div>
<a id="ac5cd8372009c0ceac02572a6406a76aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5cd8372009c0ceac02572a6406a76aa">&#9670;&nbsp;</a></span>cpu1_err0_ipl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t icu_error_extended_cfg_t::cpu1_err0_ipl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cortex-R52 CPU1 error 0 interrupt interrupt priority. </p>

</div>
</div>
<a id="a66de755f29fbdaa45eae18c9b6bbd4a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66de755f29fbdaa45eae18c9b6bbd4a1">&#9670;&nbsp;</a></span>cpu1_err0_irq</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IRQn_Type icu_error_extended_cfg_t::cpu1_err0_irq</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cortex-R52 CPU1 error 0 interrupt IRQ number. </p>

</div>
</div>
<a id="aeab0e60e838b3fade606ec17362858d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeab0e60e838b3fade606ec17362858d6">&#9670;&nbsp;</a></span>cpu1_err1_ipl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t icu_error_extended_cfg_t::cpu1_err1_ipl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cortex-R52 CPU1 error 1 interrupt interrupt priority. </p>

</div>
</div>
<a id="a228808c344454a808bc55fce0e443cbf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a228808c344454a808bc55fce0e443cbf">&#9670;&nbsp;</a></span>cpu1_err1_irq</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IRQn_Type icu_error_extended_cfg_t::cpu1_err1_irq</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cortex-R52 CPU1 error 1 interrupt IRQ number. </p>

</div>
</div>
<a id="ac63d1c33dbc8e002c3c35e859de5b0cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac63d1c33dbc8e002c3c35e859de5b0cc">&#9670;&nbsp;</a></span>peri_err0_ipl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t icu_error_extended_cfg_t::peri_err0_ipl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral error 0 interrupt priority. </p>

</div>
</div>
<a id="a55b5e443ede96aa713d158c5480657b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55b5e443ede96aa713d158c5480657b3">&#9670;&nbsp;</a></span>peri_err0_irq</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IRQn_Type icu_error_extended_cfg_t::peri_err0_irq</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral error 0 interrupt IRQ number. </p>

</div>
</div>
<a id="a87469e87fe7f971f4e97139df14299f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87469e87fe7f971f4e97139df14299f1">&#9670;&nbsp;</a></span>peri_err1_ipl</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t icu_error_extended_cfg_t::peri_err1_ipl</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral error 1 interrupt priority. </p>

</div>
</div>
<a id="a41548a9677a1a798c15ca46f193ca2c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41548a9677a1a798c15ca46f193ca2c9">&#9670;&nbsp;</a></span>peri_err1_irq</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">IRQn_Type icu_error_extended_cfg_t::peri_err1_irq</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral error 1 interrupt IRQ number. </p>

</div>
</div>
<a id="af7abd81ae1e9d9c9bf642b843f55ff7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7abd81ae1e9d9c9bf642b843f55ff7a">&#9670;&nbsp;</a></span>cpu0_err_reset_mask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t icu_error_extended_cfg_t::cpu0_err_reset_mask</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cortex-R52 CPU0 error reset mask. </p>

</div>
</div>
<a id="a8d3996bbe0f4c32f20a8d9827759a549"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d3996bbe0f4c32f20a8d9827759a549">&#9670;&nbsp;</a></span>cpu0_err0_event_mask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t icu_error_extended_cfg_t::cpu0_err0_event_mask</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cortex-R52 CPU0 error 0 event mask. </p>

</div>
</div>
<a id="a36db799b1a05711b09cb031e4d6d5dd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36db799b1a05711b09cb031e4d6d5dd6">&#9670;&nbsp;</a></span>cpu0_err1_event_mask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t icu_error_extended_cfg_t::cpu0_err1_event_mask</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Cortex-R52 CPU0 error 1 event mask. </p>

</div>
</div>
<a id="a21892a93174691d4634ffba2a7ac4703"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21892a93174691d4634ffba2a7ac4703">&#9670;&nbsp;</a></span>peri_err_event_0_reset_mask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t icu_error_extended_cfg_t::peri_err_event_0_reset_mask</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral error event 0 reset mask. </p>

</div>
</div>
<a id="a9db3bba6b64338884f57c7d1a9d5d83b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9db3bba6b64338884f57c7d1a9d5d83b">&#9670;&nbsp;</a></span>peri_err0_event_0_mask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t icu_error_extended_cfg_t::peri_err0_event_0_mask</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral error 0 event 0 mask. </p>

</div>
</div>
<a id="af9454c7aa6eba207a200dd654409674f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9454c7aa6eba207a200dd654409674f">&#9670;&nbsp;</a></span>peri_err1_event_0_mask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t icu_error_extended_cfg_t::peri_err1_event_0_mask</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral error 1 event 0 mask. </p>

</div>
</div>
<a id="ad69075f46559a990fb6055affe33b2d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad69075f46559a990fb6055affe33b2d6">&#9670;&nbsp;</a></span>peri_err_event_1_reset_mask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t icu_error_extended_cfg_t::peri_err_event_1_reset_mask</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral error event 1 reset mask. </p>

</div>
</div>
<a id="a861cb39695a14cf99403fc49451e46d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a861cb39695a14cf99403fc49451e46d1">&#9670;&nbsp;</a></span>peri_err0_event_1_mask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t icu_error_extended_cfg_t::peri_err0_event_1_mask</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral error 0 event 1 mask. </p>

</div>
</div>
<a id="ab84c8b2dfd23790e0052e318136610aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab84c8b2dfd23790e0052e318136610aa">&#9670;&nbsp;</a></span>peri_err1_event_1_mask</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t icu_error_extended_cfg_t::peri_err1_event_1_mask</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral error 1 event 1 mask. </p>

</div>
</div>
<a id="aced63af4c0d943a6533137a9ce374ae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aced63af4c0d943a6533137a9ce374ae8">&#9670;&nbsp;</a></span>p_error_handler_table</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const error_table_t* icu_error_extended_cfg_t::p_error_handler_table</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral error handler table. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>r_icu_error.h</li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.7-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structicu__error__extended__cfg__t.html">icu_error_extended_cfg_t</a></li>
        <li class="footer">FSP Release v1.3.0 User's Manual Copyright Â© (2023) Renesas Electronics Corporation. All Rights Reserved.</li>
  </ul>
</div>
</body>
</html>
