Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Apr 12 14:46:02 2017
| Host         : TiagoHenriques running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.881        0.000                      0                  300        0.164        0.000                      0                  300        4.500        0.000                       0                   165  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.881        0.000                      0                  300        0.164        0.000                      0                  300        4.500        0.000                       0                   165  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.881ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.881ns  (required time - arrival time)
  Source:                 design_1_i/IterativeSorter_0/U0/MyAr_reg[5][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IterativeSorter_0/U0/sorting_completed_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.347ns (26.320%)  route 3.771ns (73.680%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.722     5.325    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X82Y66         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[5][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y66         FDRE (Prop_fdre_C_Q)         0.456     5.781 r  design_1_i/IterativeSorter_0/U0/MyAr_reg[5][7]/Q
                         net (fo=7, routed)           1.243     7.023    design_1_i/IterativeSorter_0/U0/data_out[47]
    SLICE_X79Y67         LUT4 (Prop_lut4_I0_O)        0.124     7.147 r  design_1_i/IterativeSorter_0/U0/MyAr[5][7]_i_8/O
                         net (fo=1, routed)           0.000     7.147    design_1_i/IterativeSorter_0/U0/MyAr[5][7]_i_8_n_0
    SLICE_X79Y67         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.548 f  design_1_i/IterativeSorter_0/U0/MyAr_reg[5][7]_i_3/CO[3]
                         net (fo=3, routed)           1.342     8.890    design_1_i/IterativeSorter_0/U0/MyAr_reg[5][7]_i_3_n_0
    SLICE_X83Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.014 r  design_1_i/IterativeSorter_0/U0/sorting_completed_i_4/O
                         net (fo=1, routed)           0.575     9.589    design_1_i/IterativeSorter_0/U0/sorting_completed_i_4_n_0
    SLICE_X87Y66         LUT6 (Prop_lut6_I4_O)        0.124     9.713 r  design_1_i/IterativeSorter_0/U0/sorting_completed_i_2/O
                         net (fo=1, routed)           0.612    10.324    design_1_i/IterativeSorter_0/U0/sorting_completed_i_2_n_0
    SLICE_X87Y68         LUT2 (Prop_lut2_I1_O)        0.118    10.442 r  design_1_i/IterativeSorter_0/U0/sorting_completed_i_1/O
                         net (fo=1, routed)           0.000    10.442    design_1_i/IterativeSorter_0/U0/sorting_completed_i_1_n_0
    SLICE_X87Y68         FDRE                                         r  design_1_i/IterativeSorter_0/U0/sorting_completed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.602    15.025    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X87Y68         FDRE                                         r  design_1_i/IterativeSorter_0/U0/sorting_completed_reg/C
                         clock pessimism              0.259    15.284    
                         clock uncertainty           -0.035    15.248    
    SLICE_X87Y68         FDRE (Setup_fdre_C_D)        0.075    15.323    design_1_i/IterativeSorter_0/U0/sorting_completed_reg
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -10.442    
  -------------------------------------------------------------------
                         slack                                  4.881    

Slack (MET) :             5.070ns  (required time - arrival time)
  Source:                 design_1_i/IterativeSorter_0/U0/MyAr_reg[7][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IterativeSorter_0/U0/MyAr_reg[7][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.254ns (26.874%)  route 3.412ns (73.126%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.717     5.320    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X81Y65         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y65         FDRE (Prop_fdre_C_Q)         0.456     5.776 r  design_1_i/IterativeSorter_0/U0/MyAr_reg[7][2]/Q
                         net (fo=7, routed)           1.062     6.838    design_1_i/IterativeSorter_0/U0/data_out[58]
    SLICE_X82Y64         LUT4 (Prop_lut4_I1_O)        0.124     6.962 r  design_1_i/IterativeSorter_0/U0/MyAr[8][7]_i_10/O
                         net (fo=1, routed)           0.000     6.962    design_1_i/IterativeSorter_0/U0/MyAr[8][7]_i_10_n_0
    SLICE_X82Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.512 r  design_1_i/IterativeSorter_0/U0/MyAr_reg[8][7]_i_3/CO[3]
                         net (fo=3, routed)           1.301     8.813    design_1_i/IterativeSorter_0/U0/MyAr_reg[8][7]_i_3_n_0
    SLICE_X84Y66         LUT4 (Prop_lut4_I1_O)        0.124     8.937 r  design_1_i/IterativeSorter_0/U0/MyAr[7][7]_i_1/O
                         net (fo=8, routed)           1.049     9.986    design_1_i/IterativeSorter_0/U0/MyAr[7][7]_i_1_n_0
    SLICE_X81Y64         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[7][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.598    15.021    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X81Y64         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[7][0]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X81Y64         FDRE (Setup_fdre_C_CE)      -0.205    15.056    design_1_i/IterativeSorter_0/U0/MyAr_reg[7][0]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                  5.070    

Slack (MET) :             5.070ns  (required time - arrival time)
  Source:                 design_1_i/IterativeSorter_0/U0/MyAr_reg[7][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IterativeSorter_0/U0/MyAr_reg[7][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.254ns (26.874%)  route 3.412ns (73.126%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.717     5.320    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X81Y65         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y65         FDRE (Prop_fdre_C_Q)         0.456     5.776 r  design_1_i/IterativeSorter_0/U0/MyAr_reg[7][2]/Q
                         net (fo=7, routed)           1.062     6.838    design_1_i/IterativeSorter_0/U0/data_out[58]
    SLICE_X82Y64         LUT4 (Prop_lut4_I1_O)        0.124     6.962 r  design_1_i/IterativeSorter_0/U0/MyAr[8][7]_i_10/O
                         net (fo=1, routed)           0.000     6.962    design_1_i/IterativeSorter_0/U0/MyAr[8][7]_i_10_n_0
    SLICE_X82Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.512 r  design_1_i/IterativeSorter_0/U0/MyAr_reg[8][7]_i_3/CO[3]
                         net (fo=3, routed)           1.301     8.813    design_1_i/IterativeSorter_0/U0/MyAr_reg[8][7]_i_3_n_0
    SLICE_X84Y66         LUT4 (Prop_lut4_I1_O)        0.124     8.937 r  design_1_i/IterativeSorter_0/U0/MyAr[7][7]_i_1/O
                         net (fo=8, routed)           1.049     9.986    design_1_i/IterativeSorter_0/U0/MyAr[7][7]_i_1_n_0
    SLICE_X81Y64         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[7][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.598    15.021    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X81Y64         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[7][3]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X81Y64         FDRE (Setup_fdre_C_CE)      -0.205    15.056    design_1_i/IterativeSorter_0/U0/MyAr_reg[7][3]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                  5.070    

Slack (MET) :             5.070ns  (required time - arrival time)
  Source:                 design_1_i/IterativeSorter_0/U0/MyAr_reg[7][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IterativeSorter_0/U0/MyAr_reg[7][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.254ns (26.874%)  route 3.412ns (73.126%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.717     5.320    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X81Y65         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y65         FDRE (Prop_fdre_C_Q)         0.456     5.776 r  design_1_i/IterativeSorter_0/U0/MyAr_reg[7][2]/Q
                         net (fo=7, routed)           1.062     6.838    design_1_i/IterativeSorter_0/U0/data_out[58]
    SLICE_X82Y64         LUT4 (Prop_lut4_I1_O)        0.124     6.962 r  design_1_i/IterativeSorter_0/U0/MyAr[8][7]_i_10/O
                         net (fo=1, routed)           0.000     6.962    design_1_i/IterativeSorter_0/U0/MyAr[8][7]_i_10_n_0
    SLICE_X82Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.512 r  design_1_i/IterativeSorter_0/U0/MyAr_reg[8][7]_i_3/CO[3]
                         net (fo=3, routed)           1.301     8.813    design_1_i/IterativeSorter_0/U0/MyAr_reg[8][7]_i_3_n_0
    SLICE_X84Y66         LUT4 (Prop_lut4_I1_O)        0.124     8.937 r  design_1_i/IterativeSorter_0/U0/MyAr[7][7]_i_1/O
                         net (fo=8, routed)           1.049     9.986    design_1_i/IterativeSorter_0/U0/MyAr[7][7]_i_1_n_0
    SLICE_X81Y64         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[7][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.598    15.021    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X81Y64         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[7][5]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X81Y64         FDRE (Setup_fdre_C_CE)      -0.205    15.056    design_1_i/IterativeSorter_0/U0/MyAr_reg[7][5]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                  5.070    

Slack (MET) :             5.070ns  (required time - arrival time)
  Source:                 design_1_i/IterativeSorter_0/U0/MyAr_reg[7][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IterativeSorter_0/U0/MyAr_reg[7][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.254ns (26.874%)  route 3.412ns (73.126%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.717     5.320    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X81Y65         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[7][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y65         FDRE (Prop_fdre_C_Q)         0.456     5.776 r  design_1_i/IterativeSorter_0/U0/MyAr_reg[7][2]/Q
                         net (fo=7, routed)           1.062     6.838    design_1_i/IterativeSorter_0/U0/data_out[58]
    SLICE_X82Y64         LUT4 (Prop_lut4_I1_O)        0.124     6.962 r  design_1_i/IterativeSorter_0/U0/MyAr[8][7]_i_10/O
                         net (fo=1, routed)           0.000     6.962    design_1_i/IterativeSorter_0/U0/MyAr[8][7]_i_10_n_0
    SLICE_X82Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.512 r  design_1_i/IterativeSorter_0/U0/MyAr_reg[8][7]_i_3/CO[3]
                         net (fo=3, routed)           1.301     8.813    design_1_i/IterativeSorter_0/U0/MyAr_reg[8][7]_i_3_n_0
    SLICE_X84Y66         LUT4 (Prop_lut4_I1_O)        0.124     8.937 r  design_1_i/IterativeSorter_0/U0/MyAr[7][7]_i_1/O
                         net (fo=8, routed)           1.049     9.986    design_1_i/IterativeSorter_0/U0/MyAr[7][7]_i_1_n_0
    SLICE_X81Y64         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[7][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.598    15.021    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X81Y64         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[7][7]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X81Y64         FDRE (Setup_fdre_C_CE)      -0.205    15.056    design_1_i/IterativeSorter_0/U0/MyAr_reg[7][7]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                  5.070    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 design_1_i/IterativeSorter_0/U0/MyAr_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IterativeSorter_0/U0/MyAr_reg[6][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 1.316ns (28.557%)  route 3.292ns (71.443%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.719     5.322    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X80Y64         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y64         FDRE (Prop_fdre_C_Q)         0.518     5.840 r  design_1_i/IterativeSorter_0/U0/MyAr_reg[6][3]/Q
                         net (fo=7, routed)           0.970     6.810    design_1_i/IterativeSorter_0/U0/data_out[51]
    SLICE_X79Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.934 r  design_1_i/IterativeSorter_0/U0/MyAr[6][7]_i_10/O
                         net (fo=1, routed)           0.000     6.934    design_1_i/IterativeSorter_0/U0/MyAr[6][7]_i_10_n_0
    SLICE_X79Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.484 r  design_1_i/IterativeSorter_0/U0/MyAr_reg[6][7]_i_3/CO[3]
                         net (fo=3, routed)           1.447     8.931    design_1_i/IterativeSorter_0/U0/MyAr_reg[6][7]_i_3_n_0
    SLICE_X84Y66         LUT4 (Prop_lut4_I1_O)        0.124     9.055 r  design_1_i/IterativeSorter_0/U0/MyAr[6][7]_i_1/O
                         net (fo=8, routed)           0.875     9.930    design_1_i/IterativeSorter_0/U0/MyAr[6][7]_i_1_n_0
    SLICE_X79Y65         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[6][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.594    15.017    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X79Y65         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[6][0]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X79Y65         FDRE (Setup_fdre_C_CE)      -0.205    15.035    design_1_i/IterativeSorter_0/U0/MyAr_reg[6][0]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 design_1_i/IterativeSorter_0/U0/MyAr_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IterativeSorter_0/U0/MyAr_reg[6][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 1.316ns (28.557%)  route 3.292ns (71.443%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.719     5.322    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X80Y64         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y64         FDRE (Prop_fdre_C_Q)         0.518     5.840 r  design_1_i/IterativeSorter_0/U0/MyAr_reg[6][3]/Q
                         net (fo=7, routed)           0.970     6.810    design_1_i/IterativeSorter_0/U0/data_out[51]
    SLICE_X79Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.934 r  design_1_i/IterativeSorter_0/U0/MyAr[6][7]_i_10/O
                         net (fo=1, routed)           0.000     6.934    design_1_i/IterativeSorter_0/U0/MyAr[6][7]_i_10_n_0
    SLICE_X79Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.484 r  design_1_i/IterativeSorter_0/U0/MyAr_reg[6][7]_i_3/CO[3]
                         net (fo=3, routed)           1.447     8.931    design_1_i/IterativeSorter_0/U0/MyAr_reg[6][7]_i_3_n_0
    SLICE_X84Y66         LUT4 (Prop_lut4_I1_O)        0.124     9.055 r  design_1_i/IterativeSorter_0/U0/MyAr[6][7]_i_1/O
                         net (fo=8, routed)           0.875     9.930    design_1_i/IterativeSorter_0/U0/MyAr[6][7]_i_1_n_0
    SLICE_X79Y65         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[6][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.594    15.017    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X79Y65         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[6][1]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X79Y65         FDRE (Setup_fdre_C_CE)      -0.205    15.035    design_1_i/IterativeSorter_0/U0/MyAr_reg[6][1]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 design_1_i/IterativeSorter_0/U0/MyAr_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IterativeSorter_0/U0/MyAr_reg[6][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 1.316ns (28.557%)  route 3.292ns (71.443%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.719     5.322    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X80Y64         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y64         FDRE (Prop_fdre_C_Q)         0.518     5.840 r  design_1_i/IterativeSorter_0/U0/MyAr_reg[6][3]/Q
                         net (fo=7, routed)           0.970     6.810    design_1_i/IterativeSorter_0/U0/data_out[51]
    SLICE_X79Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.934 r  design_1_i/IterativeSorter_0/U0/MyAr[6][7]_i_10/O
                         net (fo=1, routed)           0.000     6.934    design_1_i/IterativeSorter_0/U0/MyAr[6][7]_i_10_n_0
    SLICE_X79Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.484 r  design_1_i/IterativeSorter_0/U0/MyAr_reg[6][7]_i_3/CO[3]
                         net (fo=3, routed)           1.447     8.931    design_1_i/IterativeSorter_0/U0/MyAr_reg[6][7]_i_3_n_0
    SLICE_X84Y66         LUT4 (Prop_lut4_I1_O)        0.124     9.055 r  design_1_i/IterativeSorter_0/U0/MyAr[6][7]_i_1/O
                         net (fo=8, routed)           0.875     9.930    design_1_i/IterativeSorter_0/U0/MyAr[6][7]_i_1_n_0
    SLICE_X79Y65         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[6][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.594    15.017    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X79Y65         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[6][5]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X79Y65         FDRE (Setup_fdre_C_CE)      -0.205    15.035    design_1_i/IterativeSorter_0/U0/MyAr_reg[6][5]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 design_1_i/IterativeSorter_0/U0/MyAr_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IterativeSorter_0/U0/MyAr_reg[6][7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.608ns  (logic 1.316ns (28.557%)  route 3.292ns (71.443%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.719     5.322    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X80Y64         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y64         FDRE (Prop_fdre_C_Q)         0.518     5.840 r  design_1_i/IterativeSorter_0/U0/MyAr_reg[6][3]/Q
                         net (fo=7, routed)           0.970     6.810    design_1_i/IterativeSorter_0/U0/data_out[51]
    SLICE_X79Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.934 r  design_1_i/IterativeSorter_0/U0/MyAr[6][7]_i_10/O
                         net (fo=1, routed)           0.000     6.934    design_1_i/IterativeSorter_0/U0/MyAr[6][7]_i_10_n_0
    SLICE_X79Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.484 r  design_1_i/IterativeSorter_0/U0/MyAr_reg[6][7]_i_3/CO[3]
                         net (fo=3, routed)           1.447     8.931    design_1_i/IterativeSorter_0/U0/MyAr_reg[6][7]_i_3_n_0
    SLICE_X84Y66         LUT4 (Prop_lut4_I1_O)        0.124     9.055 r  design_1_i/IterativeSorter_0/U0/MyAr[6][7]_i_1/O
                         net (fo=8, routed)           0.875     9.930    design_1_i/IterativeSorter_0/U0/MyAr[6][7]_i_1_n_0
    SLICE_X79Y65         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[6][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.594    15.017    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X79Y65         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[6][7]/C
                         clock pessimism              0.259    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X79Y65         FDRE (Setup_fdre_C_CE)      -0.205    15.035    design_1_i/IterativeSorter_0/U0/MyAr_reg[6][7]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                          -9.930    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.195ns  (required time - arrival time)
  Source:                 design_1_i/IterativeSorter_0/U0/MyAr_reg[6][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IterativeSorter_0/U0/MyAr_reg[6][3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.601ns  (logic 1.316ns (28.604%)  route 3.285ns (71.396%))
  Logic Levels:           3  (CARRY4=1 LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.719     5.322    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X80Y64         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[6][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y64         FDRE (Prop_fdre_C_Q)         0.518     5.840 r  design_1_i/IterativeSorter_0/U0/MyAr_reg[6][3]/Q
                         net (fo=7, routed)           0.970     6.810    design_1_i/IterativeSorter_0/U0/data_out[51]
    SLICE_X79Y66         LUT4 (Prop_lut4_I0_O)        0.124     6.934 r  design_1_i/IterativeSorter_0/U0/MyAr[6][7]_i_10/O
                         net (fo=1, routed)           0.000     6.934    design_1_i/IterativeSorter_0/U0/MyAr[6][7]_i_10_n_0
    SLICE_X79Y66         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.484 r  design_1_i/IterativeSorter_0/U0/MyAr_reg[6][7]_i_3/CO[3]
                         net (fo=3, routed)           1.447     8.931    design_1_i/IterativeSorter_0/U0/MyAr_reg[6][7]_i_3_n_0
    SLICE_X84Y66         LUT4 (Prop_lut4_I1_O)        0.124     9.055 r  design_1_i/IterativeSorter_0/U0/MyAr[6][7]_i_1/O
                         net (fo=8, routed)           0.868     9.922    design_1_i/IterativeSorter_0/U0/MyAr[6][7]_i_1_n_0
    SLICE_X80Y64         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[6][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         1.598    15.021    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X80Y64         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[6][3]/C
                         clock pessimism              0.301    15.322    
                         clock uncertainty           -0.035    15.286    
    SLICE_X80Y64         FDRE (Setup_fdre_C_CE)      -0.169    15.117    design_1_i/IterativeSorter_0/U0/MyAr_reg[6][3]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -9.922    
  -------------------------------------------------------------------
                         slack                                  5.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/IterativeSorter_0/U0/MyAr_reg[14][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IterativeSorter_0/U0/MyAr_reg[13][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.603     1.522    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X89Y65         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[14][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y65         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  design_1_i/IterativeSorter_0/U0/MyAr_reg[14][1]/Q
                         net (fo=7, routed)           0.111     1.775    design_1_i/IterativeSorter_0/U0/data_out[113]
    SLICE_X88Y65         LUT3 (Prop_lut3_I0_O)        0.045     1.820 r  design_1_i/IterativeSorter_0/U0/MyAr[13][1]_i_1/O
                         net (fo=1, routed)           0.000     1.820    design_1_i/IterativeSorter_0/U0/MyAr[13][1]_i_1_n_0
    SLICE_X88Y65         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[13][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.873     2.038    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X88Y65         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[13][1]/C
                         clock pessimism             -0.502     1.535    
    SLICE_X88Y65         FDRE (Hold_fdre_C_D)         0.120     1.655    design_1_i/IterativeSorter_0/U0/MyAr_reg[13][1]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/IterativeSorter_0/U0/MyAr_reg[7][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IterativeSorter_0/U0/MyAr_reg[6][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.521%)  route 0.112ns (37.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.598     1.517    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X81Y64         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y64         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  design_1_i/IterativeSorter_0/U0/MyAr_reg[7][3]/Q
                         net (fo=7, routed)           0.112     1.770    design_1_i/IterativeSorter_0/U0/data_out[59]
    SLICE_X80Y64         LUT3 (Prop_lut3_I2_O)        0.045     1.815 r  design_1_i/IterativeSorter_0/U0/MyAr[6][3]_i_1/O
                         net (fo=1, routed)           0.000     1.815    design_1_i/IterativeSorter_0/U0/MyAr[6][3]_i_1_n_0
    SLICE_X80Y64         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.869     2.034    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X80Y64         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[6][3]/C
                         clock pessimism             -0.503     1.530    
    SLICE_X80Y64         FDRE (Hold_fdre_C_D)         0.120     1.650    design_1_i/IterativeSorter_0/U0/MyAr_reg[6][3]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/IterativeSorter_0/U0/MyAr_reg[14][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IterativeSorter_0/U0/MyAr_reg[13][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.717%)  route 0.115ns (38.283%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.601     1.520    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X89Y67         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[14][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y67         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  design_1_i/IterativeSorter_0/U0/MyAr_reg[14][4]/Q
                         net (fo=7, routed)           0.115     1.777    design_1_i/IterativeSorter_0/U0/data_out[116]
    SLICE_X88Y67         LUT3 (Prop_lut3_I0_O)        0.045     1.822 r  design_1_i/IterativeSorter_0/U0/MyAr[13][4]_i_1/O
                         net (fo=1, routed)           0.000     1.822    design_1_i/IterativeSorter_0/U0/MyAr[13][4]_i_1_n_0
    SLICE_X88Y67         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[13][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.871     2.036    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X88Y67         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[13][4]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X88Y67         FDRE (Hold_fdre_C_D)         0.121     1.654    design_1_i/IterativeSorter_0/U0/MyAr_reg[13][4]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/IterativeSorter_0/U0/MyAr_reg[14][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IterativeSorter_0/U0/MyAr_reg[15][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.145%)  route 0.129ns (47.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.602     1.521    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X86Y66         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[14][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y66         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  design_1_i/IterativeSorter_0/U0/MyAr_reg[14][5]/Q
                         net (fo=7, routed)           0.129     1.792    design_1_i/IterativeSorter_0/U0/data_out[117]
    SLICE_X84Y66         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[15][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.871     2.036    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X84Y66         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[15][5]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X84Y66         FDRE (Hold_fdre_C_D)         0.060     1.616    design_1_i/IterativeSorter_0/U0/MyAr_reg[15][5]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/IterativeSorter_0/U0/MyAr_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IterativeSorter_0/U0/MyAr_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.509%)  route 0.149ns (44.491%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.597     1.516    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X81Y66         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y66         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  design_1_i/IterativeSorter_0/U0/MyAr_reg[6][6]/Q
                         net (fo=7, routed)           0.149     1.806    design_1_i/IterativeSorter_0/U0/data_out[54]
    SLICE_X78Y66         LUT3 (Prop_lut3_I0_O)        0.045     1.851 r  design_1_i/IterativeSorter_0/U0/MyAr[5][6]_i_1/O
                         net (fo=1, routed)           0.000     1.851    design_1_i/IterativeSorter_0/U0/MyAr[5][6]_i_1_n_0
    SLICE_X78Y66         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.865     2.030    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X78Y66         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[5][6]/C
                         clock pessimism             -0.479     1.550    
    SLICE_X78Y66         FDRE (Hold_fdre_C_D)         0.121     1.671    design_1_i/IterativeSorter_0/U0/MyAr_reg[5][6]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/IterativeSorter_0/U0/MyAr_reg[8][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IterativeSorter_0/U0/MyAr_reg[9][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.164%)  route 0.134ns (41.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.602     1.521    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X83Y64         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[8][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y64         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  design_1_i/IterativeSorter_0/U0/MyAr_reg[8][4]/Q
                         net (fo=7, routed)           0.134     1.796    design_1_i/IterativeSorter_0/U0/data_out[68]
    SLICE_X84Y65         LUT3 (Prop_lut3_I2_O)        0.045     1.841 r  design_1_i/IterativeSorter_0/U0/MyAr[9][4]_i_1/O
                         net (fo=1, routed)           0.000     1.841    design_1_i/IterativeSorter_0/U0/MyAr[9][4]_i_1_n_0
    SLICE_X84Y65         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[9][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.872     2.037    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X84Y65         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[9][4]/C
                         clock pessimism             -0.501     1.535    
    SLICE_X84Y65         FDRE (Hold_fdre_C_D)         0.121     1.656    design_1_i/IterativeSorter_0/U0/MyAr_reg[9][4]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/IterativeSorter_0/U0/MyAr_reg[11][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IterativeSorter_0/U0/MyAr_reg[12][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.650%)  route 0.137ns (42.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.603     1.522    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X86Y64         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[11][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y64         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  design_1_i/IterativeSorter_0/U0/MyAr_reg[11][5]/Q
                         net (fo=7, routed)           0.137     1.800    design_1_i/IterativeSorter_0/U0/data_out[93]
    SLICE_X88Y63         LUT3 (Prop_lut3_I0_O)        0.045     1.845 r  design_1_i/IterativeSorter_0/U0/MyAr[12][5]_i_1/O
                         net (fo=1, routed)           0.000     1.845    design_1_i/IterativeSorter_0/U0/MyAr[12][5]_i_1_n_0
    SLICE_X88Y63         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[12][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.874     2.039    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X88Y63         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[12][5]/C
                         clock pessimism             -0.501     1.537    
    SLICE_X88Y63         FDRE (Hold_fdre_C_D)         0.121     1.658    design_1_i/IterativeSorter_0/U0/MyAr_reg[12][5]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/IterativeSorter_0/U0/MyAr_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IterativeSorter_0/U0/MyAr_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.849%)  route 0.110ns (37.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.598     1.517    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X82Y69         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y69         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  design_1_i/IterativeSorter_0/U0/MyAr_reg[2][1]/Q
                         net (fo=7, routed)           0.110     1.768    design_1_i/IterativeSorter_0/U0/data_out[17]
    SLICE_X83Y69         LUT3 (Prop_lut3_I0_O)        0.045     1.813 r  design_1_i/IterativeSorter_0/U0/MyAr[1][1]_i_1/O
                         net (fo=1, routed)           0.000     1.813    design_1_i/IterativeSorter_0/U0/MyAr[1][1]_i_1_n_0
    SLICE_X83Y69         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.868     2.033    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X83Y69         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[1][1]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X83Y69         FDRE (Hold_fdre_C_D)         0.091     1.621    design_1_i/IterativeSorter_0/U0/MyAr_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/IterativeSorter_0/U0/MyAr_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IterativeSorter_0/U0/MyAr_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (57.041%)  route 0.124ns (42.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.598     1.517    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X84Y69         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y69         FDRE (Prop_fdre_C_Q)         0.164     1.681 r  design_1_i/IterativeSorter_0/U0/MyAr_reg[1][7]/Q
                         net (fo=7, routed)           0.124     1.805    design_1_i/IterativeSorter_0/U0/data_out[15]
    SLICE_X83Y68         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.869     2.034    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X83Y68         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[0][7]/C
                         clock pessimism             -0.501     1.532    
    SLICE_X83Y68         FDRE (Hold_fdre_C_D)         0.078     1.610    design_1_i/IterativeSorter_0/U0/MyAr_reg[0][7]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 design_1_i/IterativeSorter_0/U0/MyAr_reg[14][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/IterativeSorter_0/U0/MyAr_reg[15][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.722%)  route 0.154ns (52.278%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.602     1.521    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X86Y66         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[14][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y66         FDRE (Prop_fdre_C_Q)         0.141     1.662 r  design_1_i/IterativeSorter_0/U0/MyAr_reg[14][7]/Q
                         net (fo=7, routed)           0.154     1.817    design_1_i/IterativeSorter_0/U0/data_out[119]
    SLICE_X84Y66         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[15][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=164, routed)         0.871     2.036    design_1_i/IterativeSorter_0/U0/clk
    SLICE_X84Y66         FDRE                                         r  design_1_i/IterativeSorter_0/U0/MyAr_reg[15][7]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X84Y66         FDRE (Hold_fdre_C_D)         0.064     1.620    design_1_i/IterativeSorter_0/U0/MyAr_reg[15][7]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y69    design_1_i/EightDisplayControl_0/U0/div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y71    design_1_i/EightDisplayControl_0/U0/div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y71    design_1_i/EightDisplayControl_0/U0/div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y72    design_1_i/EightDisplayControl_0/U0/div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y72    design_1_i/EightDisplayControl_0/U0/div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y72    design_1_i/EightDisplayControl_0/U0/div_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y72    design_1_i/EightDisplayControl_0/U0/div_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y73    design_1_i/EightDisplayControl_0/U0/div_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y69    design_1_i/EightDisplayControl_0/U0/div_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y64    design_1_i/IterativeSorter_0/U0/MyAr_reg[12][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y64    design_1_i/IterativeSorter_0/U0/MyAr_reg[12][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y63    design_1_i/IterativeSorter_0/U0/MyAr_reg[12][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y64    design_1_i/IterativeSorter_0/U0/MyAr_reg[12][3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y64    design_1_i/IterativeSorter_0/U0/MyAr_reg[12][4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y63    design_1_i/IterativeSorter_0/U0/MyAr_reg[12][5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y63    design_1_i/IterativeSorter_0/U0/MyAr_reg[12][6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y63    design_1_i/IterativeSorter_0/U0/MyAr_reg[12][7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y64    design_1_i/IterativeSorter_0/U0/MyAr_reg[11][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y63    design_1_i/IterativeSorter_0/U0/MyAr_reg[11][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    design_1_i/EightDisplayControl_0/U0/div_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    design_1_i/EightDisplayControl_0/U0/div_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    design_1_i/EightDisplayControl_0/U0/div_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    design_1_i/EightDisplayControl_0/U0/div_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y68    design_1_i/IterativeSorter_0/U0/MyAr_reg[0][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y68    design_1_i/IterativeSorter_0/U0/MyAr_reg[0][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y68    design_1_i/IterativeSorter_0/U0/MyAr_reg[0][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y68    design_1_i/IterativeSorter_0/U0/MyAr_reg[0][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y68    design_1_i/IterativeSorter_0/U0/MyAr_reg[0][4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y68    design_1_i/IterativeSorter_0/U0/MyAr_reg[0][5]/C



