$date
	Fri Mar 28 18:49:53 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_bin4_to_7seg_anodo $end
$var wire 7 ! seg [6:0] $end
$var reg 4 " bin [3:0] $end
$scope module dut $end
$var wire 4 # bin [3:0] $end
$var wire 7 $ seg [6:0] $end
$var reg 1 % A $end
$var reg 1 & B $end
$var reg 1 ' C $end
$var reg 1 ( D $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ) i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
x(
x'
x&
x%
bx $
b0 #
b0 "
bx !
$end
#5
b1 "
b1 #
b1 )
#10
b10 "
b10 #
b10 )
#15
b11 "
b11 #
b11 )
#20
b100 "
b100 #
b100 )
#25
b101 "
b101 #
b101 )
#30
b110 "
b110 #
b110 )
#35
b111 "
b111 #
b111 )
#40
b1000 "
b1000 #
b1000 )
#45
b1001 "
b1001 #
b1001 )
#50
b1010 "
b1010 #
b1010 )
#55
b1011 "
b1011 #
b1011 )
#60
b1100 "
b1100 #
b1100 )
#65
b1101 "
b1101 #
b1101 )
#70
b1110 "
b1110 #
b1110 )
#75
b1111 "
b1111 #
b1111 )
#80
b10000 )
