Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri May  1 18:35:42 2020
| Host         : DESKTOP-LVJ56DR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z007s
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    46 |
|    Minimum number of control sets                        |    46 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    99 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    46 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |    24 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              68 |           32 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              53 |           27 |
| Yes          | No                    | No                     |             749 |          272 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             303 |           75 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                                                      Enable Signal                                                                     |                                               Set/Reset Signal                                              | Slice Load Count | Bel Load Count |
+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  ap_clk      | bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_Val2_4_reg_2746[7]_i_1_n_0                                                                     |                                                                                                             |                1 |              3 |
|  ap_clk      | bd_0_i/hls_inst/U0/start_for_Threshovdy_U/internal_empty_n_reg_0[0]                                                                                    | bd_0_i/hls_inst/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                  |                1 |              4 |
|  ap_clk      | bd_0_i/hls_inst/U0/start_for_Threshovdy_U/E[0]                                                                                                         | bd_0_i/hls_inst/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                  |                1 |              4 |
|  ap_clk      | bd_0_i/hls_inst/U0/img_1_rows_V_c10_U/E[0]                                                                                                             | bd_0_i/hls_inst/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                  |                1 |              4 |
|  ap_clk      | bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_Val2_4_reg_2746[7]_i_1_n_0                                                                     | bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/p_Val2_4_reg_2746                                     |                1 |              5 |
|  ap_clk      | bd_0_i/hls_inst/U0/start_for_Threshovdy_U/ce                                                                                                           |                                                                                                             |                2 |              6 |
|  ap_clk      | bd_0_i/hls_inst/U0/start_for_Threshovdy_U/internal_full_n_reg_0[0]                                                                                     | bd_0_i/hls_inst/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                  |                2 |              6 |
|  ap_clk      | bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdlbW_U36/filter_mac_muladdlbW_DSP48_5_U/and_ln512_reg_2601_pp0_iter6_reg_reg[0]  | bd_0_i/hls_inst/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                  |                4 |              6 |
|  ap_clk      | bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/icmp_ln444_reg_2569[0]_i_1_n_0                                                                   |                                                                                                             |                4 |              7 |
|  ap_clk      | bd_0_i/hls_inst/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[4]_0[0]                                             |                                                                                                             |                2 |              8 |
|  ap_clk      | bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/src_kernel_win_0_va_15_fu_2260                                                                   |                                                                                                             |                5 |              8 |
|  ap_clk      | bd_0_i/hls_inst/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[16]_2[0]                                            |                                                                                                             |                2 |              8 |
|  ap_clk      | bd_0_i/hls_inst/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/p_0_in                                                            | bd_0_i/hls_inst/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                  |                2 |              9 |
|  ap_clk      | bd_0_i/hls_inst/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ireg_reg[16][0]                                                   | bd_0_i/hls_inst/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[16]_3[0] |                2 |              9 |
|  ap_clk      | bd_0_i/hls_inst/U0/AXIvideo2Mat_U0/ap_NS_fsm[3]                                                                                                        |                                                                                                             |                2 |              9 |
|  ap_clk      | bd_0_i/hls_inst/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_CS_fsm_reg[3][0]                                               |                                                                                                             |                3 |              9 |
|  ap_clk      | bd_0_i/hls_inst/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/odata_int_reg[16]_1[0]                                            |                                                                                                             |                3 |              9 |
|  ap_clk      | bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/Mat2AXIvideo_U0_img_cols_V_read                                                                                     |                                                                                                             |                3 |              9 |
|  ap_clk      | bd_0_i/hls_inst/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/E[0]                                                              |                                                                                                             |                2 |             10 |
|  ap_clk      | bd_0_i/hls_inst/U0/start_for_Threshovdy_U/ce_0                                                                                                         |                                                                                                             |                5 |             12 |
|  ap_clk      | bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/and_ln118_reg_2578[0]_i_1_n_0                                                                    |                                                                                                             |                6 |             13 |
|  ap_clk      | bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/k_buf_0_val_6_addr_reg_26170                                                                     |                                                                                                             |                4 |             13 |
|  ap_clk      | bd_0_i/hls_inst/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/ap_enable_reg_pp1_iter0_reg                                       |                                                                                                             |                7 |             16 |
|  ap_clk      | bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/tmp_8_reg_26350                                                                                  |                                                                                                             |                6 |             16 |
|  ap_clk      | bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ce                                                                                               |                                                                                                             |                6 |             16 |
|  ap_clk      | bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/icmp_ln899_reg_2518[0]_i_1_n_0                                                                   |                                                                                                             |               11 |             18 |
|  ap_clk      | bd_0_i/hls_inst/U0/AXIvideo2Mat_U0/ap_CS_fsm_state9                                                                                                    | bd_0_i/hls_inst/U0/AXIvideo2Mat_U0/ap_CS_fsm_state3                                                         |                7 |             32 |
|  ap_clk      | bd_0_i/hls_inst/U0/AXIvideo2Mat_U0/ap_CS_fsm_state4                                                                                                    |                                                                                                             |                9 |             32 |
|  ap_clk      | bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/k_buf_0_val_5_U/Filter2D_k_buf_0_bkb_ram_U/E[0]                                                  |                                                                                                             |                9 |             32 |
|  ap_clk      | bd_0_i/hls_inst/U0/Threshold_U0/t_V_1_reg_1880                                                                                                         | bd_0_i/hls_inst/U0/Threshold_U0/t_V_1_reg_188                                                               |                8 |             32 |
|  ap_clk      | bd_0_i/hls_inst/U0/Threshold_U0/Q[2]                                                                                                                   | bd_0_i/hls_inst/U0/start_for_Threshovdy_U/SR[0]                                                             |                7 |             32 |
|  ap_clk      | bd_0_i/hls_inst/U0/Threshold_U0/Q[1]                                                                                                                   |                                                                                                             |                9 |             32 |
|  ap_clk      | bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdhbi_U29/filter_mac_muladdhbi_DSP48_1_U/src_kernel_win_0_va_16_fu_2300           |                                                                                                             |                7 |             32 |
|  ap_clk      | bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_CS_fsm_state2                                                                                 |                                                                                                             |                9 |             32 |
|  ap_clk      | bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/ap_CS_fsm_state11                                                                                | bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/t_V_reg_442                                           |                8 |             32 |
|  ap_clk      | bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/E[0]                                                                        |                                                                                                             |                9 |             32 |
|  ap_clk      | bd_0_i/hls_inst/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/sel                                                               | bd_0_i/hls_inst/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/t_V_4_reg_252          |                8 |             32 |
|  ap_clk      | bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/ap_CS_fsm_state6                                                                                                    | bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/t_V_reg_173_0                                                            |                7 |             32 |
|  ap_clk      | bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/t_V_3_reg_4530                                                                                   | bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/t_V_3_reg_453                                         |                8 |             32 |
|  ap_clk      | bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_2_reg_1840                                                    | bd_0_i/hls_inst/U0/Mat2AXIvideo_U0/regslice_both_AXI_video_strm_V_data_V_U/ibuf_inst/t_V_2_reg_184          |                8 |             32 |
|  ap_clk      |                                                                                                                                                        | bd_0_i/hls_inst/U0/AXIvideo2Mat_U0/regslice_both_AXI_video_strm_V_data_V_U/obuf_inst/SR[0]                  |               27 |             53 |
|  ap_clk      | bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/add_ln703_12_reg_2731[21]_i_1_n_0                                                                |                                                                                                             |               16 |             61 |
|  ap_clk      |                                                                                                                                                        |                                                                                                             |               32 |             68 |
|  ap_clk      | bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/k_buf_0_val_9_U/Filter2D_k_buf_0_bkb_ram_U/we1                                                   |                                                                                                             |               40 |             88 |
|  ap_clk      | bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdlbW_U36/filter_mac_muladdlbW_DSP48_5_U/and_ln512_reg_2601_pp0_iter6_reg_reg[0]  |                                                                                                             |               51 |            112 |
|  ap_clk      | bd_0_i/hls_inst/U0/GaussianBlur_U0/grp_Filter2D_fu_82/filter_mac_muladdibs_U44/filter_mac_muladdibs_DSP48_2_U/icmp_ln444_reg_2569_pp0_iter4_reg_reg[0] |                                                                                                             |               41 |            112 |
+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------+----------------+


