
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.017642                       # Number of seconds simulated
sim_ticks                                 17641636500                       # Number of ticks simulated
final_tick                                17641636500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 959933                       # Simulator instruction rate (inst/s)
host_op_rate                                  2068274                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1711325994                       # Simulator tick rate (ticks/s)
host_mem_usage                                 662904                       # Number of bytes of host memory used
host_seconds                                    10.31                       # Real time elapsed on the host
sim_insts                                     9895701                       # Number of instructions simulated
sim_ops                                      21321310                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  17641636500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           13632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              35840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22208                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              347                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              213                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 560                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            1258840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             772717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               2031558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       1258840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1258840                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           1258840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            772717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              2031558                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  17641636500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17641636500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     3241102                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1801288                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            10                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             7                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  17641636500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  17641636500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    12508122                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            34                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     17641636500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         35283273                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                     9895701                       # Number of instructions committed
system.cpu.committedOps                      21321310                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              21319487                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1959                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1080242                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      1885365                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     21319487                       # number of integer instructions
system.cpu.num_fp_insts                          1959                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            39768383                       # number of times the integer registers were read
system.cpu.num_int_register_writes           16552531                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1484                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             12668855                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             7372346                       # number of times the CC registers were written
system.cpu.num_mem_refs                       5042386                       # number of memory refs
system.cpu.num_load_insts                     3241099                       # Number of load instructions
system.cpu.num_store_insts                    1801287                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                   35283273                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           2965715                       # Number of branches fetched
system.cpu.op_class::No_OpClass                   402      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  16277544     76.34%     76.35% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::IntDiv                        14      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     76.35% # Class of executed instruction
system.cpu.op_class::MemRead                  3241039     15.20%     91.55% # Class of executed instruction
system.cpu.op_class::MemWrite                 1800860      8.45%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  60      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   21321310                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17641636500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           182.571781                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5042390                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               222                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          22713.468468                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            761500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   182.571781                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.356586                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.356586                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          197                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          183                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.384766                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10085002                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10085002                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  17641636500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      3240997                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3240997                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1801171                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1801171                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       5042168                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5042168                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      5042168                       # number of overall hits
system.cpu.dcache.overall_hits::total         5042168                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          105                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           105                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          117                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          117                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          222                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            222                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          222                       # number of overall misses
system.cpu.dcache.overall_misses::total           222                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     20762000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20762000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     17001000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     17001000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     37763000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     37763000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     37763000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     37763000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      3241102                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3241102                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1801288                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1801288                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      5042390                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5042390                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      5042390                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5042390                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000032                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000065                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000065                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000044                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000044                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 197733.333333                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 197733.333333                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 145307.692308                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 145307.692308                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 170103.603604                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 170103.603604                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 170103.603604                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 170103.603604                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks           14                       # number of writebacks
system.cpu.dcache.writebacks::total                14                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          105                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          105                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          117                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          117                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          222                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          222                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          222                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          222                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     20657000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     20657000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     16884000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16884000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     37541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     37541000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     37541000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     37541000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000065                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000065                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000044                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000044                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000044                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000044                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 196733.333333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 196733.333333                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 144307.692308                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 144307.692308                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 169103.603604                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 169103.603604                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 169103.603604                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 169103.603604                       # average overall mshr miss latency
system.cpu.dcache.replacements                     25                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17641636500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17641636500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  17641636500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           275.265055                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            12508122                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               347                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          36046.461095                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            440500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   275.265055                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.537627                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.537627                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          304                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          268                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.593750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          25016591                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         25016591                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  17641636500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     12507775                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12507775                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      12507775                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12507775                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     12507775                       # number of overall hits
system.cpu.icache.overall_hits::total        12507775                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          347                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           347                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          347                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            347                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          347                       # number of overall misses
system.cpu.icache.overall_misses::total           347                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     53934500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53934500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     53934500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53934500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     53934500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53934500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     12508122                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12508122                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     12508122                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12508122                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     12508122                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12508122                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000028                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000028                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 155430.835735                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 155430.835735                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 155430.835735                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 155430.835735                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 155430.835735                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 155430.835735                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           43                       # number of writebacks
system.cpu.icache.writebacks::total                43                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          347                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          347                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          347                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          347                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          347                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          347                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     53587500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53587500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     53587500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53587500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     53587500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53587500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 154430.835735                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 154430.835735                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 154430.835735                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 154430.835735                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 154430.835735                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 154430.835735                       # average overall mshr miss latency
system.cpu.icache.replacements                     43                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  17641636500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  17641636500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  17641636500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   508.651274                       # Cycle average of tags in use
system.l2.tags.total_refs                         637                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       560                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.137500                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    430000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        310.134761                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        198.516512                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.151433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.096932                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.248365                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           560                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.273438                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      5656                       # Number of tag accesses
system.l2.tags.data_accesses                     5656                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  17641636500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks           14                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               14                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           43                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               43                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                  2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data              7                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 7                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                     9                       # number of demand (read+write) hits
system.l2.demand_hits::total                        9                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                    9                       # number of overall hits
system.l2.overall_hits::total                       9                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              115                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 115                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           347                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              347                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data           98                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              98                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 347                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 213                       # number of demand (read+write) misses
system.l2.demand_misses::total                    560                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                347                       # number of overall misses
system.l2.overall_misses::cpu.data                213                       # number of overall misses
system.l2.overall_misses::total                   560                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     16687500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      16687500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     53065000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     53065000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     20426000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     20426000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      53065000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      37113500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         90178500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     53065000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     37113500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        90178500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks           14                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           14                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           43                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           43                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            117                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               117                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          347                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            347                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data          105                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           105                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               347                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               222                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  569                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              347                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              222                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 569                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.982906                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.982906                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.933333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.933333                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.959459                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.984183                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.959459                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.984183                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 145108.695652                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 145108.695652                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 152925.072046                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 152925.072046                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 208428.571429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 208428.571429                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 152925.072046                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 174241.784038                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 161033.035714                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 152925.072046                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 174241.784038                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 161033.035714                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::cpu.data          115                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            115                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          347                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          347                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           98                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           98                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            347                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            213                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               560                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           347                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           213                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              560                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     15537500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     15537500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     49595000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     49595000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     19446000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     19446000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     49595000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     34983500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     84578500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     49595000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     34983500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     84578500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.982906                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.982906                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.933333                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.933333                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.959459                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.984183                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.959459                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.984183                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 135108.695652                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 135108.695652                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 142925.072046                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 142925.072046                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 198428.571429                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 198428.571429                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 142925.072046                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 164241.784038                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 151033.035714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 142925.072046                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 164241.784038                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 151033.035714                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  17641636500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                   508.651655                       # Cycle average of tags in use
system.l3.tags.total_refs                         560                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                       560                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                             1                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        310.134997                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data        198.516657                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.018929                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.012116                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.031046                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024           560                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.034180                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                      9520                       # Number of tag accesses
system.l3.tags.data_accesses                     9520                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  17641636500                       # Cumulative time (in ticks) in various power states
system.l3.ReadExReq_misses::cpu.data              115                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                 115                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          347                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data           98                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             445                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 347                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                 213                       # number of demand (read+write) misses
system.l3.demand_misses::total                    560                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                347                       # number of overall misses
system.l3.overall_misses::cpu.data                213                       # number of overall misses
system.l3.overall_misses::total                   560                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data     14100000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total      14100000                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     45257500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     18221000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     63478500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      45257500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data      32321000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total         77578500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     45257500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data     32321000                       # number of overall miss cycles
system.l3.overall_miss_latency::total        77578500                       # number of overall miss cycles
system.l3.ReadExReq_accesses::cpu.data            115                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total               115                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          347                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data           98                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total           445                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               347                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data               213                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                  560                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              347                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data              213                       # number of overall (read+write) accesses
system.l3.overall_accesses::total                 560                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 122608.695652                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 122608.695652                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 130425.072046                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 185928.571429                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 142648.314607                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 130425.072046                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 151741.784038                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 138533.035714                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 130425.072046                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 151741.784038                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 138533.035714                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.ReadExReq_mshr_misses::cpu.data          115                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total            115                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          347                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data           98                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          445                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            347                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data            213                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total               560                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           347                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data           213                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total              560                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data     12950000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total     12950000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     41787500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     17241000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     59028500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     41787500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data     30191000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total     71978500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     41787500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data     30191000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total     71978500                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 112608.695652                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 112608.695652                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 120425.072046                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 175928.571429                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 132648.314607                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 120425.072046                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 141741.784038                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 128533.035714                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 120425.072046                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 141741.784038                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 128533.035714                       # average overall mshr miss latency
system.l3.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests           560                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  17641636500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                445                       # Transaction distribution
system.membus.trans_dist::ReadExReq               115                       # Transaction distribution
system.membus.trans_dist::ReadExResp              115                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           445                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port         1120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total         1120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1120                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port        35840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total        35840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   35840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               560                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     560    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 560                       # Request fanout histogram
system.membus.reqLayer2.occupancy              837500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3077500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests          637                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests           68                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  17641636500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               452                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           14                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           43                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              11                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              117                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             117                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           347                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          105                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          737                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          469                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  1206                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        24960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        15104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  40064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              569                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    569    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                569                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             375500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            520500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            333000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  17641636500                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp               445                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq              115                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp             115                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq          445                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side         1120                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side        35840                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples              560                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                    560    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total                560                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy             280000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy            560000                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
