{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1489010860601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1489010860617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 08 17:07:40 2017 " "Processing started: Wed Mar 08 17:07:40 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1489010860617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489010860617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECSE222Lab1 -c ECSE222Lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECSE222Lab1 -c ECSE222Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489010860617 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1489010860976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_decoder-behaviour " "Found design unit 1: seven_seg_decoder-behaviour" {  } { { "seven_seg_decoder.vhd" "" { Text "C:/Users/Alex/Documents/McGill/ECSE 222/Labs/Lab_1/seven_seg_decoder.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489010870144 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.vhd" "" { Text "C:/Users/Alex/Documents/McGill/ECSE 222/Labs/Lab_1/seven_seg_decoder.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489010870144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489010870144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_decoder-behaviour " "Found design unit 1: led_decoder-behaviour" {  } { { "led_decoder.vhd" "" { Text "C:/Users/Alex/Documents/McGill/ECSE 222/Labs/Lab_1/led_decoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489010870145 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_decoder " "Found entity 1: led_decoder" {  } { { "led_decoder.vhd" "" { Text "C:/Users/Alex/Documents/McGill/ECSE 222/Labs/Lab_1/led_decoder.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489010870145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489010870145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_top_level_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab1_top_level_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_top_level_test " "Found entity 1: lab1_top_level_test" {  } { { "lab1_top_level_test.bdf" "" { Schematic "C:/Users/Alex/Documents/McGill/ECSE 222/Labs/Lab_1/lab1_top_level_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1489010870146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1489010870146 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1_top_level_test " "Elaborating entity \"lab1_top_level_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1489010870169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_decoder led_decoder:inst2 " "Elaborating entity \"led_decoder\" for hierarchy \"led_decoder:inst2\"" {  } { { "lab1_top_level_test.bdf" "inst2" { Schematic "C:/Users/Alex/Documents/McGill/ECSE 222/Labs/Lab_1/lab1_top_level_test.bdf" { { 176 544 720 256 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489010870176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst\"" {  } { { "lab1_top_level_test.bdf" "inst" { Schematic "C:/Users/Alex/Documents/McGill/ECSE 222/Labs/Lab_1/lab1_top_level_test.bdf" { { 304 528 736 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489010870184 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1489010870810 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1489010871108 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1489010871108 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1489010871142 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1489010871142 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Implemented 17 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1489010871142 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1489010871142 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "949 " "Peak virtual memory: 949 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1489010871162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 08 17:07:51 2017 " "Processing ended: Wed Mar 08 17:07:51 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1489010871162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1489010871162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1489010871162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1489010871162 ""}
