INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'vram'...
WARNING:sim - A core named 'vram' already exists in the project. Output products
   for this core may be overwritten.
Applying external generics to 'vram'...
Delivering associated files for 'vram'...
Delivering EJava files for 'vram'...
Generating implementation netlist for 'vram'...
INFO:sim - Pre-processing HDL files for 'vram'...
Running synthesis for 'vram'
Running ngcbuild...
Writing VEO instantiation template for 'vram'...
Writing Verilog behavioral simulation model for 'vram'...
WARNING:sim - Overwriting existing file
   E:/code/hardware/MIPSAPP/ipcore_dir/tmp/_cg/vram/doc/blk_mem_gen_v7_3_vinfo.h
   tml with file from view xilinx_documentation
Delivered 1 file into directory E:/code/hardware/MIPSAPP/ipcore_dir/tmp/_cg/vram
Generating ASY schematic symbol...
