;redcode
;assert 1
	SPL 0, -29
	CMP -207, <-130
	SLT 0, -742
	MOV -7, <-20
	MOV -7, <-20
	MOV @-27, 100
	MOV @-27, -100
	SPL 0, <-742
	MOV 9, <-20
	DJN -1, @-20
	DJN -1, @-20
	SPL <121, 180
	SUB @129, 6
	SUB @127, 106
	JMN @-12, #202
	SUB #-12, @202
	CMP -207, <-130
	JMN @-12, #202
	SUB @126, 103
	ADD 12, @118
	SPL 0, <-22
	SUB @121, 103
	SUB @129, 6
	MOV #104, 149
	ADD #129, 109
	SPL <130, 9
	SPL <130, 9
	ADD 290, 70
	CMP @121, @106
	ADD 800, 90
	JMZ <130, 9
	SUB -7, <126
	SUB @127, 106
	DJN <129, 6
	DJN <129, 6
	SLT #121, 20
	DJN <129, 6
	JMZ 800, 90
	JMP 92, #200
	DJN 12, #0
	SLT @139, <909
	DJN 12, #0
	JMN @12, #200
	SPL 0, -29
	SPL <130, 9
	SUB @121, 173
	SUB @121, 103
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, -29
	CMP -207, <-130
