---

# About Me  

Hi, I am **Balakrishna RK**, a passionate Electrical and Electronics Engineer with a strong foundation in **VLSI Design** and hands-on experience in the **RTL to GDSII flow**. I bring expertise in **RTL Design**, **Logic Synthesis**, **Static Timing Analysis**, **Physical Design**, **Layout Design** and **Analog Design**, along with a robust understanding of **physical verification** and optimization techniques.  

Proficient in industry-standard tools such as **Cadence Virtuoso**,**Innovus**, **ADE XL**, **Spectre**, **Calibre**, **OpenRoad**, **Xschem**, **Ngspice**, **Yosys**, **Magic VLSI**, and **OpenSTA**, I excel in hardware modeling with **Verilog/System Verilog**, scripting in **Python/Tcl**, and programming in **C++**. 

---


## Projects 
- **High-Performance 10-Bit C-2C DAC Design Using GPDK 45nm Technology (Uploading)**
- [**Design and Analysis of a 10MHz Two Stage Operational Amplifier Using GPDK045**](https://github.com/Balakrishna-RK/Balakrishna-RK/tree/main/Projects/Design_and_Analysis_of_a_10MHz_Two_Stage_Operational_Amplifier_Using_GPDK045)
- [**Schematic Design and Analysis of an 8-Word 8-Bit Static RAM with 6T Storage Cells using SKY130PDK**](https://github.com/Balakrishna-RK/Balakrishna-RK/tree/main/Projects/Schematic_Design_and_Analysis_of_an_8-Word_8-Bit_Static_RAM_with_6T_Storage_Cells_using_SKY130PDK)
- [**Design and Analysis of 8-Bit Carry Select Adder: Schematic Design, Layout Design and LVS Validation using SKY130 PDK**](https://github.com/Balakrishna-RK/Balakrishna-RK/tree/main/Projects/Design_and_Analysis_of_8-bit_Carry_Select_Adder_Schematic_Design_Layout_Design_and_LVS_Validation_using_SKY130PDK)  
- [**Design and Analysis of CMOS Inverter: Schematic Design, Layout Design and LVS Validation using SKY130 PDK**](https://github.com/Balakrishna-RK/Balakrishna-RK/tree/main/Projects/Design_and_Analysis_of_CMOS_Inverter%3A_Schematic_Design_Layout_Design_and_LVS_Validation_using_SKY130_PDK) 
- [**Characteristics of MOS Devices Utilizing SKY130 Process Design Kit with Xschem and Ngspice**](https://github.com/Balakrishna-RK/Balakrishna-RK/tree/main/Projects/Characteristics_of_MOS_Devices_Utilizing_SKY130_Process_Design_Kit_with_Xschem_and_Ngspice)  

---  

## Expertise  

- **Basic Concepts of Integrated Circuits**: IC Structures, Fabrication, Design Styles, Figures of Merit  
- **Pre-RTL Methodologies**: SoC Design, Hardware-Software Partitioning, IP Assembly, Behavioral Synthesis  
- **RTL Design**: Hardware Modeling (Verilog), Testbench Development, Coverage Analysis  
- **Logic Synthesis**: Multi-level Logic Optimization, FSM Optimization, Formal Verification  
- **Static Timing Analysis**: Timing Graph, Delay Calculation, Timing Exceptions, Robust Timing Closure  
- **Power Analysis and DFT**: Power-driven Optimizations, Fault Models, Scan Design, ATPG, BIST  
- **Physical Design**: Chip Planning, Floorplanning, Power Planning, Placement, Routing  
- **Clock Tree Synthesis**: Skew Balancing, Clock Distribution Networks, Global and Detailed Routing  
- **Physical Verification**: LVS, DRC, ERC, Parasitic Extraction, ECO Implementation  
- **Analog Design**: CMOS Amplifiers, Comparators, Oscillators, ADCs, DACs, LDOs  
- **Layout Design**: Schematic Capture, Layout Design, Parasitic Extraction, LVS, DRC, Signal Integrity, Antenna Effect
  
---


### Technical Skills  

I am proficient in **Hardware Description Languages** such as **Verilog** and **System Verilog**, with strong expertise in various **EDA Tools**, including **Cadence Virtuoso** (Schematic Capture, Layout, Simulation), **Xschem** (Schematic Capture), **Ngspice** (Circuit Simulation), **Yosys** (Logic Synthesis), **Netgen** (LVS), **Magic VLSI** (Layout and DRC), **OpenSTA** (Static Timing Analysis, Power Analysis, and Technology Mapping), **Bambu** (High-Level Synthesis), **OpenROAD** (Physical Design Automation), **Calibre** (DRC/LVS), and **Spectre** (Analog Simulation with **ADE XL**).  

My programming skills include **C++**, complemented by scripting knowledge in **Tcl** and **Python**.  

In terms of core competencies, I excel in **RTL Design**, **Logic Synthesis**, **Physical Design**, **Schematic and Layout Design**, **Floor Planning**, **Placement**, **Routing**, **Clock Tree Synthesis (CTS)**, **Power Planning**, **PDN (Power Delivery Network)**, **CDC (Clock Domain Crossing)**, and **DRC/LVS Verification**. I have extensive knowledge of the **VLSI Design Flow**, spanning from **RTL to GDSII**, and ensure designs are optimized for power, performance, and area.

--- 


### Vision
I am constantly seeking new knowledge and innovative solutions to stay current with the latest trends in technology. My ambition is to become a VLSI Design Engineer, dedicated to creating top-tier designs that optimize both power and performance in the semiconductor chips that power our modern world.As an avid reader and lifelong learner, I am committed to understanding and leveraging the best resources and methodologies to deliver exceptional results in all my endeavors.

### Contact Information
- **Email:** balakrishnaramakrishnan@gmail.com
- **LinkedIn:** [linkedin.com/in/balakrishnark](http://www.linkedin.com/in/balakrishnark)

### Repository Purpose
This repository functions as a dynamic resume, spotlighting my skills through a curated selection of projects that demonstrate my capabilities. I am dedicated to expanding this collection continuously, aiming to build a comprehensive portfolio that showcases my evolving skills and diverse interests.
