# RISC-V
## Introduction
Implementation of a 32-bit single-cycle microarchitecture RISC-V processor based on Harvard Architecture using Verilog HDL.
The simulation was performed on Modelsim to run Fibonacci series program written with C language and compiled into machine code. 
![Screenshot (285)](https://user-images.githubusercontent.com/102371006/224100404-f1938d91-d56d-44b3-8e47-51e2041fcc7b.png)

## RTL view of Top Module
![Screenshot (280)](https://user-images.githubusercontent.com/102371006/224103119-f3aefa26-e7e3-4a31-aa27-e14bc2363b08.png)

## Main Modules
### 1- ALU
### 2- Program counter calculation circuit
### 3- Register File
### 4- Data Memory
### 5- Instruction memory
### 6- Control Unit

## Other modules
### 1- Sign extension unit
### 2- (32-1) Multiplexer
## Fibonacci series program:
