--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/afs/ece.cmu.edu/support/xilinx/xilinx.release/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml keyinterface.twx keyinterface.ncd
-o keyinterface.twr keyinterface.pcf

Design file:              keyinterface.ncd
Physical constraint file: keyinterface.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-07-09, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock keyboard_clock
-------------+------------+------------+------------------+--------+
             |Max Setup to|Max Hold to |                  | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
-------------+------------+------------+------------------+--------+
keyboard_data|    0.693(F)|    1.770(F)|N11               |   0.000|
-------------+------------+------------+------------------+--------+

Setup/Hold to clock pclk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
pb7         |    0.848(R)|    1.987(R)|pclk_BUFGP        |   0.000|
reset_n     |    0.534(R)|    2.311(R)|pclk_BUFGP        |   0.000|
------------+------------+------------+------------------+--------+

Clock pclk to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
irq1         |    9.974(R)|pclk_BUFGP        |   0.000|
keyboard_data|    9.263(R)|pclk_BUFGP        |   0.000|
pa<0>        |    8.775(R)|pclk_BUFGP        |   0.000|
pa<1>        |    8.782(R)|pclk_BUFGP        |   0.000|
pa<2>        |    8.610(R)|pclk_BUFGP        |   0.000|
pa<3>        |    8.633(R)|pclk_BUFGP        |   0.000|
pa<4>        |    8.792(R)|pclk_BUFGP        |   0.000|
pa<5>        |    8.775(R)|pclk_BUFGP        |   0.000|
pa<6>        |    8.612(R)|pclk_BUFGP        |   0.000|
pa<7>        |    8.660(R)|pclk_BUFGP        |   0.000|
-------------+------------+------------------+--------+

Clock to Setup on destination clock keyboard_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
keyboard_clock |         |         |         |    1.627|
pclk           |         |         |    2.251|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock pclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
keyboard_clock |    0.810|    2.974|         |         |
pclk           |    3.127|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Oct  6 16:50:35 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 600 MB



