
*** Running vivado
    with args -log vga_on_fpga.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source vga_on_fpga.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source vga_on_fpga.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xillinx/Vivado/2016.4/data/ip'.
Command: synth_design -top vga_on_fpga -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7748 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 340.051 ; gain = 129.770
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_on_fpga' [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/vga_on_fpga.vhd:59]
INFO: [Synth 8-3491] module 'lab1p3' declared at 'C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/imports/new/lab1p3.vhd:35' bound to instance 'I0' of component 'lab1p3' [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/vga_on_fpga.vhd:141]
INFO: [Synth 8-638] synthesizing module 'lab1p3' [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/imports/new/lab1p3.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'lab1p3' (1#1) [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/imports/new/lab1p3.vhd:41]
INFO: [Synth 8-3491] module 'VGA' declared at 'C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/VGA.vhd:34' bound to instance 'I1' of component 'VGA' [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/vga_on_fpga.vhd:144]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/VGA.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'VGA' (2#1) [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/VGA.vhd:47]
INFO: [Synth 8-3491] module 'Capture' declared at 'C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/Capture.vhd:40' bound to instance 'I2' of component 'Capture' [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/vga_on_fpga.vhd:152]
INFO: [Synth 8-638] synthesizing module 'Capture' [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/Capture.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Capture' (3#1) [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/Capture.vhd:50]
INFO: [Synth 8-3491] module 'BRAM2' declared at 'C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/bd/BRAM2/hdl/BRAM2.vhd:14' bound to instance 'I3' of component 'BRAM2' [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/vga_on_fpga.vhd:154]
INFO: [Synth 8-638] synthesizing module 'BRAM2' [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/bd/BRAM2/hdl/BRAM2.vhd:21]
INFO: [Synth 8-3491] module 'BRAM2_blk_mem_gen_0_0' declared at 'C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.runs/synth_1/.Xil/Vivado-4932-DESKTOP-UG71SN2/realtime/BRAM2_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'BRAM2_blk_mem_gen_0_0' [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/bd/BRAM2/hdl/BRAM2.vhd:35]
INFO: [Synth 8-638] synthesizing module 'BRAM2_blk_mem_gen_0_0' [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.runs/synth_1/.Xil/Vivado-4932-DESKTOP-UG71SN2/realtime/BRAM2_blk_mem_gen_0_0_stub.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'BRAM2' (4#1) [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/bd/BRAM2/hdl/BRAM2.vhd:21]
INFO: [Synth 8-3491] module 'controller' declared at 'C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/controller.vhd:34' bound to instance 'I4' of component 'controller' [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/vga_on_fpga.vhd:156]
INFO: [Synth 8-638] synthesizing module 'controller' [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/controller.vhd:46]
INFO: [Synth 8-3491] module 'I2C' declared at 'C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/I2C.vhd:34' bound to instance 'A1' of component 'I2C' [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/controller.vhd:81]
INFO: [Synth 8-638] synthesizing module 'I2C' [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/I2C.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'I2C' (5#1) [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/I2C.vhd:45]
INFO: [Synth 8-3491] module 'registers' declared at 'C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/register.vhd:34' bound to instance 'A2' of component 'registers' [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/controller.vhd:87]
INFO: [Synth 8-638] synthesizing module 'registers' [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/register.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'registers' (6#1) [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/register.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'controller' (7#1) [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/controller.vhd:46]
INFO: [Synth 8-3491] module 'clock_div' declared at 'C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/clock_div.vhd:34' bound to instance 'I5' of component 'clock_div' [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/vga_on_fpga.vhd:158]
INFO: [Synth 8-638] synthesizing module 'clock_div' [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/clock_div.vhd:41]
INFO: [Synth 8-3491] module 'bisD' declared at 'C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/bisD.vhd:4' bound to instance 'A1' of component 'bisD' [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/clock_div.vhd:55]
INFO: [Synth 8-638] synthesizing module 'bisD' [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/bisD.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'bisD' (8#1) [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/bisD.vhd:12]
INFO: [Synth 8-3491] module 'bisD' declared at 'C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/bisD.vhd:4' bound to instance 'A2' of component 'bisD' [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/clock_div.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'clock_div' (9#1) [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/clock_div.vhd:41]
WARNING: [Synth 8-115] binding instance 'I3' in module 'vga_on_fpga' to reference 'BRAM2' which has no pins
WARNING: [Synth 8-3848] Net doutb in module/entity vga_on_fpga does not have driver. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/vga_on_fpga.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'vga_on_fpga' (10#1) [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/vga_on_fpga.vhd:59]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 378.395 ; gain = 168.113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin I1:frame_pixel[11] to constant 0 [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/vga_on_fpga.vhd:144]
WARNING: [Synth 8-3295] tying undriven pin I1:frame_pixel[10] to constant 0 [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/vga_on_fpga.vhd:144]
WARNING: [Synth 8-3295] tying undriven pin I1:frame_pixel[9] to constant 0 [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/vga_on_fpga.vhd:144]
WARNING: [Synth 8-3295] tying undriven pin I1:frame_pixel[8] to constant 0 [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/vga_on_fpga.vhd:144]
WARNING: [Synth 8-3295] tying undriven pin I1:frame_pixel[7] to constant 0 [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/vga_on_fpga.vhd:144]
WARNING: [Synth 8-3295] tying undriven pin I1:frame_pixel[6] to constant 0 [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/vga_on_fpga.vhd:144]
WARNING: [Synth 8-3295] tying undriven pin I1:frame_pixel[5] to constant 0 [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/vga_on_fpga.vhd:144]
WARNING: [Synth 8-3295] tying undriven pin I1:frame_pixel[4] to constant 0 [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/vga_on_fpga.vhd:144]
WARNING: [Synth 8-3295] tying undriven pin I1:frame_pixel[3] to constant 0 [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/vga_on_fpga.vhd:144]
WARNING: [Synth 8-3295] tying undriven pin I1:frame_pixel[2] to constant 0 [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/vga_on_fpga.vhd:144]
WARNING: [Synth 8-3295] tying undriven pin I1:frame_pixel[1] to constant 0 [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/vga_on_fpga.vhd:144]
WARNING: [Synth 8-3295] tying undriven pin I1:frame_pixel[0] to constant 0 [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/new/vga_on_fpga.vhd:144]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 378.395 ; gain = 168.113
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'BRAM2_blk_mem_gen_0_0' instantiated as 'I3/blk_mem_gen_0' [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/sources_1/bd/BRAM2/hdl/BRAM2.vhd:35]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.runs/synth_1/.Xil/Vivado-4932-DESKTOP-UG71SN2/dcp/BRAM2_blk_mem_gen_0_0_in_context.xdc] for cell 'I3/blk_mem_gen_0'
Finished Parsing XDC File [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.runs/synth_1/.Xil/Vivado-4932-DESKTOP-UG71SN2/dcp/BRAM2_blk_mem_gen_0_0_in_context.xdc] for cell 'I3/blk_mem_gen_0'
Parsing XDC File [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:13]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:18]
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:19]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:20]
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:34]
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:40]
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:41]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:47]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:48]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:49]
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:59]
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:62]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:63]
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:64]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:65]
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:66]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:69]
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'led[12]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'led[13]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'led[14]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'led[15]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'cat[0]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'cat[0]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'cat[1]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'cat[1]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'cat[2]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'cat[2]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'cat[3]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'cat[3]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'cat[4]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'cat[4]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'cat[5]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'cat[5]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'cat[6]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'cat[6]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'btn[2]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'btn[3]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'btn[4]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:118]
WARNING: [Vivado 12-584] No ports matched 'btn[4]'. [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc:119]
Finished Parsing XDC File [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.srcs/constrs_1/imports/lab2/Basys3_test_env.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/vga_on_fpga_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 682.523 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 682.523 ; gain = 472.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 682.523 ; gain = 472.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for I3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for I3/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 682.523 ; gain = 472.242
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "vcounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "taken" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "divider" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "terminat" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-115] binding instance 'I3' in module 'vga_on_fpga' to reference 'BRAM2' which has no pins
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 682.523 ; gain = 472.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 2     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab1p3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module VGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Capture 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module I2C 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module registers 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module controller 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module bisD 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "I1/vcounter" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I4/A1/divider" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I4/A1/taken" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "I4/A2/terminat" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design vga_on_fpga has port ov7670_pwdn driven by constant 0
WARNING: [Synth 8-3917] design vga_on_fpga has port ov7670_reset driven by constant 1
WARNING: [Synth 8-3331] design vga_on_fpga has unconnected port ov7670_data[7]
WARNING: [Synth 8-3331] design vga_on_fpga has unconnected port ov7670_data[6]
WARNING: [Synth 8-3331] design vga_on_fpga has unconnected port ov7670_data[5]
WARNING: [Synth 8-3331] design vga_on_fpga has unconnected port ov7670_data[4]
WARNING: [Synth 8-3331] design vga_on_fpga has unconnected port ov7670_data[3]
WARNING: [Synth 8-3331] design vga_on_fpga has unconnected port ov7670_data[2]
WARNING: [Synth 8-3331] design vga_on_fpga has unconnected port ov7670_data[1]
WARNING: [Synth 8-3331] design vga_on_fpga has unconnected port ov7670_data[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\I4/A1/data_reg[0] )
INFO: [Synth 8-3886] merging instance 'I1/blue_reg[0]' (FD) to 'I1/green_reg[5]'
INFO: [Synth 8-3886] merging instance 'I1/blue_reg[1]' (FD) to 'I1/green_reg[5]'
INFO: [Synth 8-3886] merging instance 'I1/blue_reg[2]' (FD) to 'I1/green_reg[5]'
INFO: [Synth 8-3886] merging instance 'I1/blue_reg[3]' (FD) to 'I1/green_reg[5]'
INFO: [Synth 8-3886] merging instance 'I1/blue_reg[4]' (FD) to 'I1/green_reg[5]'
INFO: [Synth 8-3886] merging instance 'I1/green_reg[0]' (FD) to 'I1/green_reg[5]'
INFO: [Synth 8-3886] merging instance 'I1/green_reg[1]' (FD) to 'I1/green_reg[5]'
INFO: [Synth 8-3886] merging instance 'I1/green_reg[2]' (FD) to 'I1/green_reg[5]'
INFO: [Synth 8-3886] merging instance 'I1/green_reg[3]' (FD) to 'I1/green_reg[5]'
INFO: [Synth 8-3886] merging instance 'I1/green_reg[4]' (FD) to 'I1/green_reg[5]'
INFO: [Synth 8-3886] merging instance 'I1/green_reg[5]' (FD) to 'I1/red_reg[0]'
INFO: [Synth 8-3886] merging instance 'I1/red_reg[0]' (FD) to 'I1/red_reg[1]'
INFO: [Synth 8-3886] merging instance 'I1/red_reg[1]' (FD) to 'I1/red_reg[2]'
INFO: [Synth 8-3886] merging instance 'I1/red_reg[2]' (FD) to 'I1/red_reg[3]'
INFO: [Synth 8-3886] merging instance 'I1/red_reg[3]' (FD) to 'I1/red_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\I1/red_reg[4] )
WARNING: [Synth 8-3332] Sequential element (I0/count_int_reg[16]) is unused and will be removed from module vga_on_fpga.
WARNING: [Synth 8-3332] Sequential element (I0/count_int_reg[17]) is unused and will be removed from module vga_on_fpga.
WARNING: [Synth 8-3332] Sequential element (I0/count_int_reg[18]) is unused and will be removed from module vga_on_fpga.
WARNING: [Synth 8-3332] Sequential element (I0/count_int_reg[19]) is unused and will be removed from module vga_on_fpga.
WARNING: [Synth 8-3332] Sequential element (I0/count_int_reg[20]) is unused and will be removed from module vga_on_fpga.
WARNING: [Synth 8-3332] Sequential element (I0/count_int_reg[21]) is unused and will be removed from module vga_on_fpga.
WARNING: [Synth 8-3332] Sequential element (I0/count_int_reg[22]) is unused and will be removed from module vga_on_fpga.
WARNING: [Synth 8-3332] Sequential element (I0/count_int_reg[23]) is unused and will be removed from module vga_on_fpga.
WARNING: [Synth 8-3332] Sequential element (I0/count_int_reg[24]) is unused and will be removed from module vga_on_fpga.
WARNING: [Synth 8-3332] Sequential element (I0/count_int_reg[25]) is unused and will be removed from module vga_on_fpga.
WARNING: [Synth 8-3332] Sequential element (I0/count_int_reg[26]) is unused and will be removed from module vga_on_fpga.
WARNING: [Synth 8-3332] Sequential element (I0/count_int_reg[27]) is unused and will be removed from module vga_on_fpga.
WARNING: [Synth 8-3332] Sequential element (I0/count_int_reg[28]) is unused and will be removed from module vga_on_fpga.
WARNING: [Synth 8-3332] Sequential element (I0/count_int_reg[29]) is unused and will be removed from module vga_on_fpga.
WARNING: [Synth 8-3332] Sequential element (I0/count_int_reg[30]) is unused and will be removed from module vga_on_fpga.
WARNING: [Synth 8-3332] Sequential element (I0/count_int_reg[31]) is unused and will be removed from module vga_on_fpga.
WARNING: [Synth 8-3332] Sequential element (I1/blank_reg) is unused and will be removed from module vga_on_fpga.
WARNING: [Synth 8-3332] Sequential element (I2/wr_reg[1]) is unused and will be removed from module vga_on_fpga.
WARNING: [Synth 8-3332] Sequential element (I2/wr_reg[0]) is unused and will be removed from module vga_on_fpga.
WARNING: [Synth 8-3332] Sequential element (I4/A1/data_reg[0]) is unused and will be removed from module vga_on_fpga.
WARNING: [Synth 8-3332] Sequential element (I1/red_reg[4]) is unused and will be removed from module vga_on_fpga.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 682.523 ; gain = 472.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+---------------+---------------+----------------+
|Module Name | RTL Object    | Depth x Width | Implemented As | 
+------------+---------------+---------------+----------------+
|registers   | reg_reg       | 256x16        | Block RAM      | 
|vga_on_fpga | I4/A2/reg_reg | 256x16        | Block RAM      | 
+------------+---------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:53 . Memory (MB): peak = 682.523 ; gain = 472.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:53 . Memory (MB): peak = 682.523 ; gain = 472.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance I4/A2/reg_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:53 . Memory (MB): peak = 682.523 ; gain = 472.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:54 . Memory (MB): peak = 682.523 ; gain = 472.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:54 . Memory (MB): peak = 682.523 ; gain = 472.242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:54 . Memory (MB): peak = 682.523 ; gain = 472.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:54 . Memory (MB): peak = 682.523 ; gain = 472.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 682.523 ; gain = 472.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 682.523 ; gain = 472.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |BRAM2_blk_mem_gen_0_0 |         1|
+------+----------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |BRAM2_blk_mem_gen_0_0_bbox |     1|
|2     |BUFG                       |     2|
|3     |CARRY4                     |     4|
|4     |LUT1                       |    24|
|5     |LUT2                       |    40|
|6     |LUT3                       |    23|
|7     |LUT4                       |    16|
|8     |LUT5                       |    14|
|9     |LUT6                       |    26|
|10    |RAMB18E1                   |     1|
|11    |FDRE                       |   103|
|12    |FDSE                       |    32|
|13    |IBUF                       |     2|
|14    |OBUF                       |    23|
|15    |OBUFT                      |     1|
+------+---------------------------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   323|
|2     |  I3     |BRAM2      |    12|
|3     |  I0     |lab1p3     |    43|
|4     |  I1     |VGA        |    53|
|5     |  I4     |controller |   181|
|6     |    A1   |I2C        |   145|
|7     |    A2   |registers  |    34|
|8     |  I5     |clock_div  |     6|
|9     |    A1   |bisD       |     3|
|10    |    A2   |bisD_0     |     3|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 682.523 ; gain = 472.242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 682.523 ; gain = 112.074
Synthesis Optimization Complete : Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 682.523 ; gain = 472.242
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
83 Infos, 146 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 682.523 ; gain = 420.711
INFO: [Common 17-1381] The checkpoint 'C:/Users/trian/Desktop/Practica/VGA_on_Fpga/VGA_on_Fpga.runs/synth_1/vga_on_fpga.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 682.523 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Aug 30 16:50:56 2020...
