# FuSS: Coverage-Directed Hardware Fuzzing with Selective Symbolic Execution

This repository contains the full implementation of **FuSS (Firmware-based Symbolic-guided SoC Fuzzing)â€”a hybrid hardware fuzzing framework** designed for validating **RISC-V-based SoCs**, particularly targeting the PicoRV32 core. FuSS uses **coverage-guided fuzzing** and **selective symbolic execution** to uncover deeply buried hardware states unreachable by conventional fuzzers or property checkers.

---

## ğŸ§  Overview

- âœ… Bit-level toggle coverage feedback from RTL simulation using iverilog and VCD traces

- ğŸ” Firmware mutation engine that iteratively mutates instruction sequences (firmware.hex)

- ğŸ“ˆ Coverage tracking backend using .vcd waveform analysis

- ğŸ§  Selective symbolic execution fallback powered by angr to overcome coverage plateaus

- âš™ï¸ Works with open-source tools (iverilog, vvp, angr, riscv32-unknown-elf-gcc)

---

## â–¶ï¸ How to Run

Refer to this [documentation](https://archfx.me/posts/2023/02/firmware1/) for inital set-up 

### 1. Build the Initial Firmware

```bash
cd firmware
riscv32-unknown-elf-gcc -o firmware.elf -nostartfiles -T sections.lds start.S firmware.c
riscv32-unknown-elf-objcopy -O verilog firmware.elf firmware.hex
```

### 2. Start Fuzzing

```bash
python3 fuzzing_engine.py
```

Each iteration:

- Appends N random RISC-V 32-bit instructions
- Simulates using `iverilog` + `vvp`
- Analyzes `testbench.vcd` for toggle coverage
- If coverage improves: commits changes
- If not: reverts and logs dropped instructions
- If no improvement after `num_holds` rounds, symbolic exploration is triggered via `angr`.

---

## ğŸ“ˆ Output Artifacts

After running the fuzzer, you will have:

- `testbench.vcd`: Hardware-level waveform trace
- `dropped_instrs.txt`: Ineffective instructions filtered by coverage
- `firmware.hex`: Updated instruction stream

---

## â™»ï¸ High-level Architecture Diagram

```
           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
           â”‚ Original Firmware  â”‚
           â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                    â”‚
         +â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€+
         â”‚ Append Random Instrs â”‚
         +â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€+
                    â”‚
                    â–¼
           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
           â”‚ Verilog Simulation â”‚
           â””â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
                    â”‚
         +â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€+
         â”‚ Toggle Coverage Eval â”‚
         +â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€+
        No â¬…â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â””â”€â”€â”€â”€â”€â”€â–¶ Yes
                    â”‚
        Revert + Drop Instrs
                    â”‚
      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
      â”‚ (Fallback) Symbolic Exec  â”‚
      â”‚     with angr (WIP)       â”‚
      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“œ License

This project is licensed under the MIT License. See `LICENSE` for details.

---

## ğŸ“¬ Contact

For questions, open an issue or contact [supra.nlpn@gmail.com].
