

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Tue Oct  2 17:24:55 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        matrix_mul3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     6.380|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  106|  106|  106|  106|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Row         |  105|  105|        35|          -|          -|     3|    no    |
        | + Col        |   33|   33|        11|          -|          -|     3|    no    |
        |  ++ Product  |    9|    9|         3|          -|          -|     3|    no    |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      1|      -|      -|
|Expression       |        -|      -|      0|    115|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     74|
|Register         |        -|      -|     61|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      1|     61|    189|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      1|   ~0  |      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |matrixmul_mac_mulbkb_U1  |matrixmul_mac_mulbkb  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_130_p2        |     +    |      0|  0|  10|           2|           1|
    |j_1_fu_164_p2        |     +    |      0|  0|  10|           2|           1|
    |k_1_fu_190_p2        |     +    |      0|  0|  10|           2|           1|
    |tmp_12_fu_228_p2     |     +    |      0|  0|   8|           5|           5|
    |tmp_2_fu_174_p2      |     +    |      0|  0|  15|           5|           5|
    |tmp_4_fu_200_p2      |     +    |      0|  0|  15|           5|           5|
    |tmp_11_fu_222_p2     |     -    |      0|  0|   8|           5|           5|
    |tmp_s_fu_152_p2      |     -    |      0|  0|  15|           5|           5|
    |exitcond1_fu_158_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond2_fu_124_p2  |   icmp   |      0|  0|   8|           2|           2|
    |exitcond_fu_184_p2   |   icmp   |      0|  0|   8|           2|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 115|          37|          34|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  38|          7|    1|          7|
    |i_reg_78          |   9|          2|    2|          4|
    |j_reg_89          |   9|          2|    2|          4|
    |k_reg_113         |   9|          2|    2|          4|
    |res_load_reg_100  |   9|          2|   16|         32|
    +------------------+----+-----------+-----+-----------+
    |Total             |  74|         15|   23|         51|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |a_load_reg_302      |   8|   0|    8|          0|
    |ap_CS_fsm           |   6|   0|    6|          0|
    |b_load_reg_307      |   8|   0|    8|          0|
    |i_1_reg_255         |   2|   0|    2|          0|
    |i_reg_78            |   2|   0|    2|          0|
    |j_1_reg_269         |   2|   0|    2|          0|
    |j_reg_89            |   2|   0|    2|          0|
    |k_1_reg_287         |   2|   0|    2|          0|
    |k_reg_113           |   2|   0|    2|          0|
    |res_addr_reg_279    |   4|   0|    4|          0|
    |res_load_reg_100    |  16|   0|   16|          0|
    |tmp_2_cast_reg_274  |   2|   0|    5|          3|
    |tmp_s_reg_260       |   5|   0|    5|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  61|   0|   64|          3|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_done       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   matrixmul  | return value |
|a_address0    | out |    4|  ap_memory |       a      |     array    |
|a_ce0         | out |    1|  ap_memory |       a      |     array    |
|a_q0          |  in |    8|  ap_memory |       a      |     array    |
|b_address0    | out |    4|  ap_memory |       b      |     array    |
|b_ce0         | out |    1|  ap_memory |       b      |     array    |
|b_q0          |  in |    8|  ap_memory |       b      |     array    |
|res_address0  | out |    4|  ap_memory |      res     |     array    |
|res_ce0       | out |    1|  ap_memory |      res     |     array    |
|res_we0       | out |    1|  ap_memory |      res     |     array    |
|res_d0        | out |   16|  ap_memory |      res     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	6  / true
6 --> 
	4  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %a) nounwind, !map !7"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i8]* %b) nounwind, !map !13"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i16]* %res) nounwind, !map !17"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind"   --->   Operation 10 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %1" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:76]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %0 ], [ %i_1, %8 ]"   --->   Operation 12 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.95ns)   --->   "%exitcond2 = icmp eq i2 %i, -1" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:76]   --->   Operation 13 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.56ns)   --->   "%i_1 = add i2 %i, 1" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:76]   --->   Operation 15 'add' 'i_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %9, label %2" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:76]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str) nounwind" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:76]   --->   Operation 17 'specloopname' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str) nounwind" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:76]   --->   Operation 18 'specregionbegin' 'tmp_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_cast = zext i2 %i to i5" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:76]   --->   Operation 19 'zext' 'tmp_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_9 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i, i2 0)" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:76]   --->   Operation 20 'bitconcatenate' 'tmp_9' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i4 %tmp_9 to i5" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:82]   --->   Operation 21 'zext' 'p_shl_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.73ns)   --->   "%tmp_s = sub i5 %p_shl_cast, %tmp_cast" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:82]   --->   Operation 22 'sub' 'tmp_s' <Predicate = (!exitcond2)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (1.76ns)   --->   "br label %3" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:78]   --->   Operation 23 'br' <Predicate = (!exitcond2)> <Delay = 1.76>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "ret void" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:86]   --->   Operation 24 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%j = phi i2 [ 0, %2 ], [ %j_1, %7 ]"   --->   Operation 25 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %j, -1" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:78]   --->   Operation 26 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 27 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.56ns)   --->   "%j_1 = add i2 %j, 1" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:78]   --->   Operation 28 'add' 'j_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %8, label %4" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:78]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:78]   --->   Operation 30 'specloopname' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str1) nounwind" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:78]   --->   Operation 31 'specregionbegin' 'tmp_3' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i2 %j to i5" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:80]   --->   Operation 32 'zext' 'tmp_2_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.78ns)   --->   "%tmp_2 = add i5 %tmp_s, %tmp_2_cast" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:80]   --->   Operation 33 'add' 'tmp_2' <Predicate = (!exitcond1)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_11_cast = sext i5 %tmp_2 to i64" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:80]   --->   Operation 34 'sext' 'tmp_11_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [9 x i16]* %res, i64 0, i64 %tmp_11_cast" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:80]   --->   Operation 35 'getelementptr' 'res_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.76ns)   --->   "br label %5" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:81]   --->   Operation 36 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str, i32 %tmp_1) nounwind" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:85]   --->   Operation 37 'specregionend' 'empty_5' <Predicate = (exitcond1)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %1" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:76]   --->   Operation 38 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.72>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%res_load = phi i16 [ 0, %4 ], [ %tmp_8, %6 ]" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:82]   --->   Operation 39 'phi' 'res_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%k = phi i2 [ 0, %4 ], [ %k_1, %6 ]"   --->   Operation 40 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (2.32ns)   --->   "store i16 %res_load, i16* %res_addr, align 2" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:82]   --->   Operation 41 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 42 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %k, -1" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:81]   --->   Operation 42 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 43 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.56ns)   --->   "%k_1 = add i2 %k, 1" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:81]   --->   Operation 44 'add' 'k_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %7, label %6" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:81]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i2 %k to i5" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:82]   --->   Operation 46 'zext' 'tmp_4_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.78ns)   --->   "%tmp_4 = add i5 %tmp_s, %tmp_4_cast" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:82]   --->   Operation 47 'add' 'tmp_4' <Predicate = (!exitcond)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_12_cast = sext i5 %tmp_4 to i64" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:82]   --->   Operation 48 'sext' 'tmp_12_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [9 x i8]* %a, i64 0, i64 %tmp_12_cast" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:82]   --->   Operation 49 'getelementptr' 'a_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_10 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k, i2 0)" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:81]   --->   Operation 50 'bitconcatenate' 'tmp_10' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i4 %tmp_10 to i5" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:82]   --->   Operation 51 'zext' 'p_shl1_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_11 = sub i5 %p_shl1_cast, %tmp_4_cast" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:82]   --->   Operation 52 'sub' 'tmp_11' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 53 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%tmp_12 = add i5 %tmp_11, %tmp_2_cast" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:82]   --->   Operation 53 'add' 'tmp_12' <Predicate = (!exitcond)> <Delay = 3.40> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.70> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_15_cast = sext i5 %tmp_12 to i64" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:82]   --->   Operation 54 'sext' 'tmp_15_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [9 x i8]* %b, i64 0, i64 %tmp_15_cast" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:82]   --->   Operation 55 'getelementptr' 'b_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 56 [2/2] (2.32ns)   --->   "%a_load = load i8* %a_addr, align 1" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:82]   --->   Operation 56 'load' 'a_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 57 [2/2] (2.32ns)   --->   "%b_load = load i8* %b_addr, align 1" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:82]   --->   Operation 57 'load' 'b_load' <Predicate = (!exitcond)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str1, i32 %tmp_3) nounwind" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:84]   --->   Operation 58 'specregionend' 'empty_4' <Predicate = (exitcond)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "br label %3" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:78]   --->   Operation 59 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.32>
ST_5 : Operation 60 [1/2] (2.32ns)   --->   "%a_load = load i8* %a_addr, align 1" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:82]   --->   Operation 60 'load' 'a_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>
ST_5 : Operation 61 [1/2] (2.32ns)   --->   "%b_load = load i8* %b_addr, align 1" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:82]   --->   Operation 61 'load' 'b_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 9> <RAM>

State 6 <SV = 5> <Delay = 6.38>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str2) nounwind" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:81]   --->   Operation 62 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_5 = sext i8 %a_load to i16" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:82]   --->   Operation 63 'sext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_6 = sext i8 %b_load to i16" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:82]   --->   Operation 64 'sext' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (3.36ns)   --->   "%tmp_7 = mul i16 %tmp_6, %tmp_5" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:82]   --->   Operation 65 'mul' 'tmp_7' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 66 [1/1] (3.02ns)   --->   "%tmp_8 = add i16 %tmp_7, %res_load" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:82]   --->   Operation 66 'add' 'tmp_8' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "br label %5" [../../Assignment_2/HLS_labs/lab1/matrixmul.cpp:81]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7  (specbitsmap      ) [ 0000000]
StgValue_8  (specbitsmap      ) [ 0000000]
StgValue_9  (specbitsmap      ) [ 0000000]
StgValue_10 (spectopmodule    ) [ 0000000]
StgValue_11 (br               ) [ 0111111]
i           (phi              ) [ 0010000]
exitcond2   (icmp             ) [ 0011111]
empty       (speclooptripcount) [ 0000000]
i_1         (add              ) [ 0111111]
StgValue_16 (br               ) [ 0000000]
StgValue_17 (specloopname     ) [ 0000000]
tmp_1       (specregionbegin  ) [ 0001111]
tmp_cast    (zext             ) [ 0000000]
tmp_9       (bitconcatenate   ) [ 0000000]
p_shl_cast  (zext             ) [ 0000000]
tmp_s       (sub              ) [ 0001111]
StgValue_23 (br               ) [ 0011111]
StgValue_24 (ret              ) [ 0000000]
j           (phi              ) [ 0001000]
exitcond1   (icmp             ) [ 0011111]
empty_2     (speclooptripcount) [ 0000000]
j_1         (add              ) [ 0011111]
StgValue_29 (br               ) [ 0000000]
StgValue_30 (specloopname     ) [ 0000000]
tmp_3       (specregionbegin  ) [ 0000111]
tmp_2_cast  (zext             ) [ 0000111]
tmp_2       (add              ) [ 0000000]
tmp_11_cast (sext             ) [ 0000000]
res_addr    (getelementptr    ) [ 0000111]
StgValue_36 (br               ) [ 0011111]
empty_5     (specregionend    ) [ 0000000]
StgValue_38 (br               ) [ 0111111]
res_load    (phi              ) [ 0000111]
k           (phi              ) [ 0000100]
StgValue_41 (store            ) [ 0000000]
exitcond    (icmp             ) [ 0011111]
empty_3     (speclooptripcount) [ 0000000]
k_1         (add              ) [ 0011111]
StgValue_45 (br               ) [ 0000000]
tmp_4_cast  (zext             ) [ 0000000]
tmp_4       (add              ) [ 0000000]
tmp_12_cast (sext             ) [ 0000000]
a_addr      (getelementptr    ) [ 0000010]
tmp_10      (bitconcatenate   ) [ 0000000]
p_shl1_cast (zext             ) [ 0000000]
tmp_11      (sub              ) [ 0000000]
tmp_12      (add              ) [ 0000000]
tmp_15_cast (sext             ) [ 0000000]
b_addr      (getelementptr    ) [ 0000010]
empty_4     (specregionend    ) [ 0000000]
StgValue_59 (br               ) [ 0011111]
a_load      (load             ) [ 0000001]
b_load      (load             ) [ 0000001]
StgValue_62 (specloopname     ) [ 0000000]
tmp_5       (sext             ) [ 0000000]
tmp_6       (sext             ) [ 0000000]
tmp_7       (mul              ) [ 0000000]
tmp_8       (add              ) [ 0011111]
StgValue_67 (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="res_addr_gep_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="16" slack="0"/>
<pin id="42" dir="0" index="1" bw="1" slack="0"/>
<pin id="43" dir="0" index="2" bw="5" slack="0"/>
<pin id="44" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/3 "/>
</bind>
</comp>

<comp id="47" class="1004" name="StgValue_41_access_fu_47">
<pin_list>
<pin id="48" dir="0" index="0" bw="4" slack="1"/>
<pin id="49" dir="0" index="1" bw="16" slack="0"/>
<pin id="50" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="51" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_41/4 "/>
</bind>
</comp>

<comp id="52" class="1004" name="a_addr_gep_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="8" slack="0"/>
<pin id="54" dir="0" index="1" bw="1" slack="0"/>
<pin id="55" dir="0" index="2" bw="5" slack="0"/>
<pin id="56" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/4 "/>
</bind>
</comp>

<comp id="59" class="1004" name="b_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="8" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="5" slack="0"/>
<pin id="63" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/4 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_access_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="4" slack="0"/>
<pin id="68" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="70" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/4 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="4" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/4 "/>
</bind>
</comp>

<comp id="78" class="1005" name="i_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="2" slack="1"/>
<pin id="80" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="i_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="1"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="2" slack="0"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="89" class="1005" name="j_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="2" slack="1"/>
<pin id="91" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="93" class="1004" name="j_phi_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="1"/>
<pin id="95" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="2" slack="0"/>
<pin id="97" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="100" class="1005" name="res_load_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="1"/>
<pin id="102" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="res_load (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="res_load_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="16" slack="1"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="res_load/4 "/>
</bind>
</comp>

<comp id="113" class="1005" name="k_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="2" slack="1"/>
<pin id="115" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="117" class="1004" name="k_phi_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="120" dir="0" index="2" bw="2" slack="0"/>
<pin id="121" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="exitcond2_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="2" slack="0"/>
<pin id="126" dir="0" index="1" bw="2" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_1_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="2" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_cast_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="2" slack="0"/>
<pin id="138" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_9_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="4" slack="0"/>
<pin id="142" dir="0" index="1" bw="2" slack="0"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="p_shl_cast_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="4" slack="0"/>
<pin id="150" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_s_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="0"/>
<pin id="154" dir="0" index="1" bw="2" slack="0"/>
<pin id="155" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="exitcond1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="2" slack="0"/>
<pin id="160" dir="0" index="1" bw="2" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="j_1_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_2_cast_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="0"/>
<pin id="172" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="5" slack="1"/>
<pin id="176" dir="0" index="1" bw="2" slack="0"/>
<pin id="177" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_11_cast_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_11_cast/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="exitcond_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2" slack="0"/>
<pin id="186" dir="0" index="1" bw="2" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="k_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_4_cast_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="0"/>
<pin id="198" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_4_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="2"/>
<pin id="202" dir="0" index="1" bw="2" slack="0"/>
<pin id="203" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_12_cast_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_12_cast/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_10_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="0" index="1" bw="2" slack="0"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="p_shl1_cast_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_11_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="0" index="1" bw="2" slack="0"/>
<pin id="225" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_12_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="5" slack="0"/>
<pin id="230" dir="0" index="1" bw="2" slack="1"/>
<pin id="231" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_15_cast_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="5" slack="0"/>
<pin id="235" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15_cast/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp_5_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="1"/>
<pin id="240" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_6_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="1"/>
<pin id="243" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="244" class="1007" name="grp_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="8" slack="0"/>
<pin id="247" dir="0" index="2" bw="16" slack="2"/>
<pin id="248" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_7/6 tmp_8/6 "/>
</bind>
</comp>

<comp id="255" class="1005" name="i_1_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="2" slack="0"/>
<pin id="257" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="260" class="1005" name="tmp_s_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="1"/>
<pin id="262" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="269" class="1005" name="j_1_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="2" slack="0"/>
<pin id="271" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="274" class="1005" name="tmp_2_cast_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="5" slack="1"/>
<pin id="276" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_cast "/>
</bind>
</comp>

<comp id="279" class="1005" name="res_addr_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="4" slack="1"/>
<pin id="281" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="res_addr "/>
</bind>
</comp>

<comp id="287" class="1005" name="k_1_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="2" slack="0"/>
<pin id="289" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="292" class="1005" name="a_addr_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="4" slack="1"/>
<pin id="294" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="297" class="1005" name="b_addr_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="1"/>
<pin id="299" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="302" class="1005" name="a_load_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="1"/>
<pin id="304" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_load "/>
</bind>
</comp>

<comp id="307" class="1005" name="b_load_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="1"/>
<pin id="309" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="b_load "/>
</bind>
</comp>

<comp id="312" class="1005" name="tmp_8_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="1"/>
<pin id="314" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="46"><net_src comp="32" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="57"><net_src comp="0" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="32" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="32" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="52" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="77"><net_src comp="59" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="92"><net_src comp="12" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="89" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="103"><net_src comp="36" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="104" pin="4"/><net_sink comp="47" pin=1"/></net>

<net id="112"><net_src comp="104" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="116"><net_src comp="12" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="113" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="82" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="82" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="20" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="139"><net_src comp="82" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="28" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="82" pin="4"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="151"><net_src comp="140" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="148" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="136" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="93" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="14" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="93" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="93" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="170" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="174" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="188"><net_src comp="117" pin="4"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="14" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="117" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="20" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="199"><net_src comp="117" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="196" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="208"><net_src comp="200" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="215"><net_src comp="28" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="117" pin="4"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="221"><net_src comp="210" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="196" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="222" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="228" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="249"><net_src comp="241" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="238" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="100" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="258"><net_src comp="130" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="263"><net_src comp="152" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="272"><net_src comp="164" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="277"><net_src comp="170" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="282"><net_src comp="40" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="47" pin=0"/></net>

<net id="290"><net_src comp="190" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="295"><net_src comp="52" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="300"><net_src comp="59" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="305"><net_src comp="66" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="310"><net_src comp="72" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="315"><net_src comp="244" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="104" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {4 }
 - Input state : 
	Port: matrixmul : a | {4 5 }
	Port: matrixmul : b | {4 5 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		i_1 : 1
		StgValue_16 : 2
		tmp_cast : 1
		tmp_9 : 1
		p_shl_cast : 2
		tmp_s : 3
	State 3
		exitcond1 : 1
		j_1 : 1
		StgValue_29 : 2
		tmp_2_cast : 1
		tmp_2 : 2
		tmp_11_cast : 3
		res_addr : 4
	State 4
		StgValue_41 : 1
		exitcond : 1
		k_1 : 1
		StgValue_45 : 2
		tmp_4_cast : 1
		tmp_4 : 2
		tmp_12_cast : 3
		a_addr : 4
		tmp_10 : 1
		p_shl1_cast : 2
		tmp_11 : 3
		tmp_12 : 4
		tmp_15_cast : 5
		b_addr : 6
		a_load : 5
		b_load : 7
	State 5
	State 6
		tmp_7 : 1
		tmp_8 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |     i_1_fu_130     |    0    |    0    |    10   |
|          |     j_1_fu_164     |    0    |    0    |    10   |
|    add   |    tmp_2_fu_174    |    0    |    0    |    15   |
|          |     k_1_fu_190     |    0    |    0    |    10   |
|          |    tmp_4_fu_200    |    0    |    0    |    15   |
|          |    tmp_12_fu_228   |    0    |    0    |    8    |
|----------|--------------------|---------|---------|---------|
|          |  exitcond2_fu_124  |    0    |    0    |    8    |
|   icmp   |  exitcond1_fu_158  |    0    |    0    |    8    |
|          |   exitcond_fu_184  |    0    |    0    |    8    |
|----------|--------------------|---------|---------|---------|
|    sub   |    tmp_s_fu_152    |    0    |    0    |    13   |
|          |    tmp_11_fu_222   |    0    |    0    |    8    |
|----------|--------------------|---------|---------|---------|
|  muladd  |     grp_fu_244     |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |   tmp_cast_fu_136  |    0    |    0    |    0    |
|          |  p_shl_cast_fu_148 |    0    |    0    |    0    |
|   zext   |  tmp_2_cast_fu_170 |    0    |    0    |    0    |
|          |  tmp_4_cast_fu_196 |    0    |    0    |    0    |
|          | p_shl1_cast_fu_218 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    tmp_9_fu_140    |    0    |    0    |    0    |
|          |    tmp_10_fu_210   |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          | tmp_11_cast_fu_179 |    0    |    0    |    0    |
|          | tmp_12_cast_fu_205 |    0    |    0    |    0    |
|   sext   | tmp_15_cast_fu_233 |    0    |    0    |    0    |
|          |    tmp_5_fu_238    |    0    |    0    |    0    |
|          |    tmp_6_fu_241    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    1    |    0    |   113   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|  a_addr_reg_292  |    4   |
|  a_load_reg_302  |    8   |
|  b_addr_reg_297  |    4   |
|  b_load_reg_307  |    8   |
|    i_1_reg_255   |    2   |
|     i_reg_78     |    2   |
|    j_1_reg_269   |    2   |
|     j_reg_89     |    2   |
|    k_1_reg_287   |    2   |
|     k_reg_113    |    2   |
| res_addr_reg_279 |    4   |
| res_load_reg_100 |   16   |
|tmp_2_cast_reg_274|    5   |
|   tmp_8_reg_312  |   16   |
|   tmp_s_reg_260  |    5   |
+------------------+--------+
|       Total      |   82   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_66 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_72 |  p0  |   2  |   4  |    8   ||    9    |
| res_load_reg_100 |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   48   ||  5.307  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   113  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   82   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    5   |   82   |   140  |
+-----------+--------+--------+--------+--------+
