-DesignTarget: cache

-CacheAccessMode: Normal
-Associativity (for cache only): 16

-ProcessNode: 14

-Capacity (MB): 8
-WordWidth (bit): 128

-DeviceRoadmap: LOP

-LocalWireType: LocalAggressive
-LocalWireRepeaterType: RepeatedOpt
-LocalWireUseLowSwing: No

-GlobalWireType: GlobalAggressive
-GlobalWireRepeaterType: RepeatedOpt
-GlobalWireUseLowSwing: No

-Routing: H-tree

-InternalSensing: true

-MemoryCellInputFile: 2TGC_DRAM_Benchmarker/IBM_STTRAM.cell

-Temperature (K): 350
-NSWiring: true

-OptimizationTarget: Area
-EnablePruning: Yes

-BufferDesignOptimization: latency
//-ForceBankA (Total AxB): 8x8

-StackedDieCount: 1
-PartitionGranularity: 0
-LocalTSVProjection: 0
-GlobalTSVProjection: 0
-TSVRedundancy: 1.0

