// Seed: 3056545158
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout uwire id_2;
  input wire id_1;
  logic [-1 : -1 'd0] id_4;
  ;
  assign id_2 = id_1 - (id_1);
endmodule
module module_1 #(
    parameter id_0 = 32'd99
) (
    input  uwire _id_0,
    input  tri0  id_1,
    output wor   id_2,
    output wand  id_3
);
  assign id_2 = id_0;
  reg [id_0 : 1 'b0] id_5;
  always @(posedge id_1 * id_1 - id_0 or posedge id_1) $unsigned(47);
  ;
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.id_2 = 0;
  always @(1'b0) begin : LABEL_0
    id_5 = id_0;
  end
endmodule
