INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Scott/Dropbox/Xilinx/Projects/fp_test/fp_test.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Scott/Dropbox/Xilinx/Projects/fp_test/fp_test.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Scott/Dropbox/Xilinx/Projects/fp_test/fp_test.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Scott/Dropbox/Xilinx/Projects/fp_test/fp_test.ip_user_files/ip/floating_point_MAC/sim/floating_point_MAC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity floating_point_MAC
