v 20130925 2
C 59700 46200 1 0 0 2n7002.sym
{
T 60000 46500 5 10 1 1 0 0 1
refdes=M1
T 59800 47000 5 10 0 1 0 0 1
value=2N7002P
T 60200 46800 5 10 0 1 0 0 1
footprint=sot23-nmos
T 61200 46800 5 10 0 1 0 0 1
device=NMOS
}
C 60200 45700 1 90 0 in-1.sym
{
T 59700 45700 5 10 0 0 90 0 1
footprint=anchor
T 59900 45700 5 10 0 0 90 0 1
device=INPUT
T 60400 45700 5 10 1 1 90 0 1
refdes=GND
}
C 59100 46700 1 0 0 in-1.sym
{
T 59100 47200 5 10 0 0 0 0 1
footprint=anchor
T 59100 47000 5 10 0 0 0 0 1
device=INPUT
T 59400 46900 5 10 1 1 0 0 1
refdes=A
}
C 60000 47900 1 270 0 in-1.sym
{
T 60500 47900 5 10 0 0 270 0 1
footprint=anchor
T 60300 47900 5 10 0 0 270 0 1
device=INPUT
T 60300 47900 5 10 1 1 270 0 1
refdes=Vdd
}
C 60100 46700 1 0 0 out-1.sym
{
T 60100 47200 5 10 0 0 0 0 1
footprint=anchor
T 60100 47000 5 10 0 0 0 0 1
device=OUTPUT
T 60300 46900 5 10 1 1 0 0 1
refdes=Q
}
C 59700 46800 1 0 0 BSS84.sym
{
T 59925 47100 5 10 1 1 0 1 1
refdes=M2
T 59800 47600 5 10 0 1 0 0 1
value=BSS84
T 60200 47400 5 10 0 1 0 0 1
footprint=sot23-pmos
T 61200 47400 5 10 0 1 0 0 1
device=PMOS
}
N 60100 46700 60100 46900 4
N 59700 46500 59700 47100 4
