<!DOCTYPE html>
<html lang="zh-Hans">
<head>
  <!-- hexo-inject:begin --><!-- hexo-inject:end --><meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 5.2.0">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">
  <meta name="google-site-verification" content="FHjCzDi7nry9Mvf4EFOY5cYoco-ZXq9tKjvXZK0nKr4">
  <meta name="baidu-site-verification" content="code-gpMFPewYUF" />

<link rel="stylesheet" href="/css/main.css">


<link rel="stylesheet" href="/lib/font-awesome/css/all.min.css">
  <link rel="stylesheet" href="/lib/pace/pace-theme-minimal.min.css">
  <script src="/lib/pace/pace.min.js"></script>

<script id="hexo-configurations">
    var NexT = window.NexT || {};
    var CONFIG = {"hostname":"leungyukshing.github.io","root":"/","scheme":"Muse","version":"7.8.0","exturl":false,"sidebar":{"position":"right","display":"hide","padding":18,"offset":12,"onmobile":false},"copycode":{"enable":true,"show_result":false,"style":null},"back2top":{"enable":true,"sidebar":false,"scrollpercent":false},"bookmark":{"enable":false,"color":"#222","save":"auto"},"fancybox":false,"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"algolia":{"appID":"52USYSYESX","apiKey":"20b904c66f55b874f05edea4aca57780","indexName":"blog","hits":{"per_page":10},"labels":{"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}},"localsearch":{"enable":true,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false},"motion":{"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}},"path":"search.xml"};
  </script>

  <meta name="description" content="概述&amp;emsp;&amp;emsp;计组课程的第二个大实验–实现多周期CPU。相比起单周期，多周期的特点是：一条指令的执行需要多个时钟周期。也就是说，不是所有指令都需要完全执行五个阶段，绝大多数指令只需要执行其中的3-4个阶段就可以了，多周期CPU就是基于这种思想实现的。要看代码的直接看https:&#x2F;&#x2F;github.com&#x2F;leungyukshing&#x2F;-CPU-">
<meta property="og:type" content="article">
<meta property="og:title" content="多周期CPU设计与实现（最新版）">
<meta property="og:url" content="https://leungyukshing.github.io/archives/%E5%A4%9A%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1%E4%B8%8E%E5%AE%9E%E7%8E%B0%EF%BC%88%E6%9C%80%E6%96%B0%E7%89%88%EF%BC%89--%E5%9F%BA%E7%A1%80%E9%83%A8%E5%88%86.html">
<meta property="og:site_name" content="Halo">
<meta property="og:description" content="概述&amp;emsp;&amp;emsp;计组课程的第二个大实验–实现多周期CPU。相比起单周期，多周期的特点是：一条指令的执行需要多个时钟周期。也就是说，不是所有指令都需要完全执行五个阶段，绝大多数指令只需要执行其中的3-4个阶段就可以了，多周期CPU就是基于这种思想实现的。要看代码的直接看https:&#x2F;&#x2F;github.com&#x2F;leungyukshing&#x2F;-CPU-">
<meta property="og:locale">
<meta property="og:image" content="https://leungyukshing.github.io/images/multi_cpu_signal_truth_table.png">
<meta property="og:image" content="https://leungyukshing.github.io/images/multi_cpu_test_program_section.png">
<meta property="og:image" content="https://leungyukshing.github.io/images/ins.png">
<meta property="og:image" content="https://leungyukshing.github.io/images/multi_cpu_result.png">
<meta property="article:published_time" content="2018-08-10T04:25:30.000Z">
<meta property="article:modified_time" content="2021-06-22T18:33:08.723Z">
<meta property="article:author" content="Leungyukshing">
<meta property="article:tag" content="Verilog">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://leungyukshing.github.io/images/multi_cpu_signal_truth_table.png">

<link rel="canonical" href="https://leungyukshing.github.io/archives/%E5%A4%9A%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1%E4%B8%8E%E5%AE%9E%E7%8E%B0%EF%BC%88%E6%9C%80%E6%96%B0%E7%89%88%EF%BC%89--%E5%9F%BA%E7%A1%80%E9%83%A8%E5%88%86.html">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome : false,
    isPost : true,
    lang   : 'zh-Hans'
  };
</script>

  <title>多周期CPU设计与实现（最新版） | Halo</title>
  






  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

<!-- hexo injector head_end start -->
<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/katex@0.12.0/dist/katex.min.css">
<!-- hexo injector head_end end --><link rel="alternate" href="/atom.xml" title="Halo" type="application/atom+xml"><!-- hexo-inject:begin --><!-- hexo-inject:end -->
</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <!-- hexo-inject:begin --><!-- hexo-inject:end --><div class="container use-motion">
    <div class="headband"></div>

    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="Toggle navigation bar">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <span class="logo-line-before"><i></i></span>
      <h1 class="site-title">Halo</h1>
      <span class="logo-line-after"><i></i></span>
    </a>
      <p class="site-subtitle" itemprop="description">A magic place for coding</p>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
        <i class="fa fa-search fa-fw fa-lg"></i>
    </div>
  </div>
</div>




<nav class="site-nav">
  <ul id="menu" class="main-menu menu">
        <li class="menu-item menu-item-home">

    <a href="/" rel="section"><i class="fa fa-home fa-fw"></i>Home</a>

  </li>
        <li class="menu-item menu-item-about">

    <a href="/about/" rel="section"><i class="fa fa-user fa-fw"></i>About</a>

  </li>
        <li class="menu-item menu-item-tags">

    <a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>Tags</a>

  </li>
        <li class="menu-item menu-item-archives">

    <a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>Archives</a>

  </li>
      <li class="menu-item menu-item-search">
        <a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>Search
        </a>
      </li>
  </ul>
</nav>



  <div class="search-pop-overlay">
    <div class="popup search-popup">
        <div class="search-header">
  <span class="search-icon">
    <i class="fa fa-search"></i>
  </span>
  <div class="search-input-container">
    <input autocomplete="off" autocapitalize="off"
           placeholder="Searching..." spellcheck="false"
           type="search" class="search-input">
  </div>
  <span class="popup-btn-close">
    <i class="fa fa-times-circle"></i>
  </span>
</div>
<div id="search-result">
  <div id="no-result">
    <i class="fa fa-spinner fa-pulse fa-5x fa-fw"></i>
  </div>
</div>

    </div>
  </div>

</div>
    </header>

    
  <div class="back-to-top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>

  <a href="https://github.com/leungyukshing" class="github-corner" title="Follow me on GitHub" aria-label="Follow me on GitHub" rel="noopener" target="_blank"><svg width="80" height="80" viewBox="0 0 250 250" aria-hidden="true"><path d="M0,0 L115,115 L130,115 L142,142 L250,250 L250,0 Z"></path><path d="M128.3,109.0 C113.8,99.7 119.0,89.6 119.0,89.6 C122.0,82.7 120.5,78.6 120.5,78.6 C119.2,72.0 123.4,76.3 123.4,76.3 C127.3,80.9 125.5,87.3 125.5,87.3 C122.9,97.6 130.6,101.9 134.4,103.2" fill="currentColor" style="transform-origin: 130px 106px;" class="octo-arm"></path><path d="M115.0,115.0 C114.9,115.1 118.7,116.5 119.8,115.4 L133.7,101.6 C136.9,99.2 139.9,98.4 142.2,98.6 C133.8,88.0 127.5,74.4 143.8,58.0 C148.5,53.4 154.0,51.2 159.7,51.0 C160.3,49.4 163.2,43.6 171.4,40.1 C171.4,40.1 176.1,42.5 178.8,56.2 C183.1,58.6 187.2,61.8 190.9,65.4 C194.5,69.0 197.7,73.2 200.1,77.6 C213.8,80.2 216.3,84.9 216.3,84.9 C212.7,93.1 206.9,96.0 205.4,96.6 C205.1,102.4 203.0,107.8 198.3,112.5 C181.9,128.9 168.3,122.5 157.7,114.1 C157.9,116.9 156.7,120.9 152.7,124.9 L141.0,136.5 C139.8,137.7 141.6,141.9 141.8,141.8 Z" fill="currentColor" class="octo-body"></path></svg></a>


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          

          <div class="content post posts-expand">
            

    
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block" lang="zh-Hans">
    <link itemprop="mainEntityOfPage" href="https://leungyukshing.github.io/archives/%E5%A4%9A%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1%E4%B8%8E%E5%AE%9E%E7%8E%B0%EF%BC%88%E6%9C%80%E6%96%B0%E7%89%88%EF%BC%89--%E5%9F%BA%E7%A1%80%E9%83%A8%E5%88%86.html">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.jpg">
      <meta itemprop="name" content="Leungyukshing">
      <meta itemprop="description" content="A blog for code, programme sharing.">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="Halo">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          多周期CPU设计与实现（最新版）
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="far fa-calendar"></i>
              </span>
              <span class="post-meta-item-text">Posted on</span>

              <time title="Created: 2018-08-10 00:25:30" itemprop="dateCreated datePublished" datetime="2018-08-10T00:25:30-04:00">2018-08-10</time>
            </span>
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="far fa-calendar-check"></i>
                </span>
                <span class="post-meta-item-text">Edited on</span>
                <time title="Modified: 2021-06-22 14:33:08" itemprop="dateModified" datetime="2021-06-22T14:33:08-04:00">2021-06-22</time>
              </span>

          
            <span class="post-meta-item" title="Views" id="busuanzi_container_page_pv" style="display: none;">
              <span class="post-meta-item-icon">
                <i class="fa fa-eye"></i>
              </span>
              <span class="post-meta-item-text">Views: </span>
              <span id="busuanzi_value_page_pv"></span>
            </span>
  
  <span class="post-meta-item">
    
      <span class="post-meta-item-icon">
        <i class="far fa-comment"></i>
      </span>
      <span class="post-meta-item-text">Valine: </span>
    
    <a title="valine" href="/archives/%E5%A4%9A%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1%E4%B8%8E%E5%AE%9E%E7%8E%B0%EF%BC%88%E6%9C%80%E6%96%B0%E7%89%88%EF%BC%89--%E5%9F%BA%E7%A1%80%E9%83%A8%E5%88%86.html#valine-comments" itemprop="discussionUrl">
      <span class="post-comments-count valine-comment-count" data-xid="/archives/%E5%A4%9A%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1%E4%B8%8E%E5%AE%9E%E7%8E%B0%EF%BC%88%E6%9C%80%E6%96%B0%E7%89%88%EF%BC%89--%E5%9F%BA%E7%A1%80%E9%83%A8%E5%88%86.html" itemprop="commentCount"></span>
    </a>
  </span>
  
  

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
        <h2 id="概述"><a href="#概述" class="headerlink" title="概述"></a>概述</h2><p>&emsp;&emsp;计组课程的第二个大实验–实现多周期CPU。相比起单周期，多周期的特点是：<strong>一条指令的执行需要多个时钟周期</strong>。也就是说，不是所有指令都需要完全执行五个阶段，绝大多数指令只需要执行其中的3-4个阶段就可以了，多周期CPU就是基于这种思想实现的。要看代码的直接看<a target="_blank" rel="noopener" href="https://github.com/leungyukshing/-CPU-">https://github.com/leungyukshing/-CPU-</a></p>
<a id="more"></a>

<h2 id="分析"><a href="#分析" class="headerlink" title="分析"></a>分析</h2><p>&emsp;&emsp;大家之前都完成了单周期CPU，对于CPU的工作原理和Verilog的模块化编程都有一定的了解，这里就不再赘述。我就直接分析一下多周期CPU的工作特点。一条指令需要多个时钟周期，就要用到<strong>状态机</strong>，用于控制一条指令中不同的状态，这个状态机是存在于控制单元里面的。<br>&emsp;&emsp;然后是一些数据的寄存器，用于保存数据。多周期CPU可能会导致<strong>数据冲突</strong>，我们必须提供一个部件存储数据的一个状态。</p>
<h2 id="代码实现"><a href="#代码实现" class="headerlink" title="代码实现"></a>代码实现</h2><h3 id="1-控制单元（ControlUnti-v）"><a href="#1-控制单元（ControlUnti-v）" class="headerlink" title="1.控制单元（ControlUnti.v）"></a>1.控制单元（ControlUnti.v）</h3><p>&emsp;&emsp;控制单元包含了状态机、设置下一个状态、设置信号三个重要部分。我们需要根据当前指令设置下一个状态，根据当前状态设置控制信号。这与单周期CPU是类似的，同样是需要先构建一个控制信号真值表。<br><img src="/images/multi_cpu_signal_truth_table.png" alt="控制信号真值表"></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br><span class="line">195</span><br><span class="line">196</span><br><span class="line">197</span><br><span class="line">198</span><br><span class="line">199</span><br><span class="line">200</span><br><span class="line">201</span><br><span class="line">202</span><br><span class="line">203</span><br><span class="line">204</span><br><span class="line">205</span><br><span class="line">206</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> ControlUnit(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> rst,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">5</span>:<span class="number">0</span>] Opcode,</span><br><span class="line">    <span class="keyword">input</span> zero,</span><br><span class="line">    <span class="keyword">input</span> sign,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> PCWre,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> ALUSrcA,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> ALUSrcB,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> DBDataSrc,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> RegWre,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> WrRegDSrc,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> InsMemRW,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> mRD,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> mWR,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> IRWre,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> ExtSel,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] PCSrc,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] RegDst,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">2</span>:<span class="number">0</span>] ALUOp</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">2</span>:<span class="number">0</span>] presentState;</span><br><span class="line">    <span class="keyword">reg</span>[<span class="number">2</span>:<span class="number">0</span>] nextState;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">5</span>:<span class="number">0</span>] test;</span><br><span class="line">    <span class="keyword">parameter</span> [<span class="number">2</span>:<span class="number">0</span>] sIF = <span class="number">3&#x27;b000</span>,</span><br><span class="line">                          sID = <span class="number">3&#x27;b001</span>,</span><br><span class="line">                          sEXE = <span class="number">3&#x27;b010</span>,</span><br><span class="line">                          sWB = <span class="number">3&#x27;b011</span>,</span><br><span class="line">                          sMEM = <span class="number">3&#x27;b100</span>;</span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        nextState &lt;= sID;</span><br><span class="line">        test &lt;= <span class="number">2&#x27;b000000</span>;</span><br><span class="line">        ALUOp &lt;= <span class="number">2&#x27;b111</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// switch to next state</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (!rst)</span><br><span class="line">            presentState &lt;= sIF;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            presentState &lt;= nextState;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">parameter</span> [<span class="number">5</span>:<span class="number">0</span>] add = <span class="number">6&#x27;b000000</span>,</span><br><span class="line">                      sub = <span class="number">6&#x27;b000001</span>,</span><br><span class="line">                      addi = <span class="number">6&#x27;b000010</span>,</span><br><span class="line">                      Or = <span class="number">6&#x27;b010000</span>,</span><br><span class="line">                      And = <span class="number">6&#x27;b010001</span>,</span><br><span class="line">                      ori = <span class="number">6&#x27;b010010</span>,</span><br><span class="line">                      sll = <span class="number">6&#x27;b011000</span>,</span><br><span class="line">                      slt = <span class="number">6&#x27;b100110</span>,</span><br><span class="line">                      sltiu = <span class="number">6&#x27;b100111</span>,</span><br><span class="line">                      sw = <span class="number">6&#x27;b110000</span>,</span><br><span class="line">                      lw = <span class="number">6&#x27;b110001</span>,</span><br><span class="line">                      beq = <span class="number">6&#x27;b110100</span>,</span><br><span class="line">                      bltz = <span class="number">6&#x27;b110110</span>,</span><br><span class="line">                      j = <span class="number">6&#x27;b111000</span>,</span><br><span class="line">                      jr = <span class="number">6&#x27;b111001</span>,</span><br><span class="line">                      jal = <span class="number">6&#x27;b111010</span>,</span><br><span class="line">                      halt = <span class="number">6&#x27;b111111</span>;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// set next state</span></span><br><span class="line">    <span class="keyword">always</span> @(presentState <span class="keyword">or</span> Opcode) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span> (presentState)</span><br><span class="line">            sIF: nextState &lt;= sID;</span><br><span class="line">            sID: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">case</span> (Opcode)</span><br><span class="line">                    j,jr,halt: <span class="keyword">begin</span></span><br><span class="line">                        nextState &lt;= sIF;</span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">                    jal: nextState &lt;= sWB;</span><br><span class="line">                    <span class="keyword">default</span>: nextState &lt;= sEXE;</span><br><span class="line">                <span class="keyword">endcase</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            sEXE: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">case</span>(Opcode)</span><br><span class="line">                    beq,bltz: <span class="keyword">begin</span></span><br><span class="line">                        nextState &lt;= sIF;</span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">                    sw,lw: <span class="keyword">begin</span></span><br><span class="line">                        nextState &lt;= sMEM;</span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">default</span>: nextState &lt;= sWB;</span><br><span class="line">                <span class="keyword">endcase</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            sMEM: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">case</span> (Opcode)</span><br><span class="line">                    sw: nextState &lt;= sIF;</span><br><span class="line">                    lw: nextState &lt;= sWB;</span><br><span class="line">                <span class="keyword">endcase</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            sWB: <span class="keyword">begin</span></span><br><span class="line">                nextState &lt;= sIF;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// set all signals</span></span><br><span class="line">    <span class="keyword">always</span> @(presentState <span class="keyword">or</span> zero <span class="keyword">or</span> Opcode <span class="keyword">or</span> sign) <span class="keyword">begin</span></span><br><span class="line">    <span class="comment">// PCWre(Ê±ÖÓ´¥·¢)</span></span><br><span class="line">        <span class="keyword">if</span> ((presentState == <span class="number">3&#x27;b011</span>) || (Opcode == sw &amp;&amp; presentState == <span class="number">3&#x27;b100</span>) || ((Opcode == beq || Opcode == bltz) &amp;&amp; presentState == <span class="number">3&#x27;b010</span>) || (Opcode == jr &amp;&amp; presentState == <span class="number">3&#x27;b001</span>) || (Opcode == j &amp;&amp; presentState == <span class="number">3&#x27;b001</span>))</span><br><span class="line">            PCWre = <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            PCWre = <span class="number">0</span>;</span><br><span class="line">    <span class="comment">// ALUSrcA</span></span><br><span class="line">        <span class="keyword">if</span> (presentState == <span class="number">3&#x27;b010</span> &amp;&amp; Opcode == sll)</span><br><span class="line">            ALUSrcA = <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            ALUSrcA = <span class="number">0</span>;</span><br><span class="line">    <span class="comment">// ALUSrcB</span></span><br><span class="line">        <span class="keyword">if</span> (presentState == <span class="number">3&#x27;b010</span> &amp;&amp; (Opcode == addi || Opcode == ori || Opcode == sltiu || Opcode == lw || Opcode == sw))</span><br><span class="line">            ALUSrcB = <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            ALUSrcB = <span class="number">0</span>;</span><br><span class="line">    <span class="comment">// DBDataSrc</span></span><br><span class="line">        <span class="keyword">if</span> (presentState == <span class="number">3&#x27;b100</span> &amp;&amp; Opcode == lw)</span><br><span class="line">            DBDataSrc = <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            DBDataSrc = <span class="number">0</span>;</span><br><span class="line">    <span class="comment">// RegWre</span></span><br><span class="line">        <span class="keyword">if</span> (presentState == <span class="number">3&#x27;b011</span> || (presentState == <span class="number">3&#x27;b011</span> &amp;&amp; Opcode == jal))</span><br><span class="line">            RegWre = <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            RegWre = <span class="number">0</span>;</span><br><span class="line">    <span class="comment">// WrRegDSrc</span></span><br><span class="line">        <span class="keyword">if</span> (presentState == <span class="number">3&#x27;b011</span> &amp;&amp; Opcode != jal)</span><br><span class="line">            WrRegDSrc = <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            WrRegDSrc = <span class="number">0</span>;</span><br><span class="line">    <span class="comment">// InsMemRW</span></span><br><span class="line">        <span class="keyword">if</span> (presentState == <span class="number">3&#x27;b000</span>)</span><br><span class="line">            InsMemRW = <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            InsMemRW = <span class="number">0</span>;</span><br><span class="line">    <span class="comment">// mRD</span></span><br><span class="line">        <span class="keyword">if</span> (presentState == <span class="number">3&#x27;b100</span> &amp;&amp; Opcode == lw)</span><br><span class="line">            mRD = <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            mRD = <span class="number">0</span>;</span><br><span class="line">    <span class="comment">// mWR</span></span><br><span class="line">        <span class="keyword">if</span> (presentState == <span class="number">3&#x27;b100</span> &amp;&amp; Opcode == sw)</span><br><span class="line">            mWR = <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            mWR = <span class="number">0</span>;</span><br><span class="line">    <span class="comment">// IRWre</span></span><br><span class="line">        <span class="keyword">if</span> (presentState == <span class="number">3&#x27;b000</span>)</span><br><span class="line">            IRWre = <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            IRWre = <span class="number">0</span>;</span><br><span class="line">    <span class="comment">// ExtSel</span></span><br><span class="line">        <span class="keyword">if</span> (presentState == <span class="number">3&#x27;b010</span> &amp;&amp; (Opcode == addi || Opcode == lw || Opcode == sw || Opcode == beq || Opcode == bltz))</span><br><span class="line">            ExtSel = <span class="number">1</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            ExtSel = <span class="number">0</span>;</span><br><span class="line">    <span class="comment">// PCSrc[1:0]</span></span><br><span class="line">        <span class="keyword">if</span> (Opcode == j || Opcode == jal)</span><br><span class="line">            PCSrc = <span class="number">2&#x27;b11</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (Opcode == jr)</span><br><span class="line">            PCSrc = <span class="number">2&#x27;b10</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> ((zero == <span class="number">1</span> &amp;&amp; Opcode == beq) || ((zero == <span class="number">0</span> || sign == <span class="number">1</span>) &amp;&amp; Opcode == bltz))</span><br><span class="line">            PCSrc = <span class="number">2&#x27;b01</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            PCSrc = <span class="number">2&#x27;b00</span>;</span><br><span class="line">    <span class="comment">// RegDst[1:0]</span></span><br><span class="line">        <span class="keyword">if</span> (Opcode == jal)</span><br><span class="line">            RegDst = <span class="number">2&#x27;b00</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (presentState == <span class="number">3&#x27;b011</span> &amp;&amp; (Opcode == addi || Opcode == ori || Opcode == sltiu || Opcode == lw))</span><br><span class="line">            RegDst = <span class="number">2&#x27;b01</span>;</span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">if</span> (presentState == <span class="number">3&#x27;b011</span> &amp;&amp; (Opcode == add || Opcode == sub || Opcode == Or || Opcode == And || Opcode == slt || Opcode == sll))</span><br><span class="line">            RegDst = <span class="number">2&#x27;b10</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            RegDst = <span class="number">2&#x27;b11</span>;</span><br><span class="line">    <span class="comment">// ALUOp[2:0]</span></span><br><span class="line">    <span class="comment">/*</span></span><br><span class="line"><span class="comment">        if (Opcode == add || Opcode == addi) begin</span></span><br><span class="line"><span class="comment">            ALUOp = 2&#x27;b000;</span></span><br><span class="line"><span class="comment">        end</span></span><br><span class="line"><span class="comment">        else if (Opcode == Or || Opcode == ori) begin</span></span><br><span class="line"><span class="comment">            ALUOp = 2&#x27;b101;</span></span><br><span class="line"><span class="comment">        end</span></span><br><span class="line"><span class="comment">        else</span></span><br><span class="line"><span class="comment">            ALUOp = 2&#x27;b111;</span></span><br><span class="line"><span class="comment">        */</span></span><br><span class="line">        <span class="keyword">case</span>(Opcode)</span><br><span class="line">            add,addi,lw,sw:<span class="keyword">begin</span></span><br><span class="line">                ALUOp = <span class="number">3&#x27;b000</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            sub,beq,bltz: <span class="keyword">begin</span></span><br><span class="line">                test = <span class="number">6&#x27;b010101</span>;</span><br><span class="line">                ALUOp = <span class="number">3&#x27;b001</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            sltiu: ALUOp = <span class="number">3&#x27;b010</span>;</span><br><span class="line">            slt: ALUOp = <span class="number">3&#x27;b011</span>;</span><br><span class="line">            sll: ALUOp = <span class="number">3&#x27;b100</span>;</span><br><span class="line">            Or,ori:<span class="keyword">begin</span></span><br><span class="line">                test &lt;= <span class="number">6&#x27;b111111</span>;</span><br><span class="line">                ALUOp &lt;= <span class="number">3&#x27;b101</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            And: ALUOp = <span class="number">3&#x27;b110</span>;</span><br><span class="line">            <span class="keyword">default</span>: ALUOp = <span class="number">3&#x27;b000</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line"></span><br><span class="line">   <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="2-程序计数器（PC-v）"><a href="#2-程序计数器（PC-v）" class="headerlink" title="2.程序计数器（PC.v）"></a>2.程序计数器（PC.v）</h3><p>&emsp;&emsp;PC的设置是使用时钟触发的，我是用的是<strong>上升沿触发</strong>。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> PC(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> rst,</span><br><span class="line">    <span class="keyword">input</span> PCWre,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] PCSrc,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] addr,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] imd,</span><br><span class="line">    <span class="keyword">input</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] ReadData1,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] PC,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] nextPC</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        PC = <span class="number">0</span>;</span><br><span class="line">        nextPC = <span class="number">4</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (!rst)</span><br><span class="line">                PC = <span class="number">0</span>;</span><br><span class="line">            <span class="keyword">else</span> <span class="keyword">if</span> (PCWre) <span class="keyword">begin</span></span><br><span class="line">                PC = nextPC;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(PCSrc <span class="keyword">or</span> imd <span class="keyword">or</span> addr) <span class="keyword">begin</span></span><br><span class="line">         <span class="keyword">case</span>(PCSrc)</span><br><span class="line">                   <span class="number">2&#x27;b00</span>: nextPC = PC + <span class="number">4</span>;</span><br><span class="line">                   <span class="number">2&#x27;b01</span>: nextPC = PC + <span class="number">4</span> + imd * <span class="number">4</span>;</span><br><span class="line">                   <span class="number">2&#x27;b10</span>: nextPC = ReadData1;</span><br><span class="line">                   <span class="number">2&#x27;b11</span>: nextPC = addr;</span><br><span class="line">          <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="3-PC跳转地址合成（PCAdd-v）"><a href="#3-PC跳转地址合成（PCAdd-v）" class="headerlink" title="3.PC跳转地址合成（PCAdd.v）"></a>3.PC跳转地址合成（PCAdd.v）</h3><p>&emsp;&emsp;对于跳转命令，指令中会有跳转的地址（一般是26位），我们需要合成一个32位的地址给PC。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> PCAdd(</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">25</span>:<span class="number">0</span>] addr,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] pc,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] nextpc</span><br><span class="line">    );</span><br><span class="line">    <span class="keyword">always</span>@(addr) <span class="keyword">begin</span></span><br><span class="line">        nextpc[<span class="number">31</span>:<span class="number">28</span>] = pc[<span class="number">31</span>:<span class="number">28</span>];</span><br><span class="line">        nextpc[<span class="number">27</span>:<span class="number">2</span>] &lt;= addr[<span class="number">25</span>:<span class="number">0</span>];</span><br><span class="line">        nextpc[<span class="number">1</span>] &lt;= <span class="number">0</span>;</span><br><span class="line">        nextpc[<span class="number">0</span>] &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="4-指令寄存器（InsMEM-v）"><a href="#4-指令寄存器（InsMEM-v）" class="headerlink" title="4.指令寄存器（InsMEM.v）"></a>4.指令寄存器（InsMEM.v）</h3><p>&emsp;&emsp;这里我使用了一种与单周期CPU不一样的方式初始化寄存器。我们可以首先编写好指令代码在一个txt文件中，在初始化的时候就将内容读入寄存器中。<br>测试指令：<br><img src="/images/multi_cpu_test_program_section.png" alt="测试指令"><br>ins.txt文件内容：<br><img src="/images/ins.png" alt="ins"></p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> InsMEM(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> InsMemRW,</span><br><span class="line">    <span class="keyword">input</span> IRWre,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] IAddr,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] DataOut</span><br><span class="line">    );</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] temp; <span class="comment">// ÖÐ¼ä±äÁ¿ ´æ´¢µØÖ·Êä³ö</span></span><br><span class="line">    <span class="comment">// Ö¸Áî¼Ä´æÆ÷Ä£¿é</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] ins[<span class="number">0</span>:<span class="number">127</span>];</span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="built_in">$readmemb</span>(<span class="string">&quot;C:/Xilinx/Vivado/CPU2/CPU2.srcs/sources_1/new/ins.txt&quot;</span>, ins);</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(IAddr <span class="keyword">or</span> InsMemRW) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// Read Instruction</span></span><br><span class="line">        <span class="keyword">if</span> (InsMemRW) <span class="keyword">begin</span></span><br><span class="line">            temp[<span class="number">31</span>:<span class="number">24</span>] = ins[IAddr];</span><br><span class="line">            temp[<span class="number">23</span>:<span class="number">16</span>] = ins[IAddr+<span class="number">1</span>];</span><br><span class="line">            temp[<span class="number">15</span>:<span class="number">8</span>] = ins[IAddr+<span class="number">2</span>];</span><br><span class="line">            temp[<span class="number">7</span>:<span class="number">0</span>] = ins[IAddr+<span class="number">3</span>];</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// IR</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(IRWre)</span><br><span class="line">            DataOut &lt;= temp;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="5-数据存储器（DataMEM-v）"><a href="#5-数据存储器（DataMEM-v）" class="headerlink" title="5.数据存储器（DataMEM.v）"></a>5.数据存储器（DataMEM.v）</h3><p>&emsp;&emsp;由于控制读写的信号与状态有关，因此数据存储器的读写就不需要使用时钟触发了。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> DataMEM(</span><br><span class="line">    <span class="keyword">input</span> mRD,</span><br><span class="line">    <span class="keyword">input</span> mWR,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>]DAddr,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>]DataIn,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span>[<span class="number">31</span>:<span class="number">0</span>] DataOut</span><br><span class="line">    );</span><br><span class="line">    <span class="comment">// ½¨Á¢Êý¾Ý´æ´¢Æ÷</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] memory[<span class="number">0</span>:<span class="number">63</span>];</span><br><span class="line">    <span class="keyword">integer</span> i;</span><br><span class="line">    <span class="comment">// Initialize the DataMEM</span></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">for</span>(i = <span class="number">0</span>; i &lt;<span class="number">64</span>; i=i+<span class="number">1</span>)</span><br><span class="line">            memory[i] &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        DataOut &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(mRD <span class="keyword">or</span> mWR) <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// Read</span></span><br><span class="line">        <span class="keyword">if</span> (mRD) <span class="keyword">begin</span></span><br><span class="line">              DataOut[<span class="number">31</span>:<span class="number">24</span>] = memory[DAddr];</span><br><span class="line">              DataOut[<span class="number">23</span>:<span class="number">16</span>] = memory[DAddr+<span class="number">1</span>];</span><br><span class="line">              DataOut[<span class="number">15</span>:<span class="number">8</span>] = memory[DAddr+<span class="number">2</span>];</span><br><span class="line">              DataOut[<span class="number">7</span>:<span class="number">0</span>] = memory[DAddr+<span class="number">3</span>];</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">        <span class="comment">// Write</span></span><br><span class="line">        <span class="keyword">if</span> (mWR) <span class="keyword">begin</span></span><br><span class="line">                memory[DAddr] &lt;= DataIn[<span class="number">31</span>:<span class="number">24</span>];</span><br><span class="line">                memory[DAddr+<span class="number">1</span>] &lt;= DataIn[<span class="number">23</span>:<span class="number">16</span>];</span><br><span class="line">                memory[DAddr+<span class="number">2</span>] &lt;= DataIn[<span class="number">15</span>:<span class="number">8</span>];</span><br><span class="line">                memory[DAddr+<span class="number">3</span>] &lt;= DataIn[<span class="number">7</span>:<span class="number">0</span>];</span><br><span class="line">                DataOut &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="6-寄存器组（RegisterFile-v）"><a href="#6-寄存器组（RegisterFile-v）" class="headerlink" title="6.寄存器组（RegisterFile.v）"></a>6.寄存器组（RegisterFile.v）</h3><p>&emsp;&emsp;寄存器组的读写与单周期CPU类似，特别需要注意的是对于目标寄存器需要有一个数据选择器。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> RegisterFile(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> RegWre,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">1</span>:<span class="number">0</span>] RegDst,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] rs,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] rt,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] rd,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] WriteData,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] ReadData1,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] ReadData2</span><br><span class="line">    );</span><br><span class="line">    <span class="comment">// ¼Ä´æÆ÷×é</span></span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] registers[<span class="number">31</span>:<span class="number">0</span>];</span><br><span class="line">    <span class="keyword">integer</span> i;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">4</span>:<span class="number">0</span>] WriteReg; <span class="comment">// ÐèÒªÐ´Èë¼Ä´æÆ÷µÄµØÖ·</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// Initialize the registers</span></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">for</span>(i = <span class="number">0</span>; i &lt; <span class="number">32</span>; i=i+<span class="number">1</span>)</span><br><span class="line">            registers[i] &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// Ð´¼Ä´æÆ÷Ñ¡Ôñ</span></span><br><span class="line">    <span class="keyword">always</span> @(RegDst <span class="keyword">or</span> rt <span class="keyword">or</span> rd) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span>(RegDst)</span><br><span class="line">        <span class="number">2&#x27;b00</span>: WriteReg = <span class="number">5&#x27;b11111</span>;</span><br><span class="line">        <span class="number">2&#x27;b01</span>: WriteReg = rt;</span><br><span class="line">        <span class="number">2&#x27;b10</span>: WriteReg = rd;</span><br><span class="line">        <span class="keyword">default</span>: WriteReg = <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// Read</span></span><br><span class="line">    <span class="keyword">assign</span> ReadData1 = registers[rs];</span><br><span class="line">    <span class="keyword">assign</span> ReadData2 = registers[rt];</span><br><span class="line"></span><br><span class="line">    <span class="comment">// Write</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">negedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">    <span class="comment">// assign WriteData = (WrRegDSrc ? MemData : PC4);</span></span><br><span class="line">        <span class="keyword">if</span> ((WriteReg != <span class="number">0</span>) &amp;&amp; (RegWre == <span class="number">1</span>))</span><br><span class="line">            registers[WriteReg] &lt;= WriteData;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="7-算术逻辑运算单元（ALU-v）"><a href="#7-算术逻辑运算单元（ALU-v）" class="headerlink" title="7.算术逻辑运算单元（ALU.v）"></a>7.算术逻辑运算单元（ALU.v）</h3><p>&emsp;&emsp;这一部分和单周期CPU一样，不再赘述。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> ALU(</span><br><span class="line">    <span class="keyword">input</span> ALUSrcA,</span><br><span class="line">    <span class="keyword">input</span> ALUSrcB,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] ALUOp,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] ReadData1,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] ReadData2,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] sa,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] ExtOut,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] result,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> zero,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> sign</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="comment">// Á½¸ö²Ù×÷Êý±äÁ¿</span></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] A;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] B;</span><br><span class="line">    <span class="keyword">assign</span> zero = (result ? <span class="number">0</span> : <span class="number">1</span>);</span><br><span class="line">    <span class="keyword">assign</span> sign = result[<span class="number">31</span>];</span><br><span class="line">    <span class="comment">// È·ÈÏµÚÒ»¸ö²Ù×÷Êý</span></span><br><span class="line">    <span class="keyword">assign</span> A = (ALUSrcA ? sa : ReadData1);</span><br><span class="line">    <span class="comment">// È·ÈÏµÚ¶þ¸ö²Ù×÷Êý</span></span><br><span class="line">    <span class="keyword">assign</span> B = (ALUSrcB ? ExtOut : ReadData2);</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(A <span class="keyword">or</span> B <span class="keyword">or</span> ALUOp) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span>(ALUOp)</span><br><span class="line">            <span class="number">3&#x27;b000</span>: result &lt;= A + B;</span><br><span class="line">            <span class="number">3&#x27;b001</span>: result&lt;=  A - B;</span><br><span class="line">            <span class="number">3&#x27;b010</span>: result &lt;= (A &lt; B) ? <span class="number">1</span> : <span class="number">0</span>;</span><br><span class="line">            <span class="number">3&#x27;b011</span>: result &lt;= (((A &lt; B) &amp;&amp; (A[<span class="number">31</span>] == B[<span class="number">31</span>])) || ((A[<span class="number">31</span>] == <span class="number">1</span> &amp;&amp; B[<span class="number">31</span>] == <span class="number">0</span>))) ? <span class="number">1</span> : <span class="number">0</span>;</span><br><span class="line">            <span class="number">3&#x27;b100</span>: result &lt;= B &lt;&lt; A;</span><br><span class="line">            <span class="number">3&#x27;b101</span>: result &lt;= A | B;</span><br><span class="line">            <span class="number">3&#x27;b110</span>: result &lt;= A &amp; B;</span><br><span class="line">            <span class="number">3&#x27;b111</span>: result &lt;= A ^ B;</span><br><span class="line">            <span class="keyword">default</span>: result &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="8-符号位拓展模块（Extend-v）"><a href="#8-符号位拓展模块（Extend-v）" class="headerlink" title="8.符号位拓展模块（Extend.v）"></a>8.符号位拓展模块（Extend.v）</h3><p>&emsp;&emsp;这一部分与单周期CPU完全一致。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Extend(</span><br><span class="line">    <span class="keyword">input</span> ExtSel,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">15</span>:<span class="number">0</span>] imd,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] ExtOut</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(imd <span class="keyword">or</span> ExtSel) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (ExtSel) <span class="keyword">begin</span></span><br><span class="line">            ExtOut &lt;= &#123;&#123;<span class="number">16</span>&#123;imd[<span class="number">15</span>]&#125;&#125;, imd[<span class="number">15</span>:<span class="number">0</span>]&#125;;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            ExtOut &lt;= &#123;&#123;<span class="number">16</span>&#123;<span class="number">0</span>&#125;&#125;, imd[<span class="number">15</span>:<span class="number">0</span>]&#125;;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="9-二选一选择器（Selector-2-to-1-v）"><a href="#9-二选一选择器（Selector-2-to-1-v）" class="headerlink" title="9.二选一选择器（Selector_2_to_1.v）"></a>9.二选一选择器（Selector_2_to_1.v）</h3><p>&emsp;&emsp;整个CPU中有多个地方用到了数据选择器，因此我把它单独分离出来。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> Selector_2_to_1(</span><br><span class="line">    <span class="keyword">input</span> signal,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] A,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] B,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] out</span><br><span class="line">    );</span><br><span class="line">    <span class="keyword">assign</span> out = (signal ? B : A);</span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br></pre></td></tr></table></figure>

<h3 id="10-数据寄存器（DataRegister-v）"><a href="#10-数据寄存器（DataRegister-v）" class="headerlink" title="10.数据寄存器（DataRegister.v）"></a>10.数据寄存器（DataRegister.v）</h3><p>&emsp;&emsp;数据寄存器就是将数据保存一个时钟脉冲，用于解决数据冲突问题。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> DataRegister(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">31</span>:<span class="number">0</span>] in,</span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] out</span><br><span class="line">    );</span><br><span class="line">    <span class="comment">// Ê±ÖÓ´¥·¢</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">            out = in;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="11-顶层模块（m-cpu-v）"><a href="#11-顶层模块（m-cpu-v）" class="headerlink" title="11.顶层模块（m_cpu.v）"></a>11.顶层模块（m_cpu.v）</h3><p>&emsp;&emsp;连接上述各个模块，成为一个多周期CPU。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> m_cpu(</span><br><span class="line">    <span class="keyword">input</span> clk,</span><br><span class="line">    <span class="keyword">input</span> rst,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">5</span>:<span class="number">0</span>] Opcode,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] ADR_out,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] BDR_out,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] pc,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] pcnext,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] instruction,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] ALUoutDR_out,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">4</span>:<span class="number">0</span>] rs,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">4</span>:<span class="number">0</span>] rt,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">31</span>:<span class="number">0</span>] DBDR_out</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>] ALUOp;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] DBDR_in;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] ReadData1, ReadData2, result, DataOut;</span><br><span class="line">    <span class="comment">//wire [31:0] ADR_out, BDR_out, ALUoutDR_out, DBDR_out;</span></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] ExtOut;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] JumpAddr;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">15</span>:<span class="number">0</span>] immediate;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">0</span>] rd, sa;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] PCSrc;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>] RegDst;</span><br><span class="line">    <span class="keyword">wire</span> zero, sign, PCWre, ALUSrcA, ALUSrcB, DBDataSrc, RegWre, WrRegDSrc, InsMemRW, mRD, mWR, IRWre, ExtSel;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] WriteData;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">assign</span> Opcode = instruction[<span class="number">31</span>:<span class="number">26</span>];</span><br><span class="line">    <span class="keyword">assign</span> rs = instruction[<span class="number">25</span>:<span class="number">21</span>];</span><br><span class="line">    <span class="keyword">assign</span> rt = instruction[<span class="number">20</span>:<span class="number">16</span>];</span><br><span class="line">    <span class="comment">// modules</span></span><br><span class="line">    <span class="comment">// PC(clk, rst, PCWre, PCSrc, addr, imd, ReadData1, pc)</span></span><br><span class="line">    PC Pc(clk, rst, PCWre, PCSrc, JumpAddr, ExtOut, ReadData1, pc, pcnext);</span><br><span class="line"></span><br><span class="line">    <span class="comment">// ALU(ALUSrcA, ALUSrcB, ALUOp, ReadData1, ReadData2, sa, ExtOut, result, zero, sign)</span></span><br><span class="line">    ALU alu(ALUSrcA, ALUSrcB, ALUOp, ADR_out, BDR_out, instruction[<span class="number">10</span>:<span class="number">6</span>], ExtOut, result, zero, sign);</span><br><span class="line">    DataRegister ALUoutDR(clk, result, ALUoutDR_out);</span><br><span class="line"></span><br><span class="line">    <span class="comment">// DataMEM(mRD, mWR, DAddr, DataIn, DataOut)</span></span><br><span class="line">    DataMEM dataMem(mRD, mWR, ALUoutDR_out, BDR_out, DataOut);</span><br><span class="line">    Selector_2_to_1 selector2(DBDataSrc, result, DataOut, DBDR_in);</span><br><span class="line">    DataRegister DBDR(clk, DBDR_in, DBDR_out);</span><br><span class="line"></span><br><span class="line">    <span class="comment">// RegisterFile</span></span><br><span class="line">    Selector_2_to_1 selector3(WrRegDSrc, (pc+<span class="number">4</span>), DBDR_out, WriteData);</span><br><span class="line">    RegisterFile registerfile(clk, RegWre, RegDst, instruction[<span class="number">25</span>:<span class="number">21</span>], instruction[<span class="number">20</span>:<span class="number">16</span>], instruction[<span class="number">15</span>:<span class="number">11</span>], WriteData, ReadData1, ReadData2);</span><br><span class="line">    DataRegister ADR(clk, ReadData1, ADR_out);</span><br><span class="line">    DataRegister BDR(clk, ReadData2, BDR_out);</span><br><span class="line"></span><br><span class="line">    <span class="comment">// Extend(ExtSel, imd, ExtOut)</span></span><br><span class="line">    Extend extend(ExtSel, instruction[<span class="number">15</span>:<span class="number">0</span>], ExtOut);</span><br><span class="line"></span><br><span class="line">    <span class="comment">// PCAdd(addr, pc, nextpc)</span></span><br><span class="line">    PCAdd pcAdd(instruction[<span class="number">25</span>:<span class="number">0</span>], pc, JumpAddr);</span><br><span class="line"></span><br><span class="line">    <span class="comment">// InsMEM(clk, InsMemRW, IRWre, IAddr, DataOut)</span></span><br><span class="line">    InsMEM insMem(clk, InsMemRW, IRWre, pc, instruction);</span><br><span class="line"></span><br><span class="line">    <span class="comment">// ControlUnit(clk, rst, Opcode, zero, sign, PCWre, ALUSrcA, ALUSrcB, DBDataSrc, RegWre, WrRegDSrc, InsMemRW, mRD, mWR, IRWre, ExtSel, PCSrc, RegDst, ALUOp)</span></span><br><span class="line">    ControlUnit controlunit(clk, rst, instruction[<span class="number">31</span>:<span class="number">26</span>], zero, sign, PCWre, ALUSrcA, ALUSrcB, DBDataSrc, RegWre, WrRegDSrc, InsMemRW, mRD, mWR, IRWre, ExtSel, PCSrc, RegDst, ALUOp);</span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h2 id="仿真测试与烧板"><a href="#仿真测试与烧板" class="headerlink" title="仿真测试与烧板"></a>仿真测试与烧板</h2><h3 id="仿真测试"><a href="#仿真测试" class="headerlink" title="仿真测试"></a>仿真测试</h3><p>&emsp;&emsp;以上就是多周期CPU的主要模块，编写测试文件对其进行仿真测试。<br>测试文件（test.v）：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> test;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// Inputs</span></span><br><span class="line">    <span class="keyword">reg</span> clk;</span><br><span class="line">    <span class="keyword">reg</span> rst;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// Outputs</span></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">5</span>:<span class="number">0</span>] Opcode;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] ReadData1, ReadData2, pc, pcnext, instruction, result, DataOut;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">0</span>] rs, rt;</span><br><span class="line">    m_cpu uut (</span><br><span class="line">        <span class="variable">.clk</span>(clk),</span><br><span class="line">        <span class="variable">.rst</span>(rst),</span><br><span class="line">        <span class="variable">.Opcode</span>(Opcode),</span><br><span class="line">        <span class="variable">.ADR_out</span>(ReadData1),</span><br><span class="line">        <span class="variable">.BDR_out</span>(ReadData2),</span><br><span class="line">        <span class="variable">.pc</span>(pc),</span><br><span class="line">        <span class="variable">.pcnext</span>(pcnext),</span><br><span class="line">        <span class="variable">.instruction</span>(instruction),</span><br><span class="line">        <span class="variable">.ALUoutDR_out</span>(result),</span><br><span class="line">        <span class="variable">.rs</span>(rs),</span><br><span class="line">        <span class="variable">.rt</span>(rt),</span><br><span class="line">        <span class="variable">.DBDR_out</span>(DataOut)</span><br><span class="line">        );</span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span></span><br><span class="line">                <span class="keyword">begin</span></span><br><span class="line">                    <span class="comment">// Initialize Inputs</span></span><br><span class="line">                    clk = <span class="number">0</span>;</span><br><span class="line">                    rst = <span class="number">0</span>;</span><br><span class="line">                    <span class="comment">// Wait 100 ns for global reset finish</span></span><br><span class="line">                    <span class="comment">//clk = ~clk;</span></span><br><span class="line">                    #<span class="number">50</span>;</span><br><span class="line">                    rst = <span class="number">1</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">                <span class="keyword">always</span></span><br><span class="line">                    <span class="keyword">begin</span></span><br><span class="line">                    #<span class="number">20</span>;</span><br><span class="line">                    clk = ~clk;</span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
<p>部分测试结果：<br><img src="/images/multi_cpu_result.png" alt="仿真结果"></p>
<h3 id="烧板"><a href="#烧板" class="headerlink" title="烧板"></a>烧板</h3><p>&emsp;&emsp;烧板的过程和步骤与单周期CPU基本一致，因此这里就不再赘述，详情可以参考GitHub里面的代码或者是参考<a href="https://leungyukshing.github.io/archives/%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1%E4%B8%8E%E5%AE%9E%E7%8E%B0%EF%BC%88%E6%9C%80%E6%96%B0%E7%89%88%EF%BC%89--%E7%83%A7%E6%9D%BF%E9%83%A8%E5%88%86.html">单周期烧板介绍</a>。</p>
<h2 id="小结"><a href="#小结" class="headerlink" title="小结"></a>小结</h2><p>&emsp;&emsp;多周期CPU的难点在于对<strong>指令状态转移的理解与实现</strong>，其他部分与单周期CPU类似，过程中还是会遇到很多问题，需要大家给多点耐心去看波形调试，烧板的部分下一篇post再分享，谢谢大家支持！</p>

    </div>

    
    
    
        <div class="reward-container">
  <div></div>
  <button onclick="var qr = document.getElementById('qr'); qr.style.display = (qr.style.display === 'none') ? 'block' : 'none';">
    Donate
  </button>
  <div id="qr" style="display: none;">
      
      <div style="display: inline-block;">
        <img src="/images/wechat_reward.png" alt="Leungyukshing WeChat Pay">
        <p>WeChat Pay</p>
      </div>
      
      <div style="display: inline-block;">
        <img src="/images/alipay_reward.png" alt="Leungyukshing Alipay">
        <p>Alipay</p>
      </div>

  </div>
</div>

        

  <div class="followme">
    <p>Welcome to my other publishing channels</p>

    <div class="social-list">

        <div class="social-item">
          <a target="_blank" class="social-link" href="/atom.xml">
            <span class="icon">
              <i class="fa fa-rss"></i>
            </span>

            <span class="label">RSS</span>
          </a>
        </div>
    </div>
  </div>


      <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/Verilog/" rel="tag"># Verilog</a>
          </div>

        


        
    <div class="post-nav">
      <div class="post-nav-item">
    <a href="/archives/%E5%8D%95%E5%91%A8%E6%9C%9FCPU%E8%AE%BE%E8%AE%A1%E4%B8%8E%E5%AE%9E%E7%8E%B0%EF%BC%88%E6%9C%80%E6%96%B0%E7%89%88%EF%BC%89--%E7%83%A7%E6%9D%BF%E9%83%A8%E5%88%86.html" rel="prev" title="单周期CPU设计与实现（最新版）--烧板部分">
      <i class="fa fa-chevron-left"></i> 单周期CPU设计与实现（最新版）--烧板部分
    </a></div>
      <div class="post-nav-item">
    <a href="/archives/%E6%93%8D%E4%BD%9C%E7%B3%BB%E7%BB%9F%E5%AE%9E%E9%AA%8C1--%E8%BF%9B%E7%A8%8B%E7%9A%84%E5%88%9B%E5%BB%BA%E5%AE%9E%E9%AA%8C.html" rel="next" title="操作系统实验1--进程的创建实验">
      操作系统实验1--进程的创建实验 <i class="fa fa-chevron-right"></i>
    </a></div>
    </div>
      </footer>
    
  </article>
  
  
  



          </div>
          
    <div class="comments" id="valine-comments"></div>

<script>
  window.addEventListener('tabs:register', () => {
    let { activeClass } = CONFIG.comments;
    if (CONFIG.comments.storage) {
      activeClass = localStorage.getItem('comments_active') || activeClass;
    }
    if (activeClass) {
      let activeTab = document.querySelector(`a[href="#comment-${activeClass}"]`);
      if (activeTab) {
        activeTab.click();
      }
    }
  });
  if (CONFIG.comments.storage) {
    window.addEventListener('tabs:click', event => {
      if (!event.target.matches('.tabs-comment .tab-content .tab-pane')) return;
      let commentClass = event.target.classList[1];
      localStorage.setItem('comments_active', commentClass);
    });
  }
</script>

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          Table of Contents
        </li>
        <li class="sidebar-nav-overview">
          Overview
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
          <div class="post-toc motion-element"><ol class="nav"><li class="nav-item nav-level-2"><a class="nav-link" href="#%E6%A6%82%E8%BF%B0"><span class="nav-number">1.</span> <span class="nav-text">概述</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%88%86%E6%9E%90"><span class="nav-number">2.</span> <span class="nav-text">分析</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E4%BB%A3%E7%A0%81%E5%AE%9E%E7%8E%B0"><span class="nav-number">3.</span> <span class="nav-text">代码实现</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#1-%E6%8E%A7%E5%88%B6%E5%8D%95%E5%85%83%EF%BC%88ControlUnti-v%EF%BC%89"><span class="nav-number">3.1.</span> <span class="nav-text">1.控制单元（ControlUnti.v）</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#2-%E7%A8%8B%E5%BA%8F%E8%AE%A1%E6%95%B0%E5%99%A8%EF%BC%88PC-v%EF%BC%89"><span class="nav-number">3.2.</span> <span class="nav-text">2.程序计数器（PC.v）</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#3-PC%E8%B7%B3%E8%BD%AC%E5%9C%B0%E5%9D%80%E5%90%88%E6%88%90%EF%BC%88PCAdd-v%EF%BC%89"><span class="nav-number">3.3.</span> <span class="nav-text">3.PC跳转地址合成（PCAdd.v）</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#4-%E6%8C%87%E4%BB%A4%E5%AF%84%E5%AD%98%E5%99%A8%EF%BC%88InsMEM-v%EF%BC%89"><span class="nav-number">3.4.</span> <span class="nav-text">4.指令寄存器（InsMEM.v）</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#5-%E6%95%B0%E6%8D%AE%E5%AD%98%E5%82%A8%E5%99%A8%EF%BC%88DataMEM-v%EF%BC%89"><span class="nav-number">3.5.</span> <span class="nav-text">5.数据存储器（DataMEM.v）</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#6-%E5%AF%84%E5%AD%98%E5%99%A8%E7%BB%84%EF%BC%88RegisterFile-v%EF%BC%89"><span class="nav-number">3.6.</span> <span class="nav-text">6.寄存器组（RegisterFile.v）</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#7-%E7%AE%97%E6%9C%AF%E9%80%BB%E8%BE%91%E8%BF%90%E7%AE%97%E5%8D%95%E5%85%83%EF%BC%88ALU-v%EF%BC%89"><span class="nav-number">3.7.</span> <span class="nav-text">7.算术逻辑运算单元（ALU.v）</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#8-%E7%AC%A6%E5%8F%B7%E4%BD%8D%E6%8B%93%E5%B1%95%E6%A8%A1%E5%9D%97%EF%BC%88Extend-v%EF%BC%89"><span class="nav-number">3.8.</span> <span class="nav-text">8.符号位拓展模块（Extend.v）</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#9-%E4%BA%8C%E9%80%89%E4%B8%80%E9%80%89%E6%8B%A9%E5%99%A8%EF%BC%88Selector-2-to-1-v%EF%BC%89"><span class="nav-number">3.9.</span> <span class="nav-text">9.二选一选择器（Selector_2_to_1.v）</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#10-%E6%95%B0%E6%8D%AE%E5%AF%84%E5%AD%98%E5%99%A8%EF%BC%88DataRegister-v%EF%BC%89"><span class="nav-number">3.10.</span> <span class="nav-text">10.数据寄存器（DataRegister.v）</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#11-%E9%A1%B6%E5%B1%82%E6%A8%A1%E5%9D%97%EF%BC%88m-cpu-v%EF%BC%89"><span class="nav-number">3.11.</span> <span class="nav-text">11.顶层模块（m_cpu.v）</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E4%BB%BF%E7%9C%9F%E6%B5%8B%E8%AF%95%E4%B8%8E%E7%83%A7%E6%9D%BF"><span class="nav-number">4.</span> <span class="nav-text">仿真测试与烧板</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#%E4%BB%BF%E7%9C%9F%E6%B5%8B%E8%AF%95"><span class="nav-number">4.1.</span> <span class="nav-text">仿真测试</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#%E7%83%A7%E6%9D%BF"><span class="nav-number">4.2.</span> <span class="nav-text">烧板</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#%E5%B0%8F%E7%BB%93"><span class="nav-number">5.</span> <span class="nav-text">小结</span></a></li></ol></div>
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
    <img class="site-author-image" itemprop="image" alt="Leungyukshing"
      src="/images/avatar.jpg">
  <p class="site-author-name" itemprop="name">Leungyukshing</p>
  <div class="site-description" itemprop="description">A blog for code, programme sharing.</div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
          <a href="/archives/">
        
          <span class="site-state-item-count">688</span>
          <span class="site-state-item-name">posts</span>
        </a>
      </div>
      <div class="site-state-item site-state-tags">
            <a href="/tags/">
          
        <span class="site-state-item-count">27</span>
        <span class="site-state-item-name">tags</span></a>
      </div>
  </nav>
</div>
  <div class="links-of-author motion-element">
      <span class="links-of-author-item">
        <a href="https://github.com/leungyukshing" title="GitHub → https:&#x2F;&#x2F;github.com&#x2F;leungyukshing" rel="noopener" target="_blank"><i class="fab fa-github fa-fw"></i>GitHub</a>
      </span>
      <span class="links-of-author-item">
        <a href="mailto:jacky14.liang@gmail.com" title="E-Mail → mailto:jacky14.liang@gmail.com" rel="noopener" target="_blank"><i class="fa fa-envelope fa-fw"></i>E-Mail</a>
      </span>
      <span class="links-of-author-item">
        <a href="/atom.xml" title="RSS → &#x2F;atom.xml"><i class="fa fa-rss fa-fw"></i>RSS</a>
      </span>
  </div>


  <div class="links-of-blogroll motion-element">
    <div class="links-of-blogroll-title"><i class="fa fa-link fa-fw"></i>
      Friends
    </div>
    <ul class="links-of-blogroll-list">
        <li class="links-of-blogroll-item">
          <a href="http://www.liangjh45.com/" title="http:&#x2F;&#x2F;www.liangjh45.com&#x2F;" rel="noopener" target="_blank">Alva's blog</a>
        </li>
        <li class="links-of-blogroll-item">
          <a href="https://sysucarey.github.io/" title="https:&#x2F;&#x2F;sysucarey.github.io&#x2F;" rel="noopener" target="_blank">Carey's blog</a>
        </li>
        <li class="links-of-blogroll-item">
          <a href="https://blog.csdn.net/dickdick111/" title="https:&#x2F;&#x2F;blog.csdn.net&#x2F;dickdick111&#x2F;" rel="noopener" target="_blank">Dick's blog</a>
        </li>
    </ul>
  </div>

      </div>

    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

        

<div class="copyright">
  
  &copy; 2017 – 
  <span itemprop="copyrightYear">2023</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">Leungyukshing</span>
</div>

        
<div class="busuanzi-count">
  <script async src="https://busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script>
    <span class="post-meta-item" id="busuanzi_container_site_uv" style="display: none;">
      <span class="post-meta-item-icon">
        <i class="fa fa-user"></i>
      </span>
      <span class="site-uv" title="Total Visitors">
        <span id="busuanzi_value_site_uv"></span>
      </span>
    </span>
    <span class="post-meta-divider">|</span>
    <span class="post-meta-item" id="busuanzi_container_site_pv" style="display: none;">
      <span class="post-meta-item-icon">
        <i class="fa fa-eye"></i>
      </span>
      <span class="site-pv" title="Total Views">
        <span id="busuanzi_value_site_pv"></span>
      </span>
    </span>
</div>








      </div>
    </footer>
  </div>

  
  <script src="/lib/anime.min.js"></script>
  <script src="/lib/velocity/velocity.min.js"></script>
  <script src="/lib/velocity/velocity.ui.min.js"></script>

<script src="/js/utils.js"></script>

<script src="/js/motion.js"></script>


<script src="/js/schemes/muse.js"></script>


<script src="/js/next-boot.js"></script>




  




  
<script src="/js/local-search.js"></script>













  

  

  


<script>
NexT.utils.loadComments(document.querySelector('#valine-comments'), () => {
  NexT.utils.getScript('//unpkg.com/valine/dist/Valine.min.js', () => {
    var GUEST = ['nick', 'mail', 'link'];
    var guest = 'nick,mail,link';
    guest = guest.split(',').filter(item => {
      return GUEST.includes(item);
    });
    new Valine({
      el         : '#valine-comments',
      verify     : false,
      notify     : true,
      appId      : 'AaLog29QcUdQKTboD6cY2dNP-gzGzoHsz',
      appKey     : 'dUWNHLnTY9qG1jJwPnTtfMm8',
      placeholder: "Just go go",
      avatar     : 'mm',
      meta       : guest,
      pageSize   : '10' || 10,
      visitor    : false,
      lang       : '' || 'zh-cn',
      path       : location.pathname,
      recordIP   : false,
      serverURLs : ''
    });
  }, window.Valine);
});
</script><!-- hexo-inject:begin --><!-- hexo-inject:end -->

</body>
</html>
