// Seed: 3276430383
module module_0 (
    output wand  id_0,
    output uwire id_1,
    output uwire id_2,
    input  wand  id_3
);
  assign id_2 = id_3;
  wire id_5;
  assign id_1 = 1'b0;
endmodule
module module_1 (
    input wire id_0,
    input tri id_1,
    output wand id_2,
    input wand id_3,
    output uwire id_4,
    input wand id_5,
    input tri0 id_6,
    input uwire id_7,
    input uwire id_8,
    output wire id_9,
    output uwire id_10,
    output uwire id_11,
    output logic id_12,
    output uwire id_13,
    input logic id_14,
    output supply0 id_15,
    output wand id_16,
    output supply1 id_17,
    output wor id_18,
    output tri0 id_19
);
  xor (id_19, id_14, id_3, id_6, id_1, id_0, id_21, id_7);
  assign id_10 = 1;
  wire id_21;
  initial begin
    id_19 = 1;
  end
  module_0(
      id_19, id_15, id_19, id_8
  );
  always id_12 <= id_14;
  assign id_4 = id_0;
endmodule
