<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › ata › sata_qstor.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>sata_qstor.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  sata_qstor.c - Pacific Digital Corporation QStor SATA</span>
<span class="cm"> *</span>
<span class="cm"> *  Maintained by:  Mark Lord &lt;mlord@pobox.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright 2005 Pacific Digital Corporation.</span>
<span class="cm"> *  (OSL/GPL code release authorized by Jalil Fadavi).</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> *  it under the terms of the GNU General Public License as published by</span>
<span class="cm"> *  the Free Software Foundation; either version 2, or (at your option)</span>
<span class="cm"> *  any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is distributed in the hope that it will be useful,</span>
<span class="cm"> *  but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> *  GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the GNU General Public License</span>
<span class="cm"> *  along with this program; see the file COPYING.  If not, write to</span>
<span class="cm"> *  the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> *  libata documentation is available via &#39;make {ps|pdf}docs&#39;,</span>
<span class="cm"> *  as Documentation/DocBook/libata.*</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/gfp.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/blkdev.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/device.h&gt;</span>
<span class="cp">#include &lt;scsi/scsi_host.h&gt;</span>
<span class="cp">#include &lt;linux/libata.h&gt;</span>

<span class="cp">#define DRV_NAME	&quot;sata_qstor&quot;</span>
<span class="cp">#define DRV_VERSION	&quot;0.09&quot;</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">QS_MMIO_BAR</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>

	<span class="n">QS_PORTS</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="n">QS_MAX_PRD</span>		<span class="o">=</span> <span class="n">LIBATA_MAX_PRD</span><span class="p">,</span>
	<span class="n">QS_CPB_ORDER</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="n">QS_CPB_BYTES</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">QS_CPB_ORDER</span><span class="p">),</span>
	<span class="n">QS_PRD_BYTES</span>		<span class="o">=</span> <span class="n">QS_MAX_PRD</span> <span class="o">*</span> <span class="mi">16</span><span class="p">,</span>
	<span class="n">QS_PKT_BYTES</span>		<span class="o">=</span> <span class="n">QS_CPB_BYTES</span> <span class="o">+</span> <span class="n">QS_PRD_BYTES</span><span class="p">,</span>

	<span class="cm">/* global register offsets */</span>
	<span class="n">QS_HCF_CNFG3</span>		<span class="o">=</span> <span class="mh">0x0003</span><span class="p">,</span> <span class="cm">/* host configuration offset */</span>
	<span class="n">QS_HID_HPHY</span>		<span class="o">=</span> <span class="mh">0x0004</span><span class="p">,</span> <span class="cm">/* host physical interface info */</span>
	<span class="n">QS_HCT_CTRL</span>		<span class="o">=</span> <span class="mh">0x00e4</span><span class="p">,</span> <span class="cm">/* global interrupt mask offset */</span>
	<span class="n">QS_HST_SFF</span>		<span class="o">=</span> <span class="mh">0x0100</span><span class="p">,</span> <span class="cm">/* host status fifo offset */</span>
	<span class="n">QS_HVS_SERD3</span>		<span class="o">=</span> <span class="mh">0x0393</span><span class="p">,</span> <span class="cm">/* PHY enable offset */</span>

	<span class="cm">/* global control bits */</span>
	<span class="n">QS_HPHY_64BIT</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span> <span class="cm">/* 64-bit bus detected */</span>
	<span class="n">QS_CNFG3_GSRST</span>		<span class="o">=</span> <span class="mh">0x01</span><span class="p">,</span>     <span class="cm">/* global chip reset */</span>
	<span class="n">QS_SERD3_PHY_ENA</span>	<span class="o">=</span> <span class="mh">0xf0</span><span class="p">,</span>     <span class="cm">/* PHY detection ENAble*/</span>

	<span class="cm">/* per-channel register offsets */</span>
	<span class="n">QS_CCF_CPBA</span>		<span class="o">=</span> <span class="mh">0x0710</span><span class="p">,</span> <span class="cm">/* chan CPB base address */</span>
	<span class="n">QS_CCF_CSEP</span>		<span class="o">=</span> <span class="mh">0x0718</span><span class="p">,</span> <span class="cm">/* chan CPB separation factor */</span>
	<span class="n">QS_CFC_HUFT</span>		<span class="o">=</span> <span class="mh">0x0800</span><span class="p">,</span> <span class="cm">/* host upstream fifo threshold */</span>
	<span class="n">QS_CFC_HDFT</span>		<span class="o">=</span> <span class="mh">0x0804</span><span class="p">,</span> <span class="cm">/* host downstream fifo threshold */</span>
	<span class="n">QS_CFC_DUFT</span>		<span class="o">=</span> <span class="mh">0x0808</span><span class="p">,</span> <span class="cm">/* dev upstream fifo threshold */</span>
	<span class="n">QS_CFC_DDFT</span>		<span class="o">=</span> <span class="mh">0x080c</span><span class="p">,</span> <span class="cm">/* dev downstream fifo threshold */</span>
	<span class="n">QS_CCT_CTR0</span>		<span class="o">=</span> <span class="mh">0x0900</span><span class="p">,</span> <span class="cm">/* chan control-0 offset */</span>
	<span class="n">QS_CCT_CTR1</span>		<span class="o">=</span> <span class="mh">0x0901</span><span class="p">,</span> <span class="cm">/* chan control-1 offset */</span>
	<span class="n">QS_CCT_CFF</span>		<span class="o">=</span> <span class="mh">0x0a00</span><span class="p">,</span> <span class="cm">/* chan command fifo offset */</span>

	<span class="cm">/* channel control bits */</span>
	<span class="n">QS_CTR0_REG</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>   <span class="cm">/* register mode (vs. pkt mode) */</span>
	<span class="n">QS_CTR0_CLER</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>   <span class="cm">/* clear channel errors */</span>
	<span class="n">QS_CTR1_RDEV</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">),</span>   <span class="cm">/* sata phy/comms reset */</span>
	<span class="n">QS_CTR1_RCHN</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>   <span class="cm">/* reset channel logic */</span>
	<span class="n">QS_CCF_RUN_PKT</span>		<span class="o">=</span> <span class="mh">0x107</span><span class="p">,</span>      <span class="cm">/* RUN a new dma PKT */</span>

	<span class="cm">/* pkt sub-field headers */</span>
	<span class="n">QS_HCB_HDR</span>		<span class="o">=</span> <span class="mh">0x01</span><span class="p">,</span>   <span class="cm">/* Host Control Block header */</span>
	<span class="n">QS_DCB_HDR</span>		<span class="o">=</span> <span class="mh">0x02</span><span class="p">,</span>   <span class="cm">/* Device Control Block header */</span>

	<span class="cm">/* pkt HCB flag bits */</span>
	<span class="n">QS_HF_DIRO</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">),</span>   <span class="cm">/* data DIRection Out */</span>
	<span class="n">QS_HF_DAT</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span>   <span class="cm">/* DATa pkt */</span>
	<span class="n">QS_HF_IEN</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">),</span>   <span class="cm">/* Interrupt ENable */</span>
	<span class="n">QS_HF_VLD</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">),</span>   <span class="cm">/* VaLiD pkt */</span>

	<span class="cm">/* pkt DCB flag bits */</span>
	<span class="n">QS_DF_PORD</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">),</span>   <span class="cm">/* Pio OR Dma */</span>
	<span class="n">QS_DF_ELBA</span>		<span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">3</span><span class="p">),</span>   <span class="cm">/* Extended LBA (lba48) */</span>

	<span class="cm">/* PCI device IDs */</span>
	<span class="n">board_2068_idx</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>	<span class="cm">/* QStor 4-port SATA/RAID */</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">QS_DMA_BOUNDARY</span>		<span class="o">=</span> <span class="o">~</span><span class="mi">0UL</span>
<span class="p">};</span>

<span class="k">typedef</span> <span class="k">enum</span> <span class="p">{</span> <span class="n">qs_state_mmio</span><span class="p">,</span> <span class="n">qs_state_pkt</span> <span class="p">}</span> <span class="n">qs_state_t</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">qs_port_priv</span> <span class="p">{</span>
	<span class="n">u8</span>			<span class="o">*</span><span class="n">pkt</span><span class="p">;</span>
	<span class="n">dma_addr_t</span>		<span class="n">pkt_dma</span><span class="p">;</span>
	<span class="n">qs_state_t</span>		<span class="n">state</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">qs_scr_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sc_reg</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">val</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">qs_scr_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sc_reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">qs_ata_init_one</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">ent</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">qs_port_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">qs_host_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">qs_qc_prep</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">qs_qc_issue</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">qs_check_atapi_dma</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">qs_freeze</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">qs_thaw</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">qs_prereset</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">deadline</span><span class="p">);</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">qs_error_handler</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">scsi_host_template</span> <span class="n">qs_ata_sht</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">ATA_BASE_SHT</span><span class="p">(</span><span class="n">DRV_NAME</span><span class="p">),</span>
	<span class="p">.</span><span class="n">sg_tablesize</span>		<span class="o">=</span> <span class="n">QS_MAX_PRD</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dma_boundary</span>		<span class="o">=</span> <span class="n">QS_DMA_BOUNDARY</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">ata_port_operations</span> <span class="n">qs_ata_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">inherits</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">ata_sff_port_ops</span><span class="p">,</span>

	<span class="p">.</span><span class="n">check_atapi_dma</span>	<span class="o">=</span> <span class="n">qs_check_atapi_dma</span><span class="p">,</span>
	<span class="p">.</span><span class="n">qc_prep</span>		<span class="o">=</span> <span class="n">qs_qc_prep</span><span class="p">,</span>
	<span class="p">.</span><span class="n">qc_issue</span>		<span class="o">=</span> <span class="n">qs_qc_issue</span><span class="p">,</span>

	<span class="p">.</span><span class="n">freeze</span>			<span class="o">=</span> <span class="n">qs_freeze</span><span class="p">,</span>
	<span class="p">.</span><span class="n">thaw</span>			<span class="o">=</span> <span class="n">qs_thaw</span><span class="p">,</span>
	<span class="p">.</span><span class="n">prereset</span>		<span class="o">=</span> <span class="n">qs_prereset</span><span class="p">,</span>
	<span class="p">.</span><span class="n">softreset</span>		<span class="o">=</span> <span class="n">ATA_OP_NULL</span><span class="p">,</span>
	<span class="p">.</span><span class="n">error_handler</span>		<span class="o">=</span> <span class="n">qs_error_handler</span><span class="p">,</span>
	<span class="p">.</span><span class="n">lost_interrupt</span>		<span class="o">=</span> <span class="n">ATA_OP_NULL</span><span class="p">,</span>

	<span class="p">.</span><span class="n">scr_read</span>		<span class="o">=</span> <span class="n">qs_scr_read</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scr_write</span>		<span class="o">=</span> <span class="n">qs_scr_write</span><span class="p">,</span>

	<span class="p">.</span><span class="n">port_start</span>		<span class="o">=</span> <span class="n">qs_port_start</span><span class="p">,</span>
	<span class="p">.</span><span class="n">host_stop</span>		<span class="o">=</span> <span class="n">qs_host_stop</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="n">qs_port_info</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* board_2068_idx */</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">ATA_FLAG_SATA</span> <span class="o">|</span> <span class="n">ATA_FLAG_PIO_POLLING</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pio_mask</span>	<span class="o">=</span> <span class="n">ATA_PIO4_ONLY</span><span class="p">,</span>
		<span class="p">.</span><span class="n">udma_mask</span>	<span class="o">=</span> <span class="n">ATA_UDMA6</span><span class="p">,</span>
		<span class="p">.</span><span class="n">port_ops</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">qs_ata_ops</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="n">qs_ata_pci_tbl</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="n">PCI_VDEVICE</span><span class="p">(</span><span class="n">PDC</span><span class="p">,</span> <span class="mh">0x2068</span><span class="p">),</span> <span class="n">board_2068_idx</span> <span class="p">},</span>

	<span class="p">{</span> <span class="p">}</span>	<span class="cm">/* terminate list */</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">qs_ata_pci_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>			<span class="o">=</span> <span class="n">DRV_NAME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span>		<span class="o">=</span> <span class="n">qs_ata_pci_tbl</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span>			<span class="o">=</span> <span class="n">qs_ata_init_one</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>			<span class="o">=</span> <span class="n">ata_pci_remove_one</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="nf">qs_mmio_base</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span><span class="p">[</span><span class="n">QS_MMIO_BAR</span><span class="p">];</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">qs_check_atapi_dma</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>	<span class="cm">/* ATAPI DMA not supported */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">qs_enter_reg_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="n">qs_mmio_base</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="p">)</span> <span class="o">+</span> <span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span> <span class="o">*</span> <span class="mh">0x4000</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">qs_port_priv</span> <span class="o">*</span><span class="n">pp</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>

	<span class="n">pp</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">qs_state_mmio</span><span class="p">;</span>
	<span class="n">writeb</span><span class="p">(</span><span class="n">QS_CTR0_REG</span><span class="p">,</span> <span class="n">chan</span> <span class="o">+</span> <span class="n">QS_CCT_CTR0</span><span class="p">);</span>
	<span class="n">readb</span><span class="p">(</span><span class="n">chan</span> <span class="o">+</span> <span class="n">QS_CCT_CTR0</span><span class="p">);</span>        <span class="cm">/* flush */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">qs_reset_channel_logic</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="n">qs_mmio_base</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="p">)</span> <span class="o">+</span> <span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span> <span class="o">*</span> <span class="mh">0x4000</span><span class="p">);</span>

	<span class="n">writeb</span><span class="p">(</span><span class="n">QS_CTR1_RCHN</span><span class="p">,</span> <span class="n">chan</span> <span class="o">+</span> <span class="n">QS_CCT_CTR1</span><span class="p">);</span>
	<span class="n">readb</span><span class="p">(</span><span class="n">chan</span> <span class="o">+</span> <span class="n">QS_CCT_CTR0</span><span class="p">);</span>        <span class="cm">/* flush */</span>
	<span class="n">qs_enter_reg_mode</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">qs_freeze</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mmio_base</span> <span class="o">=</span> <span class="n">qs_mmio_base</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="p">);</span>

	<span class="n">writeb</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">mmio_base</span> <span class="o">+</span> <span class="n">QS_HCT_CTRL</span><span class="p">);</span> <span class="cm">/* disable host interrupts */</span>
	<span class="n">qs_enter_reg_mode</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">qs_thaw</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u8</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mmio_base</span> <span class="o">=</span> <span class="n">qs_mmio_base</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="p">);</span>

	<span class="n">qs_enter_reg_mode</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
	<span class="n">writeb</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">mmio_base</span> <span class="o">+</span> <span class="n">QS_HCT_CTRL</span><span class="p">);</span> <span class="cm">/* enable host interrupts */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">qs_prereset</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">deadline</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>

	<span class="n">qs_reset_channel_logic</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ata_sff_prereset</span><span class="p">(</span><span class="n">link</span><span class="p">,</span> <span class="n">deadline</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">qs_scr_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sc_reg</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sc_reg</span> <span class="o">&gt;</span> <span class="n">SCR_CONTROL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="o">*</span><span class="n">val</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">link</span><span class="o">-&gt;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">scr_addr</span> <span class="o">+</span> <span class="p">(</span><span class="n">sc_reg</span> <span class="o">*</span> <span class="mi">8</span><span class="p">));</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">qs_error_handler</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">qs_enter_reg_mode</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
	<span class="n">ata_sff_error_handler</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">qs_scr_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_link</span> <span class="o">*</span><span class="n">link</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">sc_reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sc_reg</span> <span class="o">&gt;</span> <span class="n">SCR_CONTROL</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">link</span><span class="o">-&gt;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">.</span><span class="n">scr_addr</span> <span class="o">+</span> <span class="p">(</span><span class="n">sc_reg</span> <span class="o">*</span> <span class="mi">8</span><span class="p">));</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">qs_fill_sg</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">scatterlist</span> <span class="o">*</span><span class="n">sg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">qs_port_priv</span> <span class="o">*</span><span class="n">pp</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">prd</span> <span class="o">=</span> <span class="n">pp</span><span class="o">-&gt;</span><span class="n">pkt</span> <span class="o">+</span> <span class="n">QS_CPB_BYTES</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">si</span><span class="p">;</span>

	<span class="n">for_each_sg</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">sg</span><span class="p">,</span> <span class="n">sg</span><span class="p">,</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">n_elem</span><span class="p">,</span> <span class="n">si</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u64</span> <span class="n">addr</span><span class="p">;</span>
		<span class="n">u32</span> <span class="n">len</span><span class="p">;</span>

		<span class="n">addr</span> <span class="o">=</span> <span class="n">sg_dma_address</span><span class="p">(</span><span class="n">sg</span><span class="p">);</span>
		<span class="o">*</span><span class="p">(</span><span class="n">__le64</span> <span class="o">*</span><span class="p">)</span><span class="n">prd</span> <span class="o">=</span> <span class="n">cpu_to_le64</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>
		<span class="n">prd</span> <span class="o">+=</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u64</span><span class="p">);</span>

		<span class="n">len</span> <span class="o">=</span> <span class="n">sg_dma_len</span><span class="p">(</span><span class="n">sg</span><span class="p">);</span>
		<span class="o">*</span><span class="p">(</span><span class="n">__le32</span> <span class="o">*</span><span class="p">)</span><span class="n">prd</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">len</span><span class="p">);</span>
		<span class="n">prd</span> <span class="o">+=</span> <span class="k">sizeof</span><span class="p">(</span><span class="n">u64</span><span class="p">);</span>

		<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;PRD[%u] = (0x%llX, 0x%X)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">si</span><span class="p">,</span>
					<span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">addr</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">si</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">qs_qc_prep</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">qs_port_priv</span> <span class="o">*</span><span class="n">pp</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">dflags</span> <span class="o">=</span> <span class="n">QS_DF_PORD</span><span class="p">,</span> <span class="o">*</span><span class="n">buf</span> <span class="o">=</span> <span class="n">pp</span><span class="o">-&gt;</span><span class="n">pkt</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">hflags</span> <span class="o">=</span> <span class="n">QS_HF_DAT</span> <span class="o">|</span> <span class="n">QS_HF_IEN</span> <span class="o">|</span> <span class="n">QS_HF_VLD</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">addr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">nelem</span><span class="p">;</span>

	<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;ENTER</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">qs_enter_reg_mode</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tf</span><span class="p">.</span><span class="n">protocol</span> <span class="o">!=</span> <span class="n">ATA_PROT_DMA</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">nelem</span> <span class="o">=</span> <span class="n">qs_fill_sg</span><span class="p">(</span><span class="n">qc</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tf</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_TFLAG_WRITE</span><span class="p">))</span>
		<span class="n">hflags</span> <span class="o">|=</span> <span class="n">QS_HF_DIRO</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tf</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_TFLAG_LBA48</span><span class="p">))</span>
		<span class="n">dflags</span> <span class="o">|=</span> <span class="n">QS_DF_ELBA</span><span class="p">;</span>

	<span class="cm">/* host control block (HCB) */</span>
	<span class="n">buf</span><span class="p">[</span> <span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">QS_HCB_HDR</span><span class="p">;</span>
	<span class="n">buf</span><span class="p">[</span> <span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">hflags</span><span class="p">;</span>
	<span class="o">*</span><span class="p">(</span><span class="n">__le32</span> <span class="o">*</span><span class="p">)(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">[</span> <span class="mi">4</span><span class="p">])</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">nbytes</span><span class="p">);</span>
	<span class="o">*</span><span class="p">(</span><span class="n">__le32</span> <span class="o">*</span><span class="p">)(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">[</span> <span class="mi">8</span><span class="p">])</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">nelem</span><span class="p">);</span>
	<span class="n">addr</span> <span class="o">=</span> <span class="p">((</span><span class="n">u64</span><span class="p">)</span><span class="n">pp</span><span class="o">-&gt;</span><span class="n">pkt_dma</span><span class="p">)</span> <span class="o">+</span> <span class="n">QS_CPB_BYTES</span><span class="p">;</span>
	<span class="o">*</span><span class="p">(</span><span class="n">__le64</span> <span class="o">*</span><span class="p">)(</span><span class="o">&amp;</span><span class="n">buf</span><span class="p">[</span><span class="mi">16</span><span class="p">])</span> <span class="o">=</span> <span class="n">cpu_to_le64</span><span class="p">(</span><span class="n">addr</span><span class="p">);</span>

	<span class="cm">/* device control block (DCB) */</span>
	<span class="n">buf</span><span class="p">[</span><span class="mi">24</span><span class="p">]</span> <span class="o">=</span> <span class="n">QS_DCB_HDR</span><span class="p">;</span>
	<span class="n">buf</span><span class="p">[</span><span class="mi">28</span><span class="p">]</span> <span class="o">=</span> <span class="n">dflags</span><span class="p">;</span>

	<span class="cm">/* frame information structure (FIS) */</span>
	<span class="n">ata_tf_to_fis</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tf</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">buf</span><span class="p">[</span><span class="mi">32</span><span class="p">]);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">qs_packet_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="n">qs_mmio_base</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="p">)</span> <span class="o">+</span> <span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span> <span class="o">*</span> <span class="mh">0x4000</span><span class="p">);</span>

	<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;ENTER, ap %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ap</span><span class="p">);</span>

	<span class="n">writeb</span><span class="p">(</span><span class="n">QS_CTR0_CLER</span><span class="p">,</span> <span class="n">chan</span> <span class="o">+</span> <span class="n">QS_CCT_CTR0</span><span class="p">);</span>
	<span class="n">wmb</span><span class="p">();</span>                             <span class="cm">/* flush PRDs and pkt to memory */</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">QS_CCF_RUN_PKT</span><span class="p">,</span> <span class="n">chan</span> <span class="o">+</span> <span class="n">QS_CCT_CFF</span><span class="p">);</span>
	<span class="n">readl</span><span class="p">(</span><span class="n">chan</span> <span class="o">+</span> <span class="n">QS_CCT_CFF</span><span class="p">);</span>          <span class="cm">/* flush */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">qs_qc_issue</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">qs_port_priv</span> <span class="o">*</span><span class="n">pp</span> <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tf</span><span class="p">.</span><span class="n">protocol</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">ATA_PROT_DMA</span>:
		<span class="n">pp</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">qs_state_pkt</span><span class="p">;</span>
		<span class="n">qs_packet_start</span><span class="p">(</span><span class="n">qc</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">case</span> <span class="n">ATAPI_PROT_DMA</span>:
		<span class="n">BUG</span><span class="p">();</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pp</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">=</span> <span class="n">qs_state_mmio</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">ata_sff_qc_issue</span><span class="p">(</span><span class="n">qc</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">qs_do_or_die</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">,</span> <span class="n">u8</span> <span class="n">status</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">qc</span><span class="o">-&gt;</span><span class="n">err_mask</span> <span class="o">|=</span> <span class="n">ac_err_mask</span><span class="p">(</span><span class="n">status</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">err_mask</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ata_qc_complete</span><span class="p">(</span><span class="n">qc</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">ata_port</span>    <span class="o">*</span><span class="n">ap</span>  <span class="o">=</span> <span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">ata_eh_info</span> <span class="o">*</span><span class="n">ehi</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">.</span><span class="n">eh_info</span><span class="p">;</span>

		<span class="n">ata_ehi_clear_desc</span><span class="p">(</span><span class="n">ehi</span><span class="p">);</span>
		<span class="n">ata_ehi_push_desc</span><span class="p">(</span><span class="n">ehi</span><span class="p">,</span> <span class="s">&quot;status 0x%02X&quot;</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">err_mask</span> <span class="o">==</span> <span class="n">AC_ERR_DEV</span><span class="p">)</span>
			<span class="n">ata_port_abort</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">ata_port_freeze</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">qs_intr_pkt</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">handled</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">sFFE</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mmio_base</span> <span class="o">=</span> <span class="n">qs_mmio_base</span><span class="p">(</span><span class="n">host</span><span class="p">);</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">sff0</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">mmio_base</span> <span class="o">+</span> <span class="n">QS_HST_SFF</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">sff1</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">mmio_base</span> <span class="o">+</span> <span class="n">QS_HST_SFF</span> <span class="o">+</span> <span class="mi">4</span><span class="p">);</span>
		<span class="n">u8</span> <span class="n">sEVLD</span> <span class="o">=</span> <span class="p">(</span><span class="n">sff1</span> <span class="o">&gt;&gt;</span> <span class="mi">30</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x01</span><span class="p">;</span>	<span class="cm">/* valid flag */</span>
		<span class="n">sFFE</span>  <span class="o">=</span> <span class="n">sff1</span> <span class="o">&gt;&gt;</span> <span class="mi">31</span><span class="p">;</span>		<span class="cm">/* empty flag */</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">sEVLD</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">u8</span> <span class="n">sDST</span> <span class="o">=</span> <span class="n">sff0</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">;</span>	<span class="cm">/* dev status */</span>
			<span class="n">u8</span> <span class="n">sHST</span> <span class="o">=</span> <span class="n">sff1</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">;</span>	<span class="cm">/* host status */</span>
			<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">port_no</span> <span class="o">=</span> <span class="p">(</span><span class="n">sff1</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x03</span><span class="p">;</span>
			<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">ports</span><span class="p">[</span><span class="n">port_no</span><span class="p">];</span>
			<span class="k">struct</span> <span class="n">qs_port_priv</span> <span class="o">*</span><span class="n">pp</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
			<span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">;</span>

			<span class="n">DPRINTK</span><span class="p">(</span><span class="s">&quot;SFF=%08x%08x: sCHAN=%u sHST=%d sDST=%02x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="n">sff1</span><span class="p">,</span> <span class="n">sff0</span><span class="p">,</span> <span class="n">port_no</span><span class="p">,</span> <span class="n">sHST</span><span class="p">,</span> <span class="n">sDST</span><span class="p">);</span>
			<span class="n">handled</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pp</span> <span class="o">||</span> <span class="n">pp</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">!=</span> <span class="n">qs_state_pkt</span><span class="p">)</span>
				<span class="k">continue</span><span class="p">;</span>
			<span class="n">qc</span> <span class="o">=</span> <span class="n">ata_qc_from_tag</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">.</span><span class="n">active_tag</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">qc</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tf</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_TFLAG_POLLING</span><span class="p">)))</span> <span class="p">{</span>
				<span class="k">switch</span> <span class="p">(</span><span class="n">sHST</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">case</span> <span class="mi">0</span>: <span class="cm">/* successful CPB */</span>
				<span class="k">case</span> <span class="mi">3</span>: <span class="cm">/* device error */</span>
					<span class="n">qs_enter_reg_mode</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">ap</span><span class="p">);</span>
					<span class="n">qs_do_or_die</span><span class="p">(</span><span class="n">qc</span><span class="p">,</span> <span class="n">sDST</span><span class="p">);</span>
					<span class="k">break</span><span class="p">;</span>
				<span class="nl">default:</span>
					<span class="k">break</span><span class="p">;</span>
				<span class="p">}</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="n">sFFE</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">handled</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="nf">qs_intr_mmio</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">handled</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">port_no</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">port_no</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">port_no</span> <span class="o">&lt;</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">n_ports</span><span class="p">;</span> <span class="o">++</span><span class="n">port_no</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">ports</span><span class="p">[</span><span class="n">port_no</span><span class="p">];</span>
		<span class="k">struct</span> <span class="n">qs_port_priv</span> <span class="o">*</span><span class="n">pp</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span><span class="p">;</span>
		<span class="k">struct</span> <span class="n">ata_queued_cmd</span> <span class="o">*</span><span class="n">qc</span><span class="p">;</span>

		<span class="n">qc</span> <span class="o">=</span> <span class="n">ata_qc_from_tag</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">link</span><span class="p">.</span><span class="n">active_tag</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">qc</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/*</span>
<span class="cm">			 * The qstor hardware generates spurious</span>
<span class="cm">			 * interrupts from time to time when switching</span>
<span class="cm">			 * in and out of packet mode.  There&#39;s no</span>
<span class="cm">			 * obvious way to know if we&#39;re here now due</span>
<span class="cm">			 * to that, so just ack the irq and pretend we</span>
<span class="cm">			 * knew it was ours.. (ugh).  This does not</span>
<span class="cm">			 * affect packet mode.</span>
<span class="cm">			 */</span>
			<span class="n">ata_sff_check_status</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
			<span class="n">handled</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pp</span> <span class="o">||</span> <span class="n">pp</span><span class="o">-&gt;</span><span class="n">state</span> <span class="o">!=</span> <span class="n">qs_state_mmio</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">qc</span><span class="o">-&gt;</span><span class="n">tf</span><span class="p">.</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">ATA_TFLAG_POLLING</span><span class="p">))</span>
			<span class="n">handled</span> <span class="o">|=</span> <span class="n">ata_sff_port_intr</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">qc</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">handled</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">irqreturn_t</span> <span class="nf">qs_intr</span><span class="p">(</span><span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">dev_instance</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span> <span class="o">=</span> <span class="n">dev_instance</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">handled</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;ENTER</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">handled</span>  <span class="o">=</span> <span class="n">qs_intr_pkt</span><span class="p">(</span><span class="n">host</span><span class="p">)</span> <span class="o">|</span> <span class="n">qs_intr_mmio</span><span class="p">(</span><span class="n">host</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="n">VPRINTK</span><span class="p">(</span><span class="s">&quot;EXIT</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">IRQ_RETVAL</span><span class="p">(</span><span class="n">handled</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">qs_ata_setup_port</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_ioports</span> <span class="o">*</span><span class="n">port</span><span class="p">,</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">cmd_addr</span>		<span class="o">=</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">data_addr</span>		<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x400</span><span class="p">;</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">error_addr</span>	<span class="o">=</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">feature_addr</span>	<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x408</span><span class="p">;</span> <span class="cm">/* hob_feature = 0x409 */</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">nsect_addr</span>	<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x410</span><span class="p">;</span> <span class="cm">/* hob_nsect   = 0x411 */</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">lbal_addr</span>		<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x418</span><span class="p">;</span> <span class="cm">/* hob_lbal    = 0x419 */</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">lbam_addr</span>		<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x420</span><span class="p">;</span> <span class="cm">/* hob_lbam    = 0x421 */</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">lbah_addr</span>		<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x428</span><span class="p">;</span> <span class="cm">/* hob_lbah    = 0x429 */</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">device_addr</span>	<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x430</span><span class="p">;</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">status_addr</span>	<span class="o">=</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">command_addr</span>	<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x438</span><span class="p">;</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">altstatus_addr</span>	<span class="o">=</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">ctl_addr</span>		<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0x440</span><span class="p">;</span>
	<span class="n">port</span><span class="o">-&gt;</span><span class="n">scr_addr</span>		<span class="o">=</span> <span class="n">base</span> <span class="o">+</span> <span class="mh">0xc00</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">qs_port_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">qs_port_priv</span> <span class="o">*</span><span class="n">pp</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mmio_base</span> <span class="o">=</span> <span class="n">qs_mmio_base</span><span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">host</span><span class="p">);</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="n">mmio_base</span> <span class="o">+</span> <span class="p">(</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">port_no</span> <span class="o">*</span> <span class="mh">0x4000</span><span class="p">);</span>
	<span class="n">u64</span> <span class="n">addr</span><span class="p">;</span>

	<span class="n">pp</span> <span class="o">=</span> <span class="n">devm_kzalloc</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">pp</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pp</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="n">pp</span><span class="o">-&gt;</span><span class="n">pkt</span> <span class="o">=</span> <span class="n">dmam_alloc_coherent</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="n">QS_PKT_BYTES</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pp</span><span class="o">-&gt;</span><span class="n">pkt_dma</span><span class="p">,</span>
				      <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">pp</span><span class="o">-&gt;</span><span class="n">pkt</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="n">memset</span><span class="p">(</span><span class="n">pp</span><span class="o">-&gt;</span><span class="n">pkt</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">QS_PKT_BYTES</span><span class="p">);</span>
	<span class="n">ap</span><span class="o">-&gt;</span><span class="n">private_data</span> <span class="o">=</span> <span class="n">pp</span><span class="p">;</span>

	<span class="n">qs_enter_reg_mode</span><span class="p">(</span><span class="n">ap</span><span class="p">);</span>
	<span class="n">addr</span> <span class="o">=</span> <span class="p">(</span><span class="n">u64</span><span class="p">)</span><span class="n">pp</span><span class="o">-&gt;</span><span class="n">pkt_dma</span><span class="p">;</span>
	<span class="n">writel</span><span class="p">((</span><span class="n">u32</span><span class="p">)</span> <span class="n">addr</span><span class="p">,</span>        <span class="n">chan</span> <span class="o">+</span> <span class="n">QS_CCF_CPBA</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">((</span><span class="n">u32</span><span class="p">)(</span><span class="n">addr</span> <span class="o">&gt;&gt;</span> <span class="mi">32</span><span class="p">),</span> <span class="n">chan</span> <span class="o">+</span> <span class="n">QS_CCF_CPBA</span> <span class="o">+</span> <span class="mi">4</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">qs_host_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mmio_base</span> <span class="o">=</span> <span class="n">qs_mmio_base</span><span class="p">(</span><span class="n">host</span><span class="p">);</span>

	<span class="n">writeb</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">mmio_base</span> <span class="o">+</span> <span class="n">QS_HCT_CTRL</span><span class="p">);</span> <span class="cm">/* disable host interrupts */</span>
	<span class="n">writeb</span><span class="p">(</span><span class="n">QS_CNFG3_GSRST</span><span class="p">,</span> <span class="n">mmio_base</span> <span class="o">+</span> <span class="n">QS_HCF_CNFG3</span><span class="p">);</span> <span class="cm">/* global reset */</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">qs_host_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">chip_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mmio_base</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span><span class="p">[</span><span class="n">QS_MMIO_BAR</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">port_no</span><span class="p">;</span>

	<span class="n">writeb</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">mmio_base</span> <span class="o">+</span> <span class="n">QS_HCT_CTRL</span><span class="p">);</span> <span class="cm">/* disable host interrupts */</span>
	<span class="n">writeb</span><span class="p">(</span><span class="n">QS_CNFG3_GSRST</span><span class="p">,</span> <span class="n">mmio_base</span> <span class="o">+</span> <span class="n">QS_HCF_CNFG3</span><span class="p">);</span> <span class="cm">/* global reset */</span>

	<span class="cm">/* reset each channel in turn */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">port_no</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">port_no</span> <span class="o">&lt;</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">n_ports</span><span class="p">;</span> <span class="o">++</span><span class="n">port_no</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u8</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="n">mmio_base</span> <span class="o">+</span> <span class="p">(</span><span class="n">port_no</span> <span class="o">*</span> <span class="mh">0x4000</span><span class="p">);</span>
		<span class="n">writeb</span><span class="p">(</span><span class="n">QS_CTR1_RDEV</span><span class="o">|</span><span class="n">QS_CTR1_RCHN</span><span class="p">,</span> <span class="n">chan</span> <span class="o">+</span> <span class="n">QS_CCT_CTR1</span><span class="p">);</span>
		<span class="n">writeb</span><span class="p">(</span><span class="n">QS_CTR0_REG</span><span class="p">,</span> <span class="n">chan</span> <span class="o">+</span> <span class="n">QS_CCT_CTR0</span><span class="p">);</span>
		<span class="n">readb</span><span class="p">(</span><span class="n">chan</span> <span class="o">+</span> <span class="n">QS_CCT_CTR0</span><span class="p">);</span>        <span class="cm">/* flush */</span>
	<span class="p">}</span>
	<span class="n">writeb</span><span class="p">(</span><span class="n">QS_SERD3_PHY_ENA</span><span class="p">,</span> <span class="n">mmio_base</span> <span class="o">+</span> <span class="n">QS_HVS_SERD3</span><span class="p">);</span> <span class="cm">/* enable phy */</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">port_no</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">port_no</span> <span class="o">&lt;</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">n_ports</span><span class="p">;</span> <span class="o">++</span><span class="n">port_no</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u8</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="n">mmio_base</span> <span class="o">+</span> <span class="p">(</span><span class="n">port_no</span> <span class="o">*</span> <span class="mh">0x4000</span><span class="p">);</span>
		<span class="cm">/* set FIFO depths to same settings as Windows driver */</span>
		<span class="n">writew</span><span class="p">(</span><span class="mi">32</span><span class="p">,</span> <span class="n">chan</span> <span class="o">+</span> <span class="n">QS_CFC_HUFT</span><span class="p">);</span>
		<span class="n">writew</span><span class="p">(</span><span class="mi">32</span><span class="p">,</span> <span class="n">chan</span> <span class="o">+</span> <span class="n">QS_CFC_HDFT</span><span class="p">);</span>
		<span class="n">writew</span><span class="p">(</span><span class="mi">10</span><span class="p">,</span> <span class="n">chan</span> <span class="o">+</span> <span class="n">QS_CFC_DUFT</span><span class="p">);</span>
		<span class="n">writew</span><span class="p">(</span> <span class="mi">8</span><span class="p">,</span> <span class="n">chan</span> <span class="o">+</span> <span class="n">QS_CFC_DDFT</span><span class="p">);</span>
		<span class="cm">/* set CPB size in bytes, as a power of two */</span>
		<span class="n">writeb</span><span class="p">(</span><span class="n">QS_CPB_ORDER</span><span class="p">,</span>    <span class="n">chan</span> <span class="o">+</span> <span class="n">QS_CCF_CSEP</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">writeb</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">mmio_base</span> <span class="o">+</span> <span class="n">QS_HCT_CTRL</span><span class="p">);</span> <span class="cm">/* enable host interrupts */</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * The QStor understands 64-bit buses, and uses 64-bit fields</span>
<span class="cm"> * for DMA pointers regardless of bus width.  We just have to</span>
<span class="cm"> * make sure our DMA masks are set appropriately for whatever</span>
<span class="cm"> * bridge lies between us and the QStor, and then the DMA mapping</span>
<span class="cm"> * code will ensure we only ever &quot;see&quot; appropriate buffer addresses.</span>
<span class="cm"> * If we&#39;re 32-bit limited somewhere, then our 64-bit fields will</span>
<span class="cm"> * just end up with zeros in the upper 32-bits, without any special</span>
<span class="cm"> * logic required outside of this routine (below).</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">qs_set_dma_masks</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">mmio_base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">bus_info</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">mmio_base</span> <span class="o">+</span> <span class="n">QS_HID_HPHY</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">,</span> <span class="n">have_64bit_bus</span> <span class="o">=</span> <span class="p">(</span><span class="n">bus_info</span> <span class="o">&amp;</span> <span class="n">QS_HPHY_64BIT</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">have_64bit_bus</span> <span class="o">&amp;&amp;</span>
	    <span class="o">!</span><span class="n">pci_set_dma_mask</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">64</span><span class="p">)))</span> <span class="p">{</span>
		<span class="n">rc</span> <span class="o">=</span> <span class="n">pci_set_consistent_dma_mask</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">64</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">rc</span> <span class="o">=</span> <span class="n">pci_set_consistent_dma_mask</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">));</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
					<span class="s">&quot;64-bit DMA enable failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">rc</span> <span class="o">=</span> <span class="n">pci_set_dma_mask</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;32-bit DMA enable failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">rc</span> <span class="o">=</span> <span class="n">pci_set_consistent_dma_mask</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">DMA_BIT_MASK</span><span class="p">(</span><span class="mi">32</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
				<span class="s">&quot;32-bit consistent DMA enable failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">qs_ata_init_one</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span>
				<span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">ent</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">board_idx</span> <span class="o">=</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span> <span class="n">ent</span><span class="o">-&gt;</span><span class="n">driver_data</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">ata_port_info</span> <span class="o">*</span><span class="n">ppi</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="o">&amp;</span><span class="n">qs_port_info</span><span class="p">[</span><span class="n">board_idx</span><span class="p">],</span> <span class="nb">NULL</span> <span class="p">};</span>
	<span class="k">struct</span> <span class="n">ata_host</span> <span class="o">*</span><span class="n">host</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">rc</span><span class="p">,</span> <span class="n">port_no</span><span class="p">;</span>

	<span class="n">ata_print_version_once</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">DRV_VERSION</span><span class="p">);</span>

	<span class="cm">/* alloc host */</span>
	<span class="n">host</span> <span class="o">=</span> <span class="n">ata_host_alloc_pinfo</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">ppi</span><span class="p">,</span> <span class="n">QS_PORTS</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">host</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>

	<span class="cm">/* acquire resources and fill host */</span>
	<span class="n">rc</span> <span class="o">=</span> <span class="n">pcim_enable_device</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">pci_resource_flags</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">QS_MMIO_BAR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">IORESOURCE_MEM</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENODEV</span><span class="p">;</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">pcim_iomap_regions</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">QS_MMIO_BAR</span><span class="p">,</span> <span class="n">DRV_NAME</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>
	<span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span> <span class="o">=</span> <span class="n">pcim_iomap_table</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">qs_set_dma_masks</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span><span class="p">[</span><span class="n">QS_MMIO_BAR</span><span class="p">]);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">rc</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">port_no</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">port_no</span> <span class="o">&lt;</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">n_ports</span><span class="p">;</span> <span class="o">++</span><span class="n">port_no</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">ata_port</span> <span class="o">*</span><span class="n">ap</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">ports</span><span class="p">[</span><span class="n">port_no</span><span class="p">];</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">offset</span> <span class="o">=</span> <span class="n">port_no</span> <span class="o">*</span> <span class="mh">0x4000</span><span class="p">;</span>
		<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">chan</span> <span class="o">=</span> <span class="n">host</span><span class="o">-&gt;</span><span class="n">iomap</span><span class="p">[</span><span class="n">QS_MMIO_BAR</span><span class="p">]</span> <span class="o">+</span> <span class="n">offset</span><span class="p">;</span>

		<span class="n">qs_ata_setup_port</span><span class="p">(</span><span class="o">&amp;</span><span class="n">ap</span><span class="o">-&gt;</span><span class="n">ioaddr</span><span class="p">,</span> <span class="n">chan</span><span class="p">);</span>

		<span class="n">ata_port_pbar_desc</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">QS_MMIO_BAR</span><span class="p">,</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;mmio&quot;</span><span class="p">);</span>
		<span class="n">ata_port_pbar_desc</span><span class="p">(</span><span class="n">ap</span><span class="p">,</span> <span class="n">QS_MMIO_BAR</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="s">&quot;port&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* initialize adapter */</span>
	<span class="n">qs_host_init</span><span class="p">(</span><span class="n">host</span><span class="p">,</span> <span class="n">board_idx</span><span class="p">);</span>

	<span class="n">pci_set_master</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ata_host_activate</span><span class="p">(</span><span class="n">host</span><span class="p">,</span> <span class="n">pdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">qs_intr</span><span class="p">,</span> <span class="n">IRQF_SHARED</span><span class="p">,</span>
				 <span class="o">&amp;</span><span class="n">qs_ata_sht</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">qs_ata_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">pci_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qs_ata_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__exit</span> <span class="nf">qs_ata_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">qs_ata_pci_driver</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">MODULE_AUTHOR</span><span class="p">(</span><span class="s">&quot;Mark Lord&quot;</span><span class="p">);</span>
<span class="n">MODULE_DESCRIPTION</span><span class="p">(</span><span class="s">&quot;Pacific Digital Corporation QStor SATA low-level driver&quot;</span><span class="p">);</span>
<span class="n">MODULE_LICENSE</span><span class="p">(</span><span class="s">&quot;GPL&quot;</span><span class="p">);</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">qs_ata_pci_tbl</span><span class="p">);</span>
<span class="n">MODULE_VERSION</span><span class="p">(</span><span class="n">DRV_VERSION</span><span class="p">);</span>

<span class="n">module_init</span><span class="p">(</span><span class="n">qs_ata_init</span><span class="p">);</span>
<span class="n">module_exit</span><span class="p">(</span><span class="n">qs_ata_exit</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
