{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1391621578234 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "light EP2AGX125DF25C6ES " "Selected device EP2AGX125DF25C6ES for design \"light\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1391621578251 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1391621578335 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1391621578335 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:mypll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Arria II GX PLL " "Implemented PLL \"pll:mypll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Arria II GX PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:mypll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 8 5 0 0 " "Implementing clock multiplication of 8, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:mypll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/jbai/projects/New Folder/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "/home/jbai/projects/New Folder/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1391621578627 ""}  } { { "db/pll_altpll.v" "" { Text "/home/jbai/projects/New Folder/db/pll_altpll.v" 45 -1 0 } } { "" "" { Generic "/home/jbai/projects/New Folder/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1391621578627 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1391621578662 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX45DF25C6 " "Device EP2AGX45DF25C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1391621579245 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX65DF25C6 " "Device EP2AGX65DF25C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1391621579245 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX95DF25C6 " "Device EP2AGX95DF25C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1391621579245 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2AGX125DF25C6 " "Device EP2AGX125DF25C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1391621579245 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1391621579245 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ AA19 " "Pin ~ALTERA_nCEO~ is reserved at location AA19" {  } { { "/home/jbai/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jbai/altera/13.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/home/jbai/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/jbai/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jbai/projects/New Folder/" { { 0 { 0 ""} 0 240 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1391621579255 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1391621579255 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1391621579258 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "1 " "Following 1 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "clk clk(n) " "Pin \"clk\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"clk(n)\"" {  } { { "/home/jbai/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jbai/altera/13.1/quartus/linux64/pin_planner.ppl" { clk } } } { "/home/jbai/altera/13.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jbai/altera/13.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } { 0 "clk(n)" } } } } { "light.vhd" "" { Text "/home/jbai/projects/New Folder/light.vhd" 8 0 0 } } { "/home/jbai/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/jbai/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jbai/projects/New Folder/" { { 0 { 0 ""} 0 9 9662 10382 0} { 0 { 0 ""} 0 23 9662 10382 0}  }  } } { "/home/jbai/altera/13.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jbai/altera/13.1/quartus/linux64/pin_planner.ppl" { clk(n) } } } { "/home/jbai/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/jbai/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk(n) } "NODE_NAME" } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Quartus II" 0 -1 1391621580201 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1391621580201 ""}
{ "Info" "ISTA_SDC_FOUND" "light.sdc " "Reading SDC File: 'light.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1391621581111 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "light.sdc 42 foo port " "Ignored filter at light.sdc(42): foo could not be matched with a port" {  } { { "/home/jbai/projects/New Folder/light.sdc" "" { Text "/home/jbai/projects/New Folder/light.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1391621581113 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock light.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at light.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{foo\} -period 10000.000 \[get_ports \{foo\}\] " "create_clock -name \{foo\} -period 10000.000 \[get_ports \{foo\}\]" {  } { { "/home/jbai/projects/New Folder/light.sdc" "" { Text "/home/jbai/projects/New Folder/light.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1391621581114 ""}  } { { "/home/jbai/projects/New Folder/light.sdc" "" { Text "/home/jbai/projects/New Folder/light.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1391621581114 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{mypll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1391621581115 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1391621581115 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1391621581116 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "x1 " "Node: x1 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1391621581124 "|light|x1"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: mypll\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: mypll\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1391621581125 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1391621581125 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1391621581126 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1391621581127 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1391621581127 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1391621581127 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000          clk " "   8.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1391621581127 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   5.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "   5.000 mypll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1391621581127 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1391621581127 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN D11 (CLK12, DIFFCLK_4p)) " "Automatically promoted node clk~input (placed in PIN D11 (CLK12, DIFFCLK_4p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1391621581148 ""}  } { { "light.vhd" "" { Text "/home/jbai/projects/New Folder/light.vhd" 8 0 0 } } { "/home/jbai/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/jbai/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jbai/projects/New Folder/" { { 0 { 0 ""} 0 231 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1391621581148 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:mypll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:mypll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G15 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G15" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1391621581148 ""}  } { { "db/pll_altpll.v" "" { Text "/home/jbai/projects/New Folder/db/pll_altpll.v" 80 -1 0 } } { "/home/jbai/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" { Floorplan "/home/jbai/altera/13.1/quartus/linux64/TimingClosureFloorplan.fld" "" "" { pll:mypll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/jbai/projects/New Folder/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1391621581148 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1391621581824 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1391621581825 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1391621581825 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1391621581827 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1391621581828 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1391621581828 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1391621581828 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1391621581829 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1391621581852 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1391621581853 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1391621581853 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "pll:mypll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"pll:mypll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/pll_altpll.v" "" { Text "/home/jbai/projects/New Folder/db/pll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "/home/jbai/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.vhd" "" { Text "/home/jbai/projects/New Folder/pll.vhd" 140 0 0 } } { "light.vhd" "" { Text "/home/jbai/projects/New Folder/light.vhd" 54 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1391621581946 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:mypll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[0\] y1~output " "PLL \"pll:mypll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"y1~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "/home/jbai/projects/New Folder/db/pll_altpll.v" 45 -1 0 } } { "altpll.tdf" "" { Text "/home/jbai/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll.vhd" "" { Text "/home/jbai/projects/New Folder/pll.vhd" 140 0 0 } } { "light.vhd" "" { Text "/home/jbai/projects/New Folder/light.vhd" 54 0 0 } } { "light.vhd" "" { Text "/home/jbai/projects/New Folder/light.vhd" 10 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1391621581946 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1391621581959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1391621587075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1391621587459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1391621587478 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1391621590666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1391621590666 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1391621591340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X60_Y62 X71_Y74 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X60_Y62 to location X71_Y74" {  } { { "loc" "" { Generic "/home/jbai/projects/New Folder/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X60_Y62 to location X71_Y74"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X60_Y62 to location X71_Y74"} 60 62 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1391621597579 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1391621597579 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1391621599486 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.37 " "Total time spent on timing analysis during the Fitter is 0.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1391621601123 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1391621601206 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1391621602847 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1391621602891 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1391621604021 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1391621604728 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jbai/projects/New Folder/output_files/light.fit.smsg " "Generated suppressed messages file /home/jbai/projects/New Folder/output_files/light.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1391621605882 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1346 " "Peak virtual memory: 1346 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1391621606463 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  5 18:33:26 2014 " "Processing ended: Wed Feb  5 18:33:26 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1391621606463 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1391621606463 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1391621606463 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1391621606463 ""}
