module comp
(
input alufn[2],
input z,
input v,
input n,

output compared[8]
)

{   sig comp;
	always
	{
	case(alufn)
	{
	  b01: comp=z;
	  b10: comp=n^v;
	  b11: comp=z|(n^v);

	  default: comp=0;
	}

	compared[7:1]=7b0;
	compared[0]=comp;

	}
}