@[TOC](UART verilog)
UART is the Asyn serial communication;
It needs the start and end bit to do bit synch;
UART : tx and rx;
UART transmit or receive based on frame.
frame = start + data + check + end;
Baud : both achieve a agreement;

Ref: https://xiaoairen.run/%E5%9F%BA%E4%BA%8Everilog%E5%AE%9E%E7%8E%B0uart/
