Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Wed Nov  6 18:07:54 2024
| Host         : laptop running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RSA_soc_wrapper_timing_summary_routed.rpt -pb RSA_soc_wrapper_timing_summary_routed.pb -rpx RSA_soc_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rsa_soc_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.510        0.000                      0                35537        0.031        0.000                      0                35537        3.750        0.000                       0                 12246  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.510        0.000                      0                34995        0.031        0.000                      0                34995        3.750        0.000                       0                 12246  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.023        0.000                      0                  542        1.969        0.000                      0                  542  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.510ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.510ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[139]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.225ns  (logic 5.547ns (60.130%)  route 3.678ns (39.870%))
  Logic Levels:           36  (CARRY4=33 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.632     2.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X50Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.518     3.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4/Q
                         net (fo=127, routed)         1.708     5.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4_n_0
    SLICE_X50Y39         LUT5 (Prop_lut5_I3_O)        0.124     5.276 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     5.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[3]_i_9_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[3]_i_2_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[7]_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[11]_i_2_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[15]_i_2_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[19]_i_2_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.394    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[23]_i_2_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[27]_i_2_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[31]_i_2_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[35]_i_2_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.862 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[39]_i_2_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.980    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[43]_i_2_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.097 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.097    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[47]_i_2_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.214    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[51]_i_2_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[55]_i_2_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[59]_i_2_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.565 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[63]_i_2_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.682 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.682    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[67]_i_2_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.799 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[71]_i_2_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.916 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.916    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[75]_i_2_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[79]_i_2_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[83]_i_2_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.267 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.267    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[87]_i_2_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.384    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[91]_i_2_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.501 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.501    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[95]_i_2_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.618 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.618    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[99]_i_2_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.735 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.735    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[103]_i_2_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[107]_i_2_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.969 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[111]_i_2_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.086 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[115]_i_2_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.203 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.203    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[119]_i_2_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.320 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[123]_i_2_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[127]_i_2_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.691 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[256]_i_5/CO[0]
                         net (fo=258, routed)         1.268    10.959    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[256]_i_5_n_3
    SLICE_X52Y55         LUT6 (Prop_lut6_I3_O)        0.367    11.326 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[139]_i_4/O
                         net (fo=1, routed)           0.701    12.027    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[139]_i_4_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I4_O)        0.124    12.151 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[139]_i_1/O
                         net (fo=1, routed)           0.000    12.151    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[139]_i_1_n_0
    SLICE_X47Y54         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[139]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.478    12.657    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X47Y54         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[139]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X47Y54         FDRE (Setup_fdre_C_D)        0.029    12.661    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[139]
  -------------------------------------------------------------------
                         required time                         12.661    
                         arrival time                         -12.151    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[134]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.218ns  (logic 5.547ns (60.173%)  route 3.671ns (39.827%))
  Logic Levels:           36  (CARRY4=33 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.632     2.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X50Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.518     3.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4/Q
                         net (fo=127, routed)         1.708     5.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4_n_0
    SLICE_X50Y39         LUT5 (Prop_lut5_I3_O)        0.124     5.276 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     5.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[3]_i_9_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[3]_i_2_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[7]_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[11]_i_2_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[15]_i_2_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[19]_i_2_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.394    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[23]_i_2_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[27]_i_2_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[31]_i_2_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[35]_i_2_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.862 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[39]_i_2_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.980    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[43]_i_2_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.097 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.097    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[47]_i_2_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.214    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[51]_i_2_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[55]_i_2_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[59]_i_2_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.565 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[63]_i_2_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.682 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.682    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[67]_i_2_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.799 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[71]_i_2_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.916 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.916    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[75]_i_2_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[79]_i_2_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[83]_i_2_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.267 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.267    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[87]_i_2_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.384    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[91]_i_2_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.501 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.501    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[95]_i_2_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.618 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.618    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[99]_i_2_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.735 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.735    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[103]_i_2_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[107]_i_2_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.969 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[111]_i_2_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.086 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[115]_i_2_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.203 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.203    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[119]_i_2_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.320 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[123]_i_2_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[127]_i_2_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.691 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[256]_i_5/CO[0]
                         net (fo=258, routed)         1.419    11.110    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[256]_i_5_n_3
    SLICE_X47Y52         LUT6 (Prop_lut6_I3_O)        0.367    11.477 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[134]_i_2/O
                         net (fo=1, routed)           0.544    12.020    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[134]_i_2_n_0
    SLICE_X47Y51         LUT6 (Prop_lut6_I4_O)        0.124    12.144 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[134]_i_1/O
                         net (fo=1, routed)           0.000    12.144    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[134]_i_1_n_0
    SLICE_X47Y51         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[134]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.479    12.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X47Y51         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[134]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X47Y51         FDRE (Setup_fdre_C_D)        0.029    12.662    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[134]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                         -12.144    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[138]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.216ns  (logic 5.547ns (60.191%)  route 3.669ns (39.809%))
  Logic Levels:           36  (CARRY4=33 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.632     2.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X50Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.518     3.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4/Q
                         net (fo=127, routed)         1.708     5.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4_n_0
    SLICE_X50Y39         LUT5 (Prop_lut5_I3_O)        0.124     5.276 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     5.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[3]_i_9_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[3]_i_2_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[7]_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[11]_i_2_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[15]_i_2_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[19]_i_2_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.394    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[23]_i_2_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[27]_i_2_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[31]_i_2_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[35]_i_2_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.862 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[39]_i_2_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.980    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[43]_i_2_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.097 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.097    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[47]_i_2_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.214    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[51]_i_2_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[55]_i_2_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[59]_i_2_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.565 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[63]_i_2_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.682 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.682    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[67]_i_2_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.799 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[71]_i_2_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.916 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.916    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[75]_i_2_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[79]_i_2_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[83]_i_2_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.267 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.267    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[87]_i_2_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.384    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[91]_i_2_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.501 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.501    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[95]_i_2_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.618 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.618    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[99]_i_2_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.735 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.735    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[103]_i_2_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[107]_i_2_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.969 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[111]_i_2_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.086 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[115]_i_2_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.203 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.203    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[119]_i_2_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.320 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[123]_i_2_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[127]_i_2_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.691 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[256]_i_5/CO[0]
                         net (fo=258, routed)         1.393    11.083    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[256]_i_5_n_3
    SLICE_X46Y54         LUT6 (Prop_lut6_I3_O)        0.367    11.450 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[138]_i_2/O
                         net (fo=1, routed)           0.567    12.018    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[138]_i_2_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I4_O)        0.124    12.142 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[138]_i_1/O
                         net (fo=1, routed)           0.000    12.142    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[138]_i_1_n_0
    SLICE_X46Y54         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[138]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.478    12.657    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X46Y54         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[138]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X46Y54         FDRE (Setup_fdre_C_D)        0.081    12.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[138]
  -------------------------------------------------------------------
                         required time                         12.713    
                         arrival time                         -12.142    
  -------------------------------------------------------------------
                         slack                                  0.571    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[136]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.196ns  (logic 5.547ns (60.319%)  route 3.649ns (39.681%))
  Logic Levels:           36  (CARRY4=33 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.632     2.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X50Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.518     3.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4/Q
                         net (fo=127, routed)         1.708     5.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4_n_0
    SLICE_X50Y39         LUT5 (Prop_lut5_I3_O)        0.124     5.276 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     5.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[3]_i_9_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[3]_i_2_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[7]_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[11]_i_2_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[15]_i_2_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[19]_i_2_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.394    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[23]_i_2_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[27]_i_2_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[31]_i_2_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[35]_i_2_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.862 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[39]_i_2_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.980    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[43]_i_2_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.097 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.097    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[47]_i_2_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.214    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[51]_i_2_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[55]_i_2_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[59]_i_2_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.565 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[63]_i_2_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.682 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.682    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[67]_i_2_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.799 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[71]_i_2_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.916 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.916    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[75]_i_2_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[79]_i_2_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[83]_i_2_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.267 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.267    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[87]_i_2_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.384    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[91]_i_2_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.501 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.501    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[95]_i_2_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.618 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.618    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[99]_i_2_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.735 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.735    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[103]_i_2_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[107]_i_2_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.969 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[111]_i_2_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.086 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[115]_i_2_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.203 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.203    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[119]_i_2_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.320 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[123]_i_2_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[127]_i_2_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.691 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[256]_i_5/CO[0]
                         net (fo=258, routed)         1.447    11.138    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[256]_i_5_n_3
    SLICE_X46Y53         LUT6 (Prop_lut6_I3_O)        0.367    11.505 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[136]_i_2/O
                         net (fo=1, routed)           0.493    11.998    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[136]_i_2_n_0
    SLICE_X46Y53         LUT6 (Prop_lut6_I4_O)        0.124    12.122 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[136]_i_1/O
                         net (fo=1, routed)           0.000    12.122    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[136]_i_1_n_0
    SLICE_X46Y53         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[136]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.478    12.657    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X46Y53         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[136]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X46Y53         FDRE (Setup_fdre_C_D)        0.081    12.713    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[136]
  -------------------------------------------------------------------
                         required time                         12.713    
                         arrival time                         -12.122    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[130]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.188ns  (logic 5.547ns (60.373%)  route 3.641ns (39.627%))
  Logic Levels:           36  (CARRY4=33 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.632     2.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X50Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.518     3.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4/Q
                         net (fo=127, routed)         1.708     5.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4_n_0
    SLICE_X50Y39         LUT5 (Prop_lut5_I3_O)        0.124     5.276 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     5.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[3]_i_9_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[3]_i_2_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[7]_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[11]_i_2_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[15]_i_2_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[19]_i_2_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.394    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[23]_i_2_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[27]_i_2_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[31]_i_2_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[35]_i_2_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.862 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[39]_i_2_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.980    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[43]_i_2_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.097 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.097    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[47]_i_2_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.214    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[51]_i_2_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[55]_i_2_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[59]_i_2_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.565 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[63]_i_2_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.682 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.682    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[67]_i_2_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.799 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[71]_i_2_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.916 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.916    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[75]_i_2_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[79]_i_2_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[83]_i_2_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.267 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.267    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[87]_i_2_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.384    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[91]_i_2_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.501 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.501    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[95]_i_2_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.618 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.618    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[99]_i_2_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.735 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.735    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[103]_i_2_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[107]_i_2_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.969 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[111]_i_2_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.086 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[115]_i_2_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.203 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.203    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[119]_i_2_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.320 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[123]_i_2_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[127]_i_2_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.691 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[256]_i_5/CO[0]
                         net (fo=258, routed)         1.436    11.127    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[256]_i_5_n_3
    SLICE_X46Y52         LUT6 (Prop_lut6_I3_O)        0.367    11.494 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[130]_i_2/O
                         net (fo=1, routed)           0.496    11.990    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[130]_i_2_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I4_O)        0.124    12.114 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[130]_i_1/O
                         net (fo=1, routed)           0.000    12.114    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[130]_i_1_n_0
    SLICE_X46Y52         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[130]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.479    12.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X46Y52         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[130]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X46Y52         FDRE (Setup_fdre_C_D)        0.077    12.710    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[130]
  -------------------------------------------------------------------
                         required time                         12.710    
                         arrival time                         -12.114    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.605ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 5.547ns (60.738%)  route 3.586ns (39.262%))
  Logic Levels:           36  (CARRY4=33 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.632     2.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X50Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.518     3.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4/Q
                         net (fo=127, routed)         1.708     5.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4_n_0
    SLICE_X50Y39         LUT5 (Prop_lut5_I3_O)        0.124     5.276 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     5.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[3]_i_9_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[3]_i_2_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[7]_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[11]_i_2_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[15]_i_2_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[19]_i_2_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.394    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[23]_i_2_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[27]_i_2_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[31]_i_2_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[35]_i_2_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.862 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[39]_i_2_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.980    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[43]_i_2_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.097 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.097    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[47]_i_2_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.214    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[51]_i_2_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[55]_i_2_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[59]_i_2_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.565 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[63]_i_2_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.682 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.682    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[67]_i_2_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.799 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[71]_i_2_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.916 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.916    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[75]_i_2_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[79]_i_2_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[83]_i_2_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.267 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.267    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[87]_i_2_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.384    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[91]_i_2_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.501 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.501    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[95]_i_2_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.618 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.618    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[99]_i_2_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.735 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.735    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[103]_i_2_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[107]_i_2_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.969 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[111]_i_2_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.086 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[115]_i_2_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.203 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.203    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[119]_i_2_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.320 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[123]_i_2_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[127]_i_2_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.691 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[256]_i_5/CO[0]
                         net (fo=258, routed)         1.426    11.117    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[256]_i_5_n_3
    SLICE_X46Y52         LUT6 (Prop_lut6_I3_O)        0.367    11.484 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[129]_i_2/O
                         net (fo=1, routed)           0.451    11.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[129]_i_2_n_0
    SLICE_X45Y52         LUT6 (Prop_lut6_I4_O)        0.124    12.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[129]_i_1/O
                         net (fo=1, routed)           0.000    12.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[129]_i_1_n_0
    SLICE_X45Y52         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.479    12.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X45Y52         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[129]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X45Y52         FDRE (Setup_fdre_C_D)        0.031    12.664    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[129]
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                         -12.059    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[162]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.102ns  (logic 5.547ns (60.941%)  route 3.555ns (39.059%))
  Logic Levels:           36  (CARRY4=33 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.632     2.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X50Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.518     3.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4/Q
                         net (fo=127, routed)         1.708     5.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4_n_0
    SLICE_X50Y39         LUT5 (Prop_lut5_I3_O)        0.124     5.276 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     5.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[3]_i_9_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[3]_i_2_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[7]_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[11]_i_2_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[15]_i_2_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[19]_i_2_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.394    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[23]_i_2_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[27]_i_2_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[31]_i_2_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[35]_i_2_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.862 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[39]_i_2_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.980    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[43]_i_2_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.097 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.097    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[47]_i_2_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.214    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[51]_i_2_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[55]_i_2_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[59]_i_2_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.565 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[63]_i_2_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.682 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.682    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[67]_i_2_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.799 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[71]_i_2_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.916 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.916    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[75]_i_2_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[79]_i_2_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[83]_i_2_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.267 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.267    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[87]_i_2_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.384    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[91]_i_2_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.501 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.501    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[95]_i_2_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.618 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.618    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[99]_i_2_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.735 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.735    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[103]_i_2_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[107]_i_2_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.969 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[111]_i_2_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.086 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[115]_i_2_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.203 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.203    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[119]_i_2_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.320 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[123]_i_2_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[127]_i_2_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.691 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[256]_i_5/CO[0]
                         net (fo=258, routed)         1.253    10.944    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[256]_i_5_n_3
    SLICE_X52Y60         LUT6 (Prop_lut6_I3_O)        0.367    11.311 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[162]_i_2/O
                         net (fo=1, routed)           0.593    11.904    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[162]_i_2_n_0
    SLICE_X45Y60         LUT6 (Prop_lut6_I4_O)        0.124    12.028 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[162]_i_1/O
                         net (fo=1, routed)           0.000    12.028    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[162]_i_1_n_0
    SLICE_X45Y60         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[162]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.476    12.655    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X45Y60         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[162]/C
                         clock pessimism              0.129    12.784    
                         clock uncertainty           -0.154    12.630    
    SLICE_X45Y60         FDRE (Setup_fdre_C_D)        0.031    12.661    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[162]
  -------------------------------------------------------------------
                         required time                         12.661    
                         arrival time                         -12.028    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.640ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[135]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.097ns  (logic 5.547ns (60.973%)  route 3.550ns (39.027%))
  Logic Levels:           36  (CARRY4=33 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.632     2.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X50Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.518     3.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4/Q
                         net (fo=127, routed)         1.708     5.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4_n_0
    SLICE_X50Y39         LUT5 (Prop_lut5_I3_O)        0.124     5.276 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     5.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[3]_i_9_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[3]_i_2_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[7]_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[11]_i_2_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[15]_i_2_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[19]_i_2_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.394    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[23]_i_2_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[27]_i_2_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[31]_i_2_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[35]_i_2_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.862 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[39]_i_2_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.980    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[43]_i_2_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.097 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.097    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[47]_i_2_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.214    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[51]_i_2_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[55]_i_2_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[59]_i_2_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.565 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[63]_i_2_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.682 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.682    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[67]_i_2_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.799 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[71]_i_2_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.916 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.916    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[75]_i_2_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[79]_i_2_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[83]_i_2_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.267 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.267    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[87]_i_2_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.384    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[91]_i_2_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.501 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.501    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[95]_i_2_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.618 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.618    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[99]_i_2_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.735 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.735    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[103]_i_2_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[107]_i_2_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.969 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[111]_i_2_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.086 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[115]_i_2_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.203 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.203    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[119]_i_2_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.320 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[123]_i_2_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[127]_i_2_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.691 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[256]_i_5/CO[0]
                         net (fo=258, routed)         1.375    11.066    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[256]_i_5_n_3
    SLICE_X47Y53         LUT6 (Prop_lut6_I3_O)        0.367    11.433 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[135]_i_4/O
                         net (fo=1, routed)           0.467    11.899    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[135]_i_4_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I4_O)        0.124    12.023 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[135]_i_1/O
                         net (fo=1, routed)           0.000    12.023    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[135]_i_1_n_0
    SLICE_X47Y52         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[135]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.479    12.658    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X47Y52         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[135]/C
                         clock pessimism              0.129    12.787    
                         clock uncertainty           -0.154    12.633    
    SLICE_X47Y52         FDRE (Setup_fdre_C_D)        0.031    12.664    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[135]
  -------------------------------------------------------------------
                         required time                         12.664    
                         arrival time                         -12.023    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[142]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.090ns  (logic 5.547ns (61.025%)  route 3.543ns (38.975%))
  Logic Levels:           36  (CARRY4=33 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.632     2.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X50Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.518     3.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4/Q
                         net (fo=127, routed)         1.708     5.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4_n_0
    SLICE_X50Y39         LUT5 (Prop_lut5_I3_O)        0.124     5.276 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     5.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[3]_i_9_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[3]_i_2_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[7]_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[11]_i_2_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[15]_i_2_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[19]_i_2_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.394    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[23]_i_2_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[27]_i_2_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[31]_i_2_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[35]_i_2_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.862 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[39]_i_2_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.980    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[43]_i_2_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.097 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.097    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[47]_i_2_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.214    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[51]_i_2_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[55]_i_2_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[59]_i_2_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.565 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[63]_i_2_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.682 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.682    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[67]_i_2_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.799 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[71]_i_2_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.916 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.916    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[75]_i_2_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[79]_i_2_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[83]_i_2_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.267 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.267    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[87]_i_2_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.384    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[91]_i_2_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.501 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.501    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[95]_i_2_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.618 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.618    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[99]_i_2_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.735 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.735    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[103]_i_2_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[107]_i_2_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.969 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[111]_i_2_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.086 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[115]_i_2_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.203 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.203    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[119]_i_2_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.320 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[123]_i_2_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[127]_i_2_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.691 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[256]_i_5/CO[0]
                         net (fo=258, routed)         1.291    10.982    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[256]_i_5_n_3
    SLICE_X47Y55         LUT6 (Prop_lut6_I3_O)        0.367    11.349 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[142]_i_2/O
                         net (fo=1, routed)           0.543    11.892    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[142]_i_2_n_0
    SLICE_X47Y54         LUT6 (Prop_lut6_I4_O)        0.124    12.016 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[142]_i_1/O
                         net (fo=1, routed)           0.000    12.016    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[142]_i_1_n_0
    SLICE_X47Y54         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[142]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.478    12.657    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X47Y54         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[142]/C
                         clock pessimism              0.129    12.786    
                         clock uncertainty           -0.154    12.632    
    SLICE_X47Y54         FDRE (Setup_fdre_C_D)        0.031    12.663    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[142]
  -------------------------------------------------------------------
                         required time                         12.663    
                         arrival time                         -12.016    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.651ns  (required time - arrival time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 5.547ns (60.734%)  route 3.586ns (39.266%))
  Logic Levels:           36  (CARRY4=33 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    2.926ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.632     2.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X50Y65         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.518     3.444 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4/Q
                         net (fo=127, routed)         1.708     5.152    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/alu_sub_mode_reg_rep__4_n_0
    SLICE_X50Y39         LUT5 (Prop_lut5_I3_O)        0.124     5.276 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[3]_i_9/O
                         net (fo=1, routed)           0.000     5.276    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[3]_i_9_n_0
    SLICE_X50Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.809 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.809    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[3]_i_2_n_0
    SLICE_X50Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.926 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.926    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[7]_i_2_n_0
    SLICE_X50Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.043 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.043    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[11]_i_2_n_0
    SLICE_X50Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.160 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.160    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[15]_i_2_n_0
    SLICE_X50Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.277 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.277    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[19]_i_2_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.394 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.394    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[23]_i_2_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.511 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.511    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[27]_i_2_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.628 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.628    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[31]_i_2_n_0
    SLICE_X50Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.745 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.745    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[35]_i_2_n_0
    SLICE_X50Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.862 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.862    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[39]_i_2_n_0
    SLICE_X50Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.979 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.001     6.980    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[43]_i_2_n_0
    SLICE_X50Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.097 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.097    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[47]_i_2_n_0
    SLICE_X50Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.214 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.214    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[51]_i_2_n_0
    SLICE_X50Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.331 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.331    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[55]_i_2_n_0
    SLICE_X50Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.448 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.448    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[59]_i_2_n_0
    SLICE_X50Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.565 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[63]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.565    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[63]_i_2_n_0
    SLICE_X50Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.682 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[67]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.682    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[67]_i_2_n_0
    SLICE_X50Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.799 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[71]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.799    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[71]_i_2_n_0
    SLICE_X50Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.916 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[75]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.916    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[75]_i_2_n_0
    SLICE_X50Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.033 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[79]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.033    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[79]_i_2_n_0
    SLICE_X50Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.150 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[83]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.150    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[83]_i_2_n_0
    SLICE_X50Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.267 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[87]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.267    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[87]_i_2_n_0
    SLICE_X50Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.384 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[91]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.384    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[91]_i_2_n_0
    SLICE_X50Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.501 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[95]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.501    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[95]_i_2_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.618 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[99]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.618    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[99]_i_2_n_0
    SLICE_X50Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.735 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[103]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.735    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[103]_i_2_n_0
    SLICE_X50Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.852 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[107]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.852    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[107]_i_2_n_0
    SLICE_X50Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.969 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[111]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.969    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[111]_i_2_n_0
    SLICE_X50Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.086 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[115]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[115]_i_2_n_0
    SLICE_X50Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.203 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[119]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.203    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[119]_i_2_n_0
    SLICE_X50Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.320 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[123]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.320    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[123]_i_2_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.437 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[127]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.437    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[127]_i_2_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     9.691 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[256]_i_5/CO[0]
                         net (fo=258, routed)         1.250    10.941    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[256]_i_5_n_3
    SLICE_X52Y60         LUT6 (Prop_lut6_I3_O)        0.367    11.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[159]_i_4/O
                         net (fo=1, routed)           0.627    11.935    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[159]_i_4_n_0
    SLICE_X46Y59         LUT6 (Prop_lut6_I4_O)        0.124    12.059 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[159]_i_1/O
                         net (fo=1, routed)           0.000    12.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg[159]_i_1_n_0
    SLICE_X46Y59         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.476    12.655    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X46Y59         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[159]/C
                         clock pessimism              0.129    12.784    
                         clock uncertainty           -0.154    12.630    
    SLICE_X46Y59         FDRE (Setup_fdre_C_D)        0.081    12.711    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/U_reg_reg[159]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                         -12.059    
  -------------------------------------------------------------------
                         slack                                  0.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1040]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.387%)  route 0.226ns (61.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.548     0.884    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X53Y21         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y21         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_reg[15]/Q
                         net (fo=2, routed)           0.226     1.251    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/D[16]
    SLICE_X49Y23         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1040]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.814     1.180    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/aclk
    SLICE_X49Y23         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1040]/C
                         clock pessimism             -0.035     1.145    
    SLICE_X49Y23         FDRE (Hold_fdre_C_D)         0.075     1.220    rsa_soc_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer_reg[1040]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1076]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.148ns (46.913%)  route 0.167ns (53.087%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.549     0.885    rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/m_axi_mm2s_aclk
    SLICE_X50Y29         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y29         FDRE (Prop_fdre_C_Q)         0.148     1.033 r  rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[15]/Q
                         net (fo=2, routed)           0.167     1.200    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1144]_0[20]
    SLICE_X49Y29         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1076]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.818     1.184    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X49Y29         FDRE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1076]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X49Y29         FDRE (Hold_fdre_C_D)         0.019     1.168    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1076]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/r_r_square_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mon_pro_B_reg[224]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.226ns (58.247%)  route 0.162ns (41.753%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.584     0.920    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X57Y49         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/r_r_square_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y49         FDRE (Prop_fdre_C_Q)         0.128     1.048 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/r_r_square_reg[224]/Q
                         net (fo=1, routed)           0.162     1.210    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/r_r_square_reg_n_0_[224]
    SLICE_X56Y50         LUT4 (Prop_lut4_I0_O)        0.098     1.308 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mon_pro_B[224]_i_1/O
                         net (fo=1, routed)           0.000     1.308    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mon_pro_B[224]
    SLICE_X56Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mon_pro_B_reg[224]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.848     1.214    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X56Y50         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mon_pro_B_reg[224]/C
                         clock pessimism             -0.030     1.184    
    SLICE_X56Y50         FDRE (Hold_fdre_C_D)         0.091     1.275    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mon_pro_B_reg[224]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.587     0.923    rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X27Y35         FDRE                                         r  rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         FDRE (Prop_fdre_C_Q)         0.141     1.064 r  rsa_soc_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][12]/Q
                         net (fo=1, routed)           0.056     1.119    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIA0
    SLICE_X26Y35         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.854     1.220    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X26Y35         RAMD32                                       r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.284     0.936    
    SLICE_X26Y35         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.083    rsa_soc_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.578     0.914    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/s_sc_aclk
    SLICE_X27Y25         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y25         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/inst_upsizer_target_pipeline/gen_pipe[1].pipe_reg[1][0]/Q
                         net (fo=1, routed)           0.056     1.110    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/DIA0
    SLICE_X26Y25         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.843     1.209    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X26Y25         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X26Y25         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.074    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.110    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.589     0.925    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X31Y41         FDRE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     1.066 r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][0][userdata][7]/Q
                         net (fo=1, routed)           0.056     1.121    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/DIA0
    SLICE_X30Y41         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.857     1.223    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X30Y41         RAMD32                                       r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.285     0.938    
    SLICE_X30Y41         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.085    rsa_soc_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mon_pro_key_n_reg[105]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/r_N_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.182%)  route 0.219ns (60.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.554     0.890    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X44Y61         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mon_pro_key_n_reg[105]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y61         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mon_pro_key_n_reg[105]/Q
                         net (fo=1, routed)           0.219     1.249    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/r_N_reg[255]_0[105]
    SLICE_X50Y60         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/r_N_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.818     1.184    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X50Y60         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/r_N_reg[105]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X50Y60         FDRE (Hold_fdre_C_D)         0.063     1.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/r_N_reg[105]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[31][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/r_r_square_reg[229]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.254%)  route 0.190ns (59.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.559     0.895    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/clk
    SLICE_X53Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[31][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDRE (Prop_fdre_C_Q)         0.128     1.023 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_regio/slv_reg_reg[31][5]/Q
                         net (fo=2, routed)           0.190     1.212    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/r_r_square_reg[255]_0[229]
    SLICE_X44Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/r_r_square_reg[229]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.830     1.196    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X44Y48         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/r_r_square_reg[229]/C
                         clock pessimism             -0.035     1.161    
    SLICE_X44Y48         FDRE (Hold_fdre_C_D)         0.013     1.174    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/r_r_square_reg[229]
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.212    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mon_pro_key_n_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/r_N_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.904%)  route 0.231ns (62.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.562     0.898    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X40Y45         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mon_pro_key_n_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mon_pro_key_n_reg[6]/Q
                         net (fo=1, routed)           0.231     1.269    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/r_N_reg[255]_0[6]
    SLICE_X51Y45         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/r_N_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.825     1.191    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X51Y45         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/r_N_reg[6]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X51Y45         FDRE (Hold_fdre_C_D)         0.075     1.231    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/r_N_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mon_pro_key_n_reg[113]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/r_N_reg[113]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.038%)  route 0.220ns (60.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.550     0.886    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/clk
    SLICE_X44Y67         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mon_pro_key_n_reg[113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/mon_pro_key_n_reg[113]/Q
                         net (fo=1, routed)           0.220     1.247    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/r_N_reg[255]_0[113]
    SLICE_X50Y67         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/r_N_reg[113]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.812     1.178    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/clk
    SLICE_X50Y67         FDRE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/r_N_reg[113]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X50Y67         FDRE (Hold_fdre_C_D)         0.063     1.206    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/r_N_reg[113]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  0.041    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y7     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y7     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y4     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X4Y4     rsa_soc_i/rsa/rsa_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X67Y16    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X69Y35    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_asr_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X68Y32    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X69Y35    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X69Y35    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y35    rsa_soc_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.023ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.969ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.023ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.329ns  (logic 0.580ns (7.914%)  route 6.749ns (92.086%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.514     4.915    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X42Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.039 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4747, routed)        5.235    10.274    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X87Y42         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.562    12.741    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X87Y42         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[1]_rep__1/C
                         clock pessimism              0.115    12.856    
                         clock uncertainty           -0.154    12.702    
    SLICE_X87Y42         FDCE (Recov_fdce_C_CLR)     -0.405    12.297    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         12.297    
                         arrival time                         -10.274    
  -------------------------------------------------------------------
                         slack                                  2.023    

Slack (MET) :             2.109ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.329ns  (logic 0.580ns (7.914%)  route 6.749ns (92.086%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.514     4.915    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X42Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.039 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4747, routed)        5.235    10.274    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X86Y42         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.562    12.741    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X86Y42         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[1]/C
                         clock pessimism              0.115    12.856    
                         clock uncertainty           -0.154    12.702    
    SLICE_X86Y42         FDCE (Recov_fdce_C_CLR)     -0.319    12.383    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         12.383    
                         arrival time                         -10.274    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.109ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[1]_rep/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.329ns  (logic 0.580ns (7.914%)  route 6.749ns (92.086%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.514     4.915    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X42Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.039 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4747, routed)        5.235    10.274    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X86Y42         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.562    12.741    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X86Y42         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[1]_rep/C
                         clock pessimism              0.115    12.856    
                         clock uncertainty           -0.154    12.702    
    SLICE_X86Y42         FDCE (Recov_fdce_C_CLR)     -0.319    12.383    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         12.383    
                         arrival time                         -10.274    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.109ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.329ns  (logic 0.580ns (7.914%)  route 6.749ns (92.086%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.514     4.915    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X42Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.039 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4747, routed)        5.235    10.274    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X86Y42         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.562    12.741    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X86Y42         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[1]_rep__0/C
                         clock pessimism              0.115    12.856    
                         clock uncertainty           -0.154    12.702    
    SLICE_X86Y42         FDCE (Recov_fdce_C_CLR)     -0.319    12.383    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_slot_valid_r_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         12.383    
                         arrival time                         -10.274    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.176ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.175ns  (logic 0.580ns (8.084%)  route 6.595ns (91.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.514     4.915    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X42Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.039 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4747, routed)        5.081    10.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X83Y42         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.561    12.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X83Y42         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[2]/C
                         clock pessimism              0.115    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X83Y42         FDCE (Recov_fdce_C_CLR)     -0.405    12.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[2]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                  2.176    

Slack (MET) :             2.176ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[34]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.175ns  (logic 0.580ns (8.084%)  route 6.595ns (91.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.514     4.915    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X42Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.039 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4747, routed)        5.081    10.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X83Y42         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.561    12.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X83Y42         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[34]/C
                         clock pessimism              0.115    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X83Y42         FDCE (Recov_fdce_C_CLR)     -0.405    12.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[34]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                  2.176    

Slack (MET) :             2.176ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.175ns  (logic 0.580ns (8.084%)  route 6.595ns (91.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.514     4.915    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X42Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.039 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4747, routed)        5.081    10.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X83Y42         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.561    12.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X83Y42         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[3]/C
                         clock pessimism              0.115    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X83Y42         FDCE (Recov_fdce_C_CLR)     -0.405    12.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[3]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                  2.176    

Slack (MET) :             2.176ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.175ns  (logic 0.580ns (8.084%)  route 6.595ns (91.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.514     4.915    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X42Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.039 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4747, routed)        5.081    10.120    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X83Y42         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.561    12.740    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X83Y42         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[4]/C
                         clock pessimism              0.115    12.855    
                         clock uncertainty           -0.154    12.701    
    SLICE_X83Y42         FDCE (Recov_fdce_C_CLR)     -0.405    12.296    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[4]
  -------------------------------------------------------------------
                         required time                         12.296    
                         arrival time                         -10.120    
  -------------------------------------------------------------------
                         slack                                  2.176    

Slack (MET) :             2.188ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.164ns  (logic 0.580ns (8.096%)  route 6.584ns (91.904%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.514     4.915    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X42Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.039 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4747, routed)        5.070    10.109    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X84Y43         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.562    12.741    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X84Y43         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[15]/C
                         clock pessimism              0.115    12.856    
                         clock uncertainty           -0.154    12.702    
    SLICE_X84Y43         FDCE (Recov_fdce_C_CLR)     -0.405    12.297    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[15]
  -------------------------------------------------------------------
                         required time                         12.297    
                         arrival time                         -10.109    
  -------------------------------------------------------------------
                         slack                                  2.188    

Slack (MET) :             2.216ns  (required time - arrival time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[64]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.136ns  (logic 0.580ns (8.127%)  route 6.556ns (91.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 12.741 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          1.514     4.915    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X42Y80         LUT1 (Prop_lut1_I0_O)        0.124     5.039 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4747, routed)        5.042    10.081    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_last_r_reg[7]_0
    SLICE_X83Y46         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[64]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.562    12.741    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/clk
    SLICE_X83Y46         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[64]/C
                         clock pessimism              0.115    12.856    
                         clock uncertainty           -0.154    12.702    
    SLICE_X83Y46         FDCE (Recov_fdce_C_CLR)     -0.405    12.297    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgout/msgbuf_r_reg[64]
  -------------------------------------------------------------------
                         required time                         12.297    
                         arrival time                         -10.081    
  -------------------------------------------------------------------
                         slack                                  2.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.969ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.186ns (8.598%)  route 1.977ns (91.402%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.604     1.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X42Y80         LUT1 (Prop_lut1_I0_O)        0.045     1.682 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4747, routed)        1.373     3.055    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][31]_0
    SLICE_X65Y58         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.847     1.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X65Y58         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][14]/C
                         clock pessimism             -0.035     1.178    
    SLICE_X65Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][14]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           3.055    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             1.969ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.186ns (8.598%)  route 1.977ns (91.402%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.604     1.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X42Y80         LUT1 (Prop_lut1_I0_O)        0.045     1.682 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4747, routed)        1.373     3.055    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][31]_0
    SLICE_X65Y58         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.847     1.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X65Y58         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][15]/C
                         clock pessimism             -0.035     1.178    
    SLICE_X65Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[2][15]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           3.055    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             1.969ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.186ns (8.598%)  route 1.977ns (91.402%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.604     1.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X42Y80         LUT1 (Prop_lut1_I0_O)        0.045     1.682 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4747, routed)        1.373     3.055    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][31]_0
    SLICE_X65Y58         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.847     1.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X65Y58         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][14]/C
                         clock pessimism             -0.035     1.178    
    SLICE_X65Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][14]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           3.055    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             1.973ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.186ns (8.581%)  route 1.982ns (91.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.604     1.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X42Y80         LUT1 (Prop_lut1_I0_O)        0.045     1.682 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4747, routed)        1.378     3.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][31]_0
    SLICE_X64Y58         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.847     1.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X64Y58         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][15]/C
                         clock pessimism             -0.035     1.178    
    SLICE_X64Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[3][15]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           3.059    
  -------------------------------------------------------------------
                         slack                                  1.973    

Slack (MET) :             1.973ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][14]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.186ns (8.581%)  route 1.982ns (91.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.604     1.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X42Y80         LUT1 (Prop_lut1_I0_O)        0.045     1.682 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4747, routed)        1.378     3.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][31]_0
    SLICE_X64Y58         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.847     1.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X64Y58         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][14]/C
                         clock pessimism             -0.035     1.178    
    SLICE_X64Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][14]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           3.059    
  -------------------------------------------------------------------
                         slack                                  1.973    

Slack (MET) :             1.973ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][15]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.186ns (8.581%)  route 1.982ns (91.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.604     1.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X42Y80         LUT1 (Prop_lut1_I0_O)        0.045     1.682 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4747, routed)        1.378     3.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][31]_0
    SLICE_X64Y58         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.847     1.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X64Y58         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][15]/C
                         clock pessimism             -0.035     1.178    
    SLICE_X64Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[4][15]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           3.059    
  -------------------------------------------------------------------
                         slack                                  1.973    

Slack (MET) :             1.973ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][25]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.168ns  (logic 0.186ns (8.581%)  route 1.982ns (91.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.604     1.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X42Y80         LUT1 (Prop_lut1_I0_O)        0.045     1.682 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4747, routed)        1.378     3.059    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][31]_0
    SLICE_X64Y58         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.847     1.213    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X64Y58         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][25]/C
                         clock pessimism             -0.035     1.178    
    SLICE_X64Y58         FDCE (Remov_fdce_C_CLR)     -0.092     1.086    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][25]
  -------------------------------------------------------------------
                         required time                         -1.086    
                         arrival time                           3.059    
  -------------------------------------------------------------------
                         slack                                  1.973    

Slack (MET) :             2.122ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][30]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 0.186ns (8.079%)  route 2.116ns (91.921%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.604     1.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X42Y80         LUT1 (Prop_lut1_I0_O)        0.045     1.682 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4747, routed)        1.512     3.194    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][31]_0
    SLICE_X63Y76         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.833     1.199    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X63Y76         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][30]/C
                         clock pessimism             -0.035     1.164    
    SLICE_X63Y76         FDCE (Remov_fdce_C_CLR)     -0.092     1.072    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][30]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           3.194    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.144ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][31]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.323ns  (logic 0.186ns (8.007%)  route 2.137ns (91.993%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.604     1.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X42Y80         LUT1 (Prop_lut1_I0_O)        0.045     1.682 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4747, routed)        1.533     3.215    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][31]_0
    SLICE_X63Y75         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.832     1.198    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X63Y75         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][31]/C
                         clock pessimism             -0.035     1.163    
    SLICE_X63Y75         FDCE (Remov_fdce_C_CLR)     -0.092     1.071    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][31]
  -------------------------------------------------------------------
                         required time                         -1.071    
                         arrival time                           3.215    
  -------------------------------------------------------------------
                         slack                                  2.144    

Slack (MET) :             2.158ns  (arrival time - required time)
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.186ns (7.922%)  route 2.162ns (92.078%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.604     1.637    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/reset_n
    SLICE_X42Y80         LUT1 (Prop_lut1_I0_O)        0.045     1.682 f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_core/i_exponentiation/u_mon_pro/axi_awready_i_1/O
                         net (fo=4747, routed)        1.558     3.240    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[7][31]_0
    SLICE_X61Y64         FDCE                                         f  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.843     1.209    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/clk
    SLICE_X61Y64         FDCE                                         r  rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][16]/C
                         clock pessimism             -0.035     1.174    
    SLICE_X61Y64         FDCE (Remov_fdce_C_CLR)     -0.092     1.082    rsa_soc_i/rsa/rsa_acc/U0/u_rsa_msgin/msgbuf_r_reg[6][16]
  -------------------------------------------------------------------
                         required time                         -1.082    
                         arrival time                           3.240    
  -------------------------------------------------------------------
                         slack                                  2.158    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.968ns  (logic 0.124ns (6.302%)  route 1.844ns (93.698%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.844     1.844    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.124     1.968 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.968    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X39Y100        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.654     2.833    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y100        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.045ns (5.706%)  route 0.744ns (94.294%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.744     0.744    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X39Y100        LUT1 (Prop_lut1_I0_O)        0.045     0.789 r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.789    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X39Y100        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.911     1.277    rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X39Y100        FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.159ns  (logic 0.580ns (11.243%)  route 4.579ns (88.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.651     2.945    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.456     3.401 f  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          4.579     7.980    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X69Y35         LUT1 (Prop_lut1_I0_O)        0.124     8.104 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     8.104    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X69Y35         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.553     2.732    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X69Y35         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.856ns  (logic 0.609ns (12.542%)  route 4.247ns (87.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.724     3.018    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y16         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y16         FDRE (Prop_fdre_C_Q)         0.456     3.474 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.442     6.916    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X30Y34         LUT1 (Prop_lut1_I0_O)        0.153     7.069 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.805     7.874    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X30Y35         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.566     2.745    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X30Y35         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.856ns  (logic 0.609ns (12.542%)  route 4.247ns (87.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.724     3.018    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y16         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y16         FDRE (Prop_fdre_C_Q)         0.456     3.474 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.442     6.916    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X30Y34         LUT1 (Prop_lut1_I0_O)        0.153     7.069 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.805     7.874    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X30Y35         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.566     2.745    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X30Y35         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.856ns  (logic 0.609ns (12.542%)  route 4.247ns (87.458%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.724     3.018    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y16         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y16         FDRE (Prop_fdre_C_Q)         0.456     3.474 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.442     6.916    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X30Y34         LUT1 (Prop_lut1_I0_O)        0.153     7.069 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.805     7.874    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X30Y35         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.566     2.745    rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X30Y35         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.661ns  (logic 0.580ns (12.443%)  route 4.081ns (87.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.724     3.018    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y16         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y16         FDRE (Prop_fdre_C_Q)         0.456     3.474 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.468     6.942    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X14Y19         LUT1 (Prop_lut1_I0_O)        0.124     7.066 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.613     7.679    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X14Y19         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.569     2.748    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y19         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.661ns  (logic 0.580ns (12.443%)  route 4.081ns (87.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.724     3.018    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y16         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y16         FDRE (Prop_fdre_C_Q)         0.456     3.474 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.468     6.942    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X14Y19         LUT1 (Prop_lut1_I0_O)        0.124     7.066 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.613     7.679    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X14Y19         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.569     2.748    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y19         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.661ns  (logic 0.580ns (12.443%)  route 4.081ns (87.557%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.748ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.724     3.018    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y16         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y16         FDRE (Prop_fdre_C_Q)         0.456     3.474 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.468     6.942    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X14Y19         LUT1 (Prop_lut1_I0_O)        0.124     7.066 f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.613     7.679    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X14Y19         FDCE                                         f  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.569     2.748    rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y19         FDCE                                         r  rsa_soc_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.562ns  (logic 0.580ns (12.714%)  route 3.982ns (87.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.724     3.018    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y16         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y16         FDRE (Prop_fdre_C_Q)         0.456     3.474 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.442     6.916    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X30Y34         LUT1 (Prop_lut1_I0_O)        0.124     7.040 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.539     7.580    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X27Y34         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.566     2.745    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X27Y34         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.562ns  (logic 0.580ns (12.714%)  route 3.982ns (87.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.724     3.018    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y16         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y16         FDRE (Prop_fdre_C_Q)         0.456     3.474 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.442     6.916    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X30Y34         LUT1 (Prop_lut1_I0_O)        0.124     7.040 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.539     7.580    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X27Y34         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.566     2.745    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X27Y34         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.562ns  (logic 0.580ns (12.714%)  route 3.982ns (87.286%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    3.018ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.724     3.018    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y16         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y16         FDRE (Prop_fdre_C_Q)         0.456     3.474 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          3.442     6.916    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X30Y34         LUT1 (Prop_lut1_I0_O)        0.124     7.040 f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.539     7.580    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X27Y34         FDCE                                         f  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       1.566     2.745    rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X27Y34         FDCE                                         r  rsa_soc_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.550ns  (logic 0.141ns (25.614%)  route 0.409ns (74.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.556     0.892    rsa_soc_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X48Y97         FDRE                                         r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  rsa_soc_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=18, routed)          0.409     1.442    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/axi_resetn
    SLICE_X46Y90         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.823     1.189    rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X46Y90         FDRE                                         r  rsa_soc_i/rsa/rsa_dma/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.168ns  (logic 0.185ns (15.835%)  route 0.983ns (84.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.580     0.916    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y16         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y16         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.756     1.813    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X45Y26         LUT1 (Prop_lut1_I0_O)        0.044     1.857 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.227     2.084    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X43Y25         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.813     1.179    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X43Y25         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.168ns  (logic 0.185ns (15.835%)  route 0.983ns (84.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.580     0.916    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y16         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y16         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.756     1.813    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X45Y26         LUT1 (Prop_lut1_I0_O)        0.044     1.857 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.227     2.084    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X43Y25         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.813     1.179    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X43Y25         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.168ns  (logic 0.185ns (15.835%)  route 0.983ns (84.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.580     0.916    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y16         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y16         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.756     1.813    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X45Y26         LUT1 (Prop_lut1_I0_O)        0.044     1.857 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.227     2.084    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X43Y25         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.813     1.179    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X43Y25         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.230ns  (logic 0.186ns (15.117%)  route 1.044ns (84.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.580     0.916    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y16         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y16         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.756     1.813    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X45Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.858 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.288     2.146    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X45Y26         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.814     1.180    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X45Y26         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.230ns  (logic 0.186ns (15.117%)  route 1.044ns (84.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.580     0.916    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y16         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y16         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.756     1.813    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X45Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.858 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.288     2.146    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X45Y26         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.814     1.180    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X45Y26         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.230ns  (logic 0.186ns (15.117%)  route 1.044ns (84.883%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.580     0.916    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y16         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y16         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.756     1.813    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X45Y26         LUT1 (Prop_lut1_I0_O)        0.045     1.858 f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.288     2.146    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X45Y26         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.814     1.180    rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X45Y26         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.248ns  (logic 0.186ns (14.906%)  route 1.062ns (85.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.580     0.916    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y16         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y16         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.882     1.939    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.984 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     2.163    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X37Y18         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.820     1.186    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X37Y18         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.248ns  (logic 0.186ns (14.906%)  route 1.062ns (85.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.580     0.916    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y16         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y16         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.882     1.939    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.984 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     2.163    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X37Y18         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.820     1.186    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X37Y18         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.248ns  (logic 0.186ns (14.906%)  route 1.062ns (85.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.580     0.916    rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X67Y16         FDRE                                         r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y16         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  rsa_soc_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.882     1.939    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X36Y18         LUT1 (Prop_lut1_I0_O)        0.045     1.984 f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     2.163    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X37Y18         FDCE                                         f  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rsa_soc_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rsa_soc_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rsa_soc_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=12247, routed)       0.820     1.186    rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X37Y18         FDCE                                         r  rsa_soc_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C





