Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Dec  7 20:57:20 2024
| Host         : Z1R343L running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7s6
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      4 |            4 |
|      7 |            1 |
|      9 |            1 |
|     10 |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              10 |            4 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              33 |           12 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+--------------------------------------+------------------+------------------+----------------+
|    Clock Signal    |             Enable Signal            | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------------+--------------------------------------+------------------+------------------+----------------+
| ~rst_IBUF_BUFG     |                                      | rst_IBUF_BUFG    |                1 |              1 |
|  sys_clk_IBUF_BUFG | adc_inst/inst_i2c/scl_i_1_n_0        | rst_IBUF_BUFG    |                1 |              1 |
|  sys_clk_IBUF_BUFG | adc_inst/inst_i2c/p_11_in            | rst_IBUF_BUFG    |                1 |              4 |
|  sys_clk_IBUF_BUFG | adc_inst/cmd_vld_reg_n_0             | rst_IBUF_BUFG    |                1 |              4 |
|  sys_clk_IBUF_BUFG | adc_inst/cmd[2]                      | rst_IBUF_BUFG    |                1 |              4 |
|  sys_clk_IBUF_BUFG | adc_inst/cstate[5]_i_1__0_n_0        | rst_IBUF_BUFG    |                2 |              4 |
|  sys_clk_IBUF_BUFG | adc_inst/inst_i2c/cstate[6]_i_1_n_0  | rst_IBUF_BUFG    |                3 |              7 |
|  sys_clk_IBUF_BUFG | adc_inst/inst_i2c/cnt_bit[8]_i_1_n_0 | rst_IBUF_BUFG    |                3 |              9 |
|  sys_clk_IBUF_BUFG |                                      | rst_IBUF_BUFG    |                4 |             10 |
+--------------------+--------------------------------------+------------------+------------------+----------------+


