#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x14f919520 .scope module, "cpu_run_tb" "cpu_run_tb" 2 3;
 .timescale -9 -12;
P_0x14f965f10 .param/l "ADDR_SIZE" 1 2 7, +C4<00000000000000000000000000000101>;
P_0x14f965f50 .param/l "END_PC" 1 2 9, +C4<00000000000000000000000000010110>;
P_0x14f965f90 .param/l "PC_BITS" 1 2 8, +C4<00000000000000000000000000001100>;
P_0x14f965fd0 .param/l "REG_NUM" 1 2 6, +C4<00000000000000000000000000100000>;
P_0x14f966010 .param/l "XLEN" 1 2 5, +C4<00000000000000000000000000100000>;
v0x14f98a050_0 .var "clk", 0 0;
v0x14f98a0e0_0 .var "curr_inst", 31 0;
v0x14f98a170_0 .var/i "cycles", 31 0;
v0x14f98a200_0 .var/i "i", 31 0;
v0x14f98a290_0 .var "rst", 0 0;
S_0x14f92b920 .scope module, "dut" "cpu" 2 19, 3 3 0, S_0x14f919520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
P_0x14f9664e0 .param/l "ADDR_SIZE" 0 3 6, +C4<00000000000000000000000000000101>;
P_0x14f966520 .param/l "PC_BITS" 0 3 7, +C4<00000000000000000000000000001100>;
P_0x14f966560 .param/l "REG_NUM" 0 3 5, +C4<00000000000000000000000000100000>;
P_0x14f9665a0 .param/l "RESET_PC" 0 3 8, C4<000000000000>;
P_0x14f9665e0 .param/l "XLEN" 0 3 4, +C4<00000000000000000000000000100000>;
v0x14f986940_0 .net "D_BP_taken", 0 0, L_0x14f98baf0;  1 drivers
v0x14f9869d0_0 .net "D_BP_target_pc", 11 0, L_0x14f98bba0;  1 drivers
v0x14f986a60_0 .net "D_a", 31 0, L_0x14f993240;  1 drivers
v0x14f986b30_0 .net "D_a2", 31 0, L_0x14f992b30;  1 drivers
v0x14f986c00_0 .net "D_addi", 0 0, L_0x14f98d610;  1 drivers
v0x14f986d10_0 .net "D_alu_op", 3 0, L_0x14f98f630;  1 drivers
v0x14f986de0_0 .net "D_b", 31 0, L_0x14f992f80;  1 drivers
v0x14f986eb0_0 .net "D_b2", 31 0, L_0x14f992be0;  1 drivers
v0x14f986f80_0 .net "D_brn", 0 0, L_0x14f98d520;  1 drivers
v0x14f987090_0 .net "D_byt", 0 0, L_0x14f98d040;  1 drivers
v0x14f987120_0 .net "D_imd", 10 0, L_0x14f98c0f0;  1 drivers
v0x14f9871b0_0 .net "D_inst", 31 0, v0x14f97f270_0;  1 drivers
v0x14f987280_0 .net "D_ld", 0 0, L_0x14f98cc70;  1 drivers
v0x14f987310_0 .net "D_mul", 0 0, L_0x14f98d160;  1 drivers
v0x14f9873e0_0 .net "D_opc", 5 0, L_0x14f98bc30;  1 drivers
v0x14f987470_0 .net "D_pc", 11 0, v0x14f97f300_0;  1 drivers
v0x14f987540_0 .net "D_ra", 4 0, L_0x14f98bd90;  1 drivers
v0x14f9876d0_0 .net "D_rb", 4 0, L_0x14f98beb0;  1 drivers
v0x14f987760_0 .net "D_rd", 4 0, L_0x14f98bfd0;  1 drivers
v0x14f9877f0_0 .net "D_str", 0 0, L_0x14f98cf20;  1 drivers
v0x14f987880_0 .net "D_we", 0 0, L_0x14f98d430;  1 drivers
v0x14f987910_0 .net "Dc_mem_addr", 9 0, v0x14f976cd0_0;  1 drivers
v0x14f9879a0_0 .net "Dc_mem_req", 0 0, v0x14f976d90_0;  1 drivers
v0x14f987a30_0 .net "Dc_wb_addr", 9 0, v0x14f976e30_0;  1 drivers
v0x14f987b00_0 .net "Dc_wb_we", 0 0, v0x14f976ef0_0;  1 drivers
v0x14f987b90_0 .net "Dc_wb_wline", 127 0, v0x14f976f90_0;  1 drivers
v0x14f987c60_0 .net "EX_BP_taken", 0 0, L_0x14f993f40;  1 drivers
v0x14f987d30_0 .net "EX_BP_target_pc", 11 0, L_0x14f9943f0;  1 drivers
v0x14f987e00_0 .net "EX_D_bp", 1 0, L_0x14f990910;  1 drivers
v0x14f987ed0_0 .net "EX_a", 31 0, v0x14f975a60_0;  1 drivers
v0x14f987fa0_0 .net "EX_a2", 31 0, L_0x14f993b90;  1 drivers
v0x14f988030_0 .net "EX_alu_op", 3 0, L_0x14f993de0;  1 drivers
v0x14f988100_0 .net "EX_alu_out", 31 0, v0x14f971360_0;  1 drivers
v0x14f988390_0 .net "EX_b", 31 0, L_0x14f993c80;  1 drivers
v0x14f988420_0 .net "EX_b2", 31 0, L_0x14f993cf0;  1 drivers
v0x14f9884b0_0 .net "EX_brn", 0 0, L_0x14f993e50;  1 drivers
v0x14f988540_0 .net "EX_byt", 0 0, L_0x14f994150;  1 drivers
v0x14f9885d0_0 .net "EX_ld", 0 0, v0x14f976080_0;  1 drivers
v0x14f988660_0 .net "EX_mul", 0 0, v0x14f976120_0;  1 drivers
v0x14f9886f0_0 .net "EX_rd", 4 0, v0x14f9761c0_0;  1 drivers
v0x14f988780_0 .net "EX_str", 0 0, L_0x14f9940e0;  1 drivers
v0x14f988810_0 .net "EX_taken", 0 0, v0x14f971670_0;  1 drivers
v0x14f9888a0_0 .net "EX_true_taken", 0 0, v0x14f971710_0;  1 drivers
v0x14f988970_0 .net "EX_we", 0 0, v0x14f976310_0;  1 drivers
v0x14f988a00_0 .net "F_BP_taken", 0 0, L_0x14f994760;  1 drivers
v0x14f988ad0_0 .net "F_BP_target_pc", 11 0, L_0x14f995210;  1 drivers
v0x14f988b60_0 .net "F_inst", 31 0, v0x14f97fbb0_0;  1 drivers
v0x14f988c30_0 .net "F_mem_inst", 127 0, v0x14f985e80_0;  1 drivers
v0x14f988cc0_0 .net "F_mem_valid", 0 0, v0x14f985f30_0;  1 drivers
v0x14f988d90_0 .net "F_pc", 11 0, v0x14f981fa0_0;  1 drivers
v0x14f988ea0_0 .net "F_stall", 0 0, v0x14f97fe10_0;  1 drivers
v0x14f988f30_0 .net "Ic_mem_addr", 9 0, v0x14f97fee0_0;  1 drivers
v0x14f988fc0_0 .net "Ic_mem_req", 0 0, v0x14f97ff70_0;  1 drivers
v0x14f989090_0 .net "MEM_D_bp", 1 0, L_0x14f990a90;  1 drivers
v0x14f989160_0 .net "MEM_a2", 31 0, L_0x14f995710;  1 drivers
v0x14f9891f0_0 .net "MEM_alu_out", 31 0, v0x14f97dce0_0;  1 drivers
v0x14f9892c0_0 .net "MEM_b2", 31 0, L_0x14f9956a0;  1 drivers
v0x14f989390_0 .net "MEM_byt", 0 0, L_0x14f995a50;  1 drivers
v0x14f989460_0 .net "MEM_data_line", 127 0, v0x14f9862c0_0;  1 drivers
v0x14f989530_0 .net "MEM_data_mem", 31 0, v0x14f977390_0;  1 drivers
v0x14f9895c0_0 .net "MEM_ld", 0 0, v0x14f97de90_0;  1 drivers
v0x14f989690_0 .net "MEM_mem_valid", 0 0, v0x14f986370_0;  1 drivers
v0x14f989760_0 .net "MEM_rd", 4 0, v0x14f97df20_0;  1 drivers
v0x14f9897f0_0 .net "MEM_stall", 0 0, v0x14f977580_0;  1 drivers
v0x14f989880_0 .net "MEM_str", 0 0, v0x14f97dfb0_0;  1 drivers
v0x14f9881d0_0 .net "MEM_taken", 0 0, L_0x14f9875d0;  1 drivers
v0x14f988260_0 .net "MEM_we", 0 0, v0x14f97e0e0_0;  1 drivers
v0x14f9882f0_0 .net "WB_D_bp", 1 0, L_0x14f990b70;  1 drivers
v0x14f989950_0 .net "WB_data_mem", 31 0, v0x14f9816b0_0;  1 drivers
v0x14f989a20_0 .net "WB_rd", 4 0, v0x14f981740_0;  1 drivers
v0x14f989ab0_0 .net "WB_we", 0 0, v0x14f9817e0_0;  1 drivers
L_0x140050010 .functor BUFT 1, C4<000000000001>, C4<0>, C4<0>, C4<0>;
v0x14f989b40_0 .net/2u *"_ivl_0", 11 0, L_0x140050010;  1 drivers
v0x14f989bd0_0 .net "clk", 0 0, v0x14f98a050_0;  1 drivers
v0x14f989c60_0 .net "pc_plus_1", 11 0, L_0x14f98b570;  1 drivers
v0x14f989cf0_0 .net "rst", 0 0, v0x14f98a290_0;  1 drivers
v0x14f989d80_0 .net "stall_D", 0 0, L_0x14f990590;  1 drivers
L_0x14f98b570 .arith/sum 12, v0x14f981fa0_0, L_0x140050010;
L_0x14f98b670 .part v0x14f971360_0, 0, 12;
L_0x14f995370 .part v0x14f975a60_0, 0, 12;
L_0x14f995490 .part v0x14f971360_0, 0, 12;
S_0x14f90a850 .scope module, "u_Hazard_unit" "Hazard_unit" 3 154, 4 1 0, S_0x14f92b920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "D_rd";
    .port_info 3 /INPUT 5 "D_ra";
    .port_info 4 /INPUT 5 "D_rb";
    .port_info 5 /INPUT 32 "EX_alu_out";
    .port_info 6 /INPUT 5 "EX_rd";
    .port_info 7 /INPUT 1 "EX_we";
    .port_info 8 /INPUT 1 "EX_ld";
    .port_info 9 /INPUT 1 "EX_mul";
    .port_info 10 /INPUT 5 "MEM_rd";
    .port_info 11 /INPUT 1 "MEM_we";
    .port_info 12 /INPUT 5 "WB_rd";
    .port_info 13 /INPUT 1 "WB_we";
    .port_info 14 /OUTPUT 1 "stall_D";
    .port_info 15 /OUTPUT 2 "EX_D_bp";
    .port_info 16 /OUTPUT 2 "MEM_D_bp";
    .port_info 17 /OUTPUT 2 "WB_D_bp";
P_0x14f94e050 .param/l "ADDR_SIZE" 0 4 3, +C4<00000000000000000000000000000101>;
P_0x14f94e090 .param/l "MUL_STALLS" 0 4 4, +C4<00000000000000000000000000000100>;
P_0x14f94e0d0 .param/l "XLEN" 0 4 2, +C4<00000000000000000000000000100000>;
L_0x14f98f7b0 .functor AND 1, v0x14f976120_0, L_0x14f98f6d0, C4<1>, C4<1>;
L_0x14f98faa0 .functor AND 1, v0x14f976310_0, L_0x14f98f980, C4<1>, C4<1>;
L_0x14f98fc30 .functor AND 1, v0x14f976310_0, L_0x14f98fb90, C4<1>, C4<1>;
L_0x14f98fdc0 .functor AND 1, v0x14f97e0e0_0, L_0x14f98fca0, C4<1>, C4<1>;
L_0x14f98ff50 .functor AND 1, v0x14f97e0e0_0, L_0x14f98feb0, C4<1>, C4<1>;
L_0x14f9900e0 .functor AND 1, v0x14f9817e0_0, L_0x14f98ffc0, C4<1>, C4<1>;
L_0x14f990270 .functor AND 1, v0x14f9817e0_0, L_0x14f9901d0, C4<1>, C4<1>;
L_0x14f990360 .functor OR 1, L_0x14f98faa0, L_0x14f98fc30, C4<0>, C4<0>;
L_0x14f990450 .functor AND 1, v0x14f976080_0, L_0x14f990360, C4<1>, C4<1>;
L_0x14f990590 .functor OR 1, L_0x14f990450, L_0x14f98f860, C4<0>, C4<0>;
L_0x14f990730 .functor AND 1, L_0x14f98faa0, L_0x14f990640, C4<1>, C4<1>;
L_0x14f9908a0 .functor AND 1, L_0x14f98fc30, L_0x14f990800, C4<1>, C4<1>;
v0x14f947640_0 .net "D_ra", 4 0, L_0x14f98bd90;  alias, 1 drivers
v0x14f96ecf0_0 .net "D_rb", 4 0, L_0x14f98beb0;  alias, 1 drivers
v0x14f96ed90_0 .net "D_rd", 4 0, L_0x14f98bfd0;  alias, 1 drivers
v0x14f96ee20_0 .net "EX_D_bp", 1 0, L_0x14f990910;  alias, 1 drivers
v0x14f96eeb0_0 .net "EX_alu_out", 31 0, v0x14f971360_0;  alias, 1 drivers
v0x14f96ef80_0 .net "EX_ld", 0 0, v0x14f976080_0;  alias, 1 drivers
v0x14f96f020_0 .net "EX_mul", 0 0, v0x14f976120_0;  alias, 1 drivers
v0x14f96f0c0_0 .net "EX_rd", 4 0, v0x14f9761c0_0;  alias, 1 drivers
v0x14f96f170_0 .net "EX_we", 0 0, v0x14f976310_0;  alias, 1 drivers
v0x14f96f280_0 .net "MEM_D_bp", 1 0, L_0x14f990a90;  alias, 1 drivers
v0x14f96f320_0 .net "MEM_rd", 4 0, v0x14f97df20_0;  alias, 1 drivers
v0x14f96f3d0_0 .net "MEM_we", 0 0, v0x14f97e0e0_0;  alias, 1 drivers
v0x14f96f470_0 .net "WB_D_bp", 1 0, L_0x14f990b70;  alias, 1 drivers
v0x14f96f520_0 .net "WB_rd", 4 0, v0x14f981740_0;  alias, 1 drivers
v0x14f96f5d0_0 .net "WB_we", 0 0, v0x14f9817e0_0;  alias, 1 drivers
L_0x1400509e8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x14f96f670_0 .net/2u *"_ivl_0", 2 0, L_0x1400509e8;  1 drivers
v0x14f96f720_0 .net *"_ivl_10", 0 0, L_0x14f98f980;  1 drivers
v0x14f96f8b0_0 .net *"_ivl_14", 0 0, L_0x14f98fb90;  1 drivers
v0x14f96f940_0 .net *"_ivl_18", 0 0, L_0x14f98fca0;  1 drivers
v0x14f96f9d0_0 .net *"_ivl_2", 0 0, L_0x14f98f6d0;  1 drivers
v0x14f96fa60_0 .net *"_ivl_22", 0 0, L_0x14f98feb0;  1 drivers
v0x14f96fb00_0 .net *"_ivl_26", 0 0, L_0x14f98ffc0;  1 drivers
v0x14f96fba0_0 .net *"_ivl_30", 0 0, L_0x14f9901d0;  1 drivers
v0x14f96fc40_0 .net *"_ivl_35", 0 0, L_0x14f990360;  1 drivers
v0x14f96fce0_0 .net *"_ivl_37", 0 0, L_0x14f990450;  1 drivers
v0x14f96fd80_0 .net *"_ivl_41", 0 0, L_0x14f990640;  1 drivers
v0x14f96fe20_0 .net *"_ivl_43", 0 0, L_0x14f990730;  1 drivers
v0x14f96fec0_0 .net *"_ivl_45", 0 0, L_0x14f990800;  1 drivers
v0x14f96ff60_0 .net *"_ivl_47", 0 0, L_0x14f9908a0;  1 drivers
L_0x140050a30 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x14f970000_0 .net/2u *"_ivl_6", 2 0, L_0x140050a30;  1 drivers
v0x14f9700b0_0 .net "clk", 0 0, v0x14f98a050_0;  alias, 1 drivers
v0x14f970150_0 .net "ex_hit_ra", 0 0, L_0x14f98faa0;  1 drivers
v0x14f9701f0_0 .net "ex_hit_rb", 0 0, L_0x14f98fc30;  1 drivers
v0x14f96f7c0_0 .net "mem_hit_ra", 0 0, L_0x14f98fdc0;  1 drivers
v0x14f970480_0 .net "mem_hit_rb", 0 0, L_0x14f98ff50;  1 drivers
v0x14f970510_0 .var "mul_cnt", 2 0;
v0x14f9705a0_0 .net "mul_stall", 0 0, L_0x14f98f860;  1 drivers
v0x14f970630_0 .net "mul_start", 0 0, L_0x14f98f7b0;  1 drivers
v0x14f9706c0_0 .net "rst", 0 0, v0x14f98a290_0;  alias, 1 drivers
v0x14f970760_0 .net "stall_D", 0 0, L_0x14f990590;  alias, 1 drivers
v0x14f970800_0 .net "wb_hit_ra", 0 0, L_0x14f9900e0;  1 drivers
v0x14f9708a0_0 .net "wb_hit_rb", 0 0, L_0x14f990270;  1 drivers
E_0x14f91bc90 .event posedge, v0x14f9700b0_0;
L_0x14f98f6d0 .cmp/eq 3, v0x14f970510_0, L_0x1400509e8;
L_0x14f98f860 .cmp/ne 3, v0x14f970510_0, L_0x140050a30;
L_0x14f98f980 .cmp/eq 5, v0x14f9761c0_0, L_0x14f98bd90;
L_0x14f98fb90 .cmp/eq 5, v0x14f9761c0_0, L_0x14f98beb0;
L_0x14f98fca0 .cmp/eq 5, v0x14f97df20_0, L_0x14f98bd90;
L_0x14f98feb0 .cmp/eq 5, v0x14f97df20_0, L_0x14f98beb0;
L_0x14f98ffc0 .cmp/eq 5, v0x14f981740_0, L_0x14f98bd90;
L_0x14f9901d0 .cmp/eq 5, v0x14f981740_0, L_0x14f98beb0;
L_0x14f990640 .reduce/nor v0x14f976080_0;
L_0x14f990800 .reduce/nor v0x14f976080_0;
L_0x14f990910 .concat [ 1 1 0 0], L_0x14f9908a0, L_0x14f990730;
L_0x14f990a90 .concat [ 1 1 0 0], L_0x14f98ff50, L_0x14f98fdc0;
L_0x14f990b70 .concat [ 1 1 0 0], L_0x14f990270, L_0x14f9900e0;
S_0x14f970af0 .scope module, "u_alu" "alu" 3 312, 5 1 0, S_0x14f92b920;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "EX_a";
    .port_info 1 /INPUT 32 "EX_a2";
    .port_info 2 /INPUT 32 "EX_b";
    .port_info 3 /INPUT 32 "EX_b2";
    .port_info 4 /INPUT 4 "EX_alu_op";
    .port_info 5 /INPUT 1 "EX_brn";
    .port_info 6 /INPUT 1 "EX_BP_taken";
    .port_info 7 /INPUT 12 "EX_BP_target_pc";
    .port_info 8 /OUTPUT 32 "EX_alu_out";
    .port_info 9 /OUTPUT 1 "EX_taken";
    .port_info 10 /OUTPUT 1 "EX_true_taken";
P_0x14f970c60 .param/l "PC_BITS" 0 5 3, +C4<00000000000000000000000000001100>;
P_0x14f970ca0 .param/l "SHW" 1 5 20, +C4<00000000000000000000000000000101>;
P_0x14f970ce0 .param/l "XLEN" 0 5 2, +C4<00000000000000000000000000100000>;
v0x14f971030_0 .net "EX_BP_taken", 0 0, L_0x14f993f40;  alias, 1 drivers
v0x14f9710d0_0 .net "EX_BP_target_pc", 11 0, L_0x14f9943f0;  alias, 1 drivers
v0x14f971170_0 .net "EX_a", 31 0, v0x14f975a60_0;  alias, 1 drivers
v0x14f971200_0 .net "EX_a2", 31 0, L_0x14f993b90;  alias, 1 drivers
v0x14f971290_0 .net "EX_alu_op", 3 0, L_0x14f993de0;  alias, 1 drivers
v0x14f971360_0 .var "EX_alu_out", 31 0;
v0x14f971400_0 .net "EX_b", 31 0, L_0x14f993c80;  alias, 1 drivers
v0x14f9714a0_0 .net "EX_b2", 31 0, L_0x14f993cf0;  alias, 1 drivers
v0x14f971550_0 .net "EX_brn", 0 0, L_0x14f993e50;  alias, 1 drivers
v0x14f971670_0 .var "EX_taken", 0 0;
v0x14f971710_0 .var "EX_true_taken", 0 0;
v0x14f9717b0_0 .var "next_pc", 31 0;
E_0x14f970f90/0 .event anyedge, v0x14f971550_0, v0x14f971290_0, v0x14f971200_0, v0x14f9714a0_0;
E_0x14f970f90/1 .event anyedge, v0x14f971710_0, v0x14f971170_0, v0x14f971400_0, v0x14f9717b0_0;
E_0x14f970f90/2 .event anyedge, v0x14f971030_0, v0x14f9710d0_0, v0x14f96eeb0_0;
E_0x14f970f90 .event/or E_0x14f970f90/0, E_0x14f970f90/1, E_0x14f970f90/2;
S_0x14f971970 .scope module, "u_branch_buffer" "branch_buffer" 3 329, 6 2 0, S_0x14f92b920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 12 "F_pc";
    .port_info 3 /INPUT 1 "EX_brn";
    .port_info 4 /INPUT 12 "EX_pc";
    .port_info 5 /INPUT 12 "EX_alu_out";
    .port_info 6 /INPUT 1 "EX_true_taken";
    .port_info 7 /INPUT 1 "F_stall";
    .port_info 8 /INPUT 1 "MEM_stall";
    .port_info 9 /OUTPUT 12 "F_BP_target_pc";
    .port_info 10 /OUTPUT 1 "F_BP_taken";
P_0x14f971b30 .param/l "DEPTH" 1 6 24, +C4<00000000000000000000000000001000>;
P_0x14f971b70 .param/l "INDX" 1 6 25, +C4<00000000000000000000000000000011>;
P_0x14f971bb0 .param/l "PC_BITS" 0 6 3, +C4<00000000000000000000000000001100>;
L_0x14f994760 .functor BUFZ 1, L_0x14f9945e0, C4<0>, C4<0>, C4<0>;
L_0x14f994810 .functor AND 1, v0x14f9735b0_0, L_0x14f9945e0, C4<1>, C4<1>;
L_0x14f994f00 .functor AND 12, L_0x14f994bb0, L_0x14f994db0, C4<111111111111>, C4<111111111111>;
v0x14f972230_0 .net "EX_alu_out", 11 0, L_0x14f995490;  1 drivers
v0x14f9722f0_0 .net "EX_brn", 0 0, L_0x14f993e50;  alias, 1 drivers
v0x14f972390_0 .net "EX_pc", 11 0, L_0x14f995370;  1 drivers
v0x14f972420_0 .net "EX_true_taken", 0 0, v0x14f971710_0;  alias, 1 drivers
v0x14f9724b0_0 .net "F_BP_taken", 0 0, L_0x14f994760;  alias, 1 drivers
v0x14f972580_0 .net "F_BP_target_pc", 11 0, L_0x14f995210;  alias, 1 drivers
v0x14f972610_0 .net "F_pc", 11 0, v0x14f981fa0_0;  alias, 1 drivers
v0x14f9726b0_0 .net "F_stall", 0 0, v0x14f97fe10_0;  alias, 1 drivers
v0x14f972750_0 .net "MEM_stall", 0 0, v0x14f977580_0;  alias, 1 drivers
v0x14f972860_0 .net *"_ivl_0", 0 0, L_0x14f994460;  1 drivers
v0x14f972900_0 .net *"_ivl_13", 0 0, L_0x14f994810;  1 drivers
v0x14f9729a0_0 .net *"_ivl_14", 11 0, L_0x14f9948c0;  1 drivers
v0x14f972a50_0 .net *"_ivl_16", 4 0, L_0x14f994960;  1 drivers
L_0x140050b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14f972b00_0 .net *"_ivl_19", 1 0, L_0x140050b98;  1 drivers
v0x14f972bb0_0 .net *"_ivl_2", 4 0, L_0x14f994500;  1 drivers
v0x14f972c60_0 .net *"_ivl_21", 0 0, L_0x14f994b10;  1 drivers
v0x14f972d00_0 .net *"_ivl_22", 11 0, L_0x14f994bb0;  1 drivers
L_0x140050be0 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0x14f972e90_0 .net *"_ivl_25", 10 0, L_0x140050be0;  1 drivers
v0x14f972f20_0 .net *"_ivl_27", 0 0, L_0x14f994d10;  1 drivers
v0x14f972fc0_0 .net *"_ivl_28", 11 0, L_0x14f994db0;  1 drivers
L_0x140050c28 .functor BUFT 1, C4<00000000000>, C4<0>, C4<0>, C4<0>;
v0x14f973070_0 .net *"_ivl_31", 10 0, L_0x140050c28;  1 drivers
v0x14f973120_0 .net *"_ivl_32", 11 0, L_0x14f994f00;  1 drivers
v0x14f9731d0_0 .net *"_ivl_34", 11 0, L_0x14f995010;  1 drivers
L_0x140050b08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14f973280_0 .net *"_ivl_5", 1 0, L_0x140050b08;  1 drivers
L_0x140050b50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14f973330_0 .net/2u *"_ivl_6", 0 0, L_0x140050b50;  1 drivers
v0x14f9733e0_0 .net "clk", 0 0, v0x14f98a050_0;  alias, 1 drivers
v0x14f973490_0 .var "ex_hit", 0 0;
v0x14f973520_0 .var "ex_hit_idx", 2 0;
v0x14f9735b0_0 .var "f_hit", 0 0;
v0x14f973640_0 .var "f_hit_idx", 2 0;
v0x14f9736d0_0 .var/i "i", 31 0;
v0x14f973760 .array "pc_buf", 7 0, 11 0;
v0x14f9738b0_0 .net "rst", 0 0, v0x14f98a290_0;  alias, 1 drivers
v0x14f972db0 .array "taken_buf", 7 0, 0 0;
v0x14f973b40_0 .net "taken_on_hit", 0 0, L_0x14f9945e0;  1 drivers
v0x14f973bd0 .array "target_buf", 7 0, 11 0;
v0x14f973760_0 .array/port v0x14f973760, 0;
v0x14f973760_1 .array/port v0x14f973760, 1;
v0x14f973760_2 .array/port v0x14f973760, 2;
E_0x14f971e80/0 .event anyedge, v0x14f973490_0, v0x14f973760_0, v0x14f973760_1, v0x14f973760_2;
v0x14f973760_3 .array/port v0x14f973760, 3;
v0x14f973760_4 .array/port v0x14f973760, 4;
v0x14f973760_5 .array/port v0x14f973760, 5;
v0x14f973760_6 .array/port v0x14f973760, 6;
E_0x14f971e80/1 .event anyedge, v0x14f973760_3, v0x14f973760_4, v0x14f973760_5, v0x14f973760_6;
v0x14f973760_7 .array/port v0x14f973760, 7;
E_0x14f971e80/2 .event anyedge, v0x14f973760_7, v0x14f972390_0;
E_0x14f971e80 .event/or E_0x14f971e80/0, E_0x14f971e80/1, E_0x14f971e80/2;
E_0x14f971f10/0 .event anyedge, v0x14f9735b0_0, v0x14f973760_0, v0x14f973760_1, v0x14f973760_2;
E_0x14f971f10/1 .event anyedge, v0x14f973760_3, v0x14f973760_4, v0x14f973760_5, v0x14f973760_6;
E_0x14f971f10/2 .event anyedge, v0x14f973760_7, v0x14f972610_0;
E_0x14f971f10 .event/or E_0x14f971f10/0, E_0x14f971f10/1, E_0x14f971f10/2;
L_0x14f994460 .array/port v0x14f972db0, L_0x14f994500;
L_0x14f994500 .concat [ 3 2 0 0], v0x14f973640_0, L_0x140050b08;
L_0x14f9945e0 .functor MUXZ 1, L_0x140050b50, L_0x14f994460, v0x14f9735b0_0, C4<>;
L_0x14f9948c0 .array/port v0x14f973bd0, L_0x14f994960;
L_0x14f994960 .concat [ 3 2 0 0], v0x14f973640_0, L_0x140050b98;
L_0x14f994b10 .reduce/nor v0x14f97fe10_0;
L_0x14f994bb0 .concat [ 1 11 0 0], L_0x14f994b10, L_0x140050be0;
L_0x14f994d10 .reduce/nor v0x14f977580_0;
L_0x14f994db0 .concat [ 1 11 0 0], L_0x14f994d10, L_0x140050c28;
L_0x14f995010 .arith/sum 12, v0x14f981fa0_0, L_0x14f994f00;
L_0x14f995210 .functor MUXZ 12, L_0x14f995010, L_0x14f9948c0, L_0x14f994810, C4<>;
S_0x14f971fa0 .scope autotask, "fifo_insert_new" "fifo_insert_new" 6 76, 6 76 0, S_0x14f971970;
 .timescale -9 -12;
v0x14f972170_0 .var/i "k", 31 0;
TD_cpu_run_tb.dut.u_branch_buffer.fifo_insert_new ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x14f972170_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x14f972170_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x14f972170_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x14f973760, 4;
    %ix/getv/s 3, v0x14f972170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f973760, 0, 4;
    %load/vec4 v0x14f972170_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x14f973bd0, 4;
    %ix/getv/s 3, v0x14f972170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f973bd0, 0, 4;
    %load/vec4 v0x14f972170_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x14f972db0, 4;
    %ix/getv/s 3, v0x14f972170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f972db0, 0, 4;
    %load/vec4 v0x14f972170_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14f972170_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x14f972390_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f973760, 0, 4;
    %load/vec4 v0x14f972230_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f973bd0, 0, 4;
    %load/vec4 v0x14f972420_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f972db0, 0, 4;
    %end;
S_0x14f973d30 .scope module, "u_d_to_ex_reg" "d_to_ex_reg" 3 258, 7 1 0, S_0x14f92b920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "D_a";
    .port_info 3 /INPUT 32 "D_a2";
    .port_info 4 /INPUT 32 "D_b";
    .port_info 5 /INPUT 32 "D_b2";
    .port_info 6 /INPUT 4 "D_alu_op";
    .port_info 7 /INPUT 1 "D_brn";
    .port_info 8 /INPUT 5 "D_rd";
    .port_info 9 /INPUT 1 "D_ld";
    .port_info 10 /INPUT 1 "D_str";
    .port_info 11 /INPUT 1 "D_byt";
    .port_info 12 /INPUT 1 "D_we";
    .port_info 13 /INPUT 1 "D_mul";
    .port_info 14 /INPUT 1 "D_BP_taken";
    .port_info 15 /INPUT 12 "D_BP_target_pc";
    .port_info 16 /INPUT 1 "stall_D";
    .port_info 17 /INPUT 1 "MEM_stall";
    .port_info 18 /INPUT 1 "EX_taken";
    .port_info 19 /OUTPUT 32 "EX_a";
    .port_info 20 /OUTPUT 32 "EX_a2";
    .port_info 21 /OUTPUT 32 "EX_b";
    .port_info 22 /OUTPUT 32 "EX_b2";
    .port_info 23 /OUTPUT 4 "EX_alu_op";
    .port_info 24 /OUTPUT 5 "EX_rd";
    .port_info 25 /OUTPUT 1 "EX_ld";
    .port_info 26 /OUTPUT 1 "EX_str";
    .port_info 27 /OUTPUT 1 "EX_byt";
    .port_info 28 /OUTPUT 1 "EX_we";
    .port_info 29 /OUTPUT 1 "EX_brn";
    .port_info 30 /OUTPUT 1 "EX_BP_taken";
    .port_info 31 /OUTPUT 12 "EX_BP_target_pc";
    .port_info 32 /OUTPUT 1 "EX_mul";
P_0x14f973ef0 .param/l "PC_BITS" 0 7 3, +C4<00000000000000000000000000001100>;
P_0x14f973f30 .param/l "XLEN" 0 7 2, +C4<00000000000000000000000000100000>;
L_0x14f993b90 .functor BUFZ 32, v0x14f9759d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14f993c80 .functor BUFZ 32, v0x14f975d80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14f993cf0 .functor BUFZ 32, v0x14f975cf0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14f993de0 .functor BUFZ 4, v0x14f974fb0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x14f993e50 .functor BUFZ 1, v0x14f975f40_0, C4<0>, C4<0>, C4<0>;
L_0x14f993f40 .functor BUFZ 1, v0x14f975e10_0, C4<0>, C4<0>, C4<0>;
L_0x14f9940e0 .functor BUFZ 1, v0x14f976270_0, C4<0>, C4<0>, C4<0>;
L_0x14f994150 .functor BUFZ 1, v0x14f975fe0_0, C4<0>, C4<0>, C4<0>;
L_0x14f9943f0 .functor BUFZ 12, v0x14f975ea0_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0x14f974480_0 .net "D_BP_taken", 0 0, L_0x14f98baf0;  alias, 1 drivers
v0x14f974530_0 .net "D_BP_target_pc", 11 0, L_0x14f98bba0;  alias, 1 drivers
v0x14f9745d0_0 .net "D_a", 31 0, L_0x14f993240;  alias, 1 drivers
v0x14f974660_0 .net "D_a2", 31 0, L_0x14f992b30;  alias, 1 drivers
v0x14f9746f0_0 .net "D_alu_op", 3 0, L_0x14f98f630;  alias, 1 drivers
v0x14f9747c0_0 .net "D_b", 31 0, L_0x14f992f80;  alias, 1 drivers
v0x14f974870_0 .net "D_b2", 31 0, L_0x14f992be0;  alias, 1 drivers
v0x14f974920_0 .net "D_brn", 0 0, L_0x14f98d520;  alias, 1 drivers
v0x14f9749c0_0 .net "D_byt", 0 0, L_0x14f98d040;  alias, 1 drivers
v0x14f974ad0_0 .net "D_ld", 0 0, L_0x14f98cc70;  alias, 1 drivers
v0x14f974b60_0 .net "D_mul", 0 0, L_0x14f98d160;  alias, 1 drivers
v0x14f974c00_0 .net "D_rd", 4 0, L_0x14f98bfd0;  alias, 1 drivers
v0x14f974cc0_0 .net "D_str", 0 0, L_0x14f98cf20;  alias, 1 drivers
v0x14f974d50_0 .net "D_we", 0 0, L_0x14f98d430;  alias, 1 drivers
v0x14f974de0_0 .net "EX_BP_taken", 0 0, L_0x14f993f40;  alias, 1 drivers
v0x14f974e70_0 .net "EX_BP_target_pc", 11 0, L_0x14f9943f0;  alias, 1 drivers
v0x14f974f20_0 .net "EX_a", 31 0, v0x14f975a60_0;  alias, 1 drivers
v0x14f9750d0_0 .net "EX_a2", 31 0, L_0x14f993b90;  alias, 1 drivers
v0x14f975160_0 .net "EX_alu_op", 3 0, L_0x14f993de0;  alias, 1 drivers
v0x14f9751f0_0 .net "EX_b", 31 0, L_0x14f993c80;  alias, 1 drivers
v0x14f975280_0 .net "EX_b2", 31 0, L_0x14f993cf0;  alias, 1 drivers
v0x14f975310_0 .net "EX_brn", 0 0, L_0x14f993e50;  alias, 1 drivers
v0x14f9753e0_0 .net "EX_byt", 0 0, L_0x14f994150;  alias, 1 drivers
v0x14f975470_0 .net "EX_ld", 0 0, v0x14f976080_0;  alias, 1 drivers
v0x14f975500_0 .net "EX_mul", 0 0, v0x14f976120_0;  alias, 1 drivers
v0x14f9755b0_0 .net "EX_rd", 4 0, v0x14f9761c0_0;  alias, 1 drivers
v0x14f975660_0 .net "EX_str", 0 0, L_0x14f9940e0;  alias, 1 drivers
v0x14f9756f0_0 .net "EX_taken", 0 0, v0x14f971670_0;  alias, 1 drivers
v0x14f9757a0_0 .net "EX_we", 0 0, v0x14f976310_0;  alias, 1 drivers
v0x14f975850_0 .net "MEM_stall", 0 0, v0x14f977580_0;  alias, 1 drivers
v0x14f975900_0 .net "clk", 0 0, v0x14f98a050_0;  alias, 1 drivers
v0x14f9759d0_0 .var "ex_a2_r", 31 0;
v0x14f975a60_0 .var "ex_a_r", 31 0;
v0x14f974fb0_0 .var "ex_alu_op_r", 3 0;
v0x14f975cf0_0 .var "ex_b2_r", 31 0;
v0x14f975d80_0 .var "ex_b_r", 31 0;
v0x14f975e10_0 .var "ex_bp_taken_r", 0 0;
v0x14f975ea0_0 .var "ex_bp_target_pc_r", 11 0;
v0x14f975f40_0 .var "ex_brn_r", 0 0;
v0x14f975fe0_0 .var "ex_byt_r", 0 0;
v0x14f976080_0 .var "ex_ld_r", 0 0;
v0x14f976120_0 .var "ex_mul_r", 0 0;
v0x14f9761c0_0 .var "ex_rd_r", 4 0;
v0x14f976270_0 .var "ex_str_r", 0 0;
v0x14f976310_0 .var "ex_we_r", 0 0;
v0x14f9763b0_0 .net "rst", 0 0, v0x14f98a290_0;  alias, 1 drivers
v0x14f976480_0 .net "stall_D", 0 0, L_0x14f990590;  alias, 1 drivers
S_0x14f976800 .scope module, "u_dcache" "dcache" 3 408, 8 1 0, S_0x14f92b920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "MEM_ld";
    .port_info 3 /INPUT 1 "MEM_str";
    .port_info 4 /INPUT 1 "MEM_byt";
    .port_info 5 /INPUT 32 "MEM_alu_out";
    .port_info 6 /INPUT 32 "MEM_b2";
    .port_info 7 /OUTPUT 32 "MEM_data_mem";
    .port_info 8 /OUTPUT 1 "MEM_stall";
    .port_info 9 /OUTPUT 1 "Dc_mem_req";
    .port_info 10 /OUTPUT 10 "Dc_mem_addr";
    .port_info 11 /INPUT 128 "MEM_data_line";
    .port_info 12 /INPUT 1 "MEM_mem_valid";
    .port_info 13 /OUTPUT 1 "Dc_wb_we";
    .port_info 14 /OUTPUT 10 "Dc_wb_addr";
    .port_info 15 /OUTPUT 128 "Dc_wb_wline";
P_0x14f9740e0 .param/l "XLEN" 0 8 2, +C4<00000000000000000000000000100000>;
L_0x14f995eb0 .functor OR 1, v0x14f97de90_0, v0x14f97dfb0_0, C4<0>, C4<0>;
v0x14f976cd0_0 .var "Dc_mem_addr", 9 0;
v0x14f976d90_0 .var "Dc_mem_req", 0 0;
v0x14f976e30_0 .var "Dc_wb_addr", 9 0;
v0x14f976ef0_0 .var "Dc_wb_we", 0 0;
v0x14f976f90_0 .var "Dc_wb_wline", 127 0;
v0x14f977080_0 .net "MEM_alu_out", 31 0, v0x14f97dce0_0;  alias, 1 drivers
v0x14f977130_0 .net "MEM_b2", 31 0, L_0x14f9956a0;  alias, 1 drivers
v0x14f9771e0_0 .net "MEM_byt", 0 0, L_0x14f995a50;  alias, 1 drivers
v0x14f977280_0 .net "MEM_data_line", 127 0, v0x14f9862c0_0;  alias, 1 drivers
v0x14f977390_0 .var "MEM_data_mem", 31 0;
v0x14f977440_0 .net "MEM_ld", 0 0, v0x14f97de90_0;  alias, 1 drivers
v0x14f9774e0_0 .net "MEM_mem_valid", 0 0, v0x14f986370_0;  alias, 1 drivers
v0x14f977580_0 .var "MEM_stall", 0 0;
v0x14f977610_0 .net "MEM_str", 0 0, v0x14f97dfb0_0;  alias, 1 drivers
v0x14f9776b0_0 .net *"_ivl_1", 10 0, L_0x14f995b10;  1 drivers
L_0x140050c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14f977760_0 .net *"_ivl_5", 0 0, L_0x140050c70;  1 drivers
v0x14f977810_0 .net "addr_line", 9 0, L_0x14f995d10;  1 drivers
v0x14f9779a0_0 .net "addr_off", 1 0, L_0x14f995df0;  1 drivers
v0x14f977a50_0 .net "addr_word", 11 0, L_0x14f995c30;  1 drivers
v0x14f977b00_0 .net "clk", 0 0, v0x14f98a050_0;  alias, 1 drivers
v0x14f977b90 .array "data", 15 0, 31 0;
v0x14f977d30 .array "dirty", 3 0, 0 0;
v0x14f977dc0_0 .var "fifo_ptr", 1 0;
v0x14f977e70_0 .var "hit", 0 0;
v0x14f977f10_0 .var "hit_idx", 1 0;
v0x14f977fc0_0 .var/i "i", 31 0;
v0x14f978070_0 .var "miss_line", 9 0;
v0x14f978120_0 .net "op_active", 0 0, L_0x14f995eb0;  1 drivers
v0x14f9781c0_0 .net "rst", 0 0, v0x14f98a290_0;  alias, 1 drivers
v0x14f978250 .array "tag", 3 0, 3 0;
v0x14f978350 .array "valid", 3 0, 0 0;
E_0x14f976b70/0 .event anyedge, v0x14f977080_0, v0x14f977810_0, v0x14f978120_0, v0x14f9774e0_0;
v0x14f978350_0 .array/port v0x14f978350, 0;
v0x14f978350_1 .array/port v0x14f978350, 1;
v0x14f978350_2 .array/port v0x14f978350, 2;
v0x14f978350_3 .array/port v0x14f978350, 3;
E_0x14f976b70/1 .event anyedge, v0x14f978350_0, v0x14f978350_1, v0x14f978350_2, v0x14f978350_3;
v0x14f978250_0 .array/port v0x14f978250, 0;
v0x14f978250_1 .array/port v0x14f978250, 1;
v0x14f978250_2 .array/port v0x14f978250, 2;
v0x14f978250_3 .array/port v0x14f978250, 3;
E_0x14f976b70/2 .event anyedge, v0x14f978250_0, v0x14f978250_1, v0x14f978250_2, v0x14f978250_3;
E_0x14f976b70/3 .event anyedge, v0x14f977440_0, v0x14f977e70_0, v0x14f9771e0_0, v0x14f977f10_0;
v0x14f977b90_0 .array/port v0x14f977b90, 0;
v0x14f977b90_1 .array/port v0x14f977b90, 1;
v0x14f977b90_2 .array/port v0x14f977b90, 2;
E_0x14f976b70/4 .event anyedge, v0x14f9779a0_0, v0x14f977b90_0, v0x14f977b90_1, v0x14f977b90_2;
v0x14f977b90_3 .array/port v0x14f977b90, 3;
v0x14f977b90_4 .array/port v0x14f977b90, 4;
v0x14f977b90_5 .array/port v0x14f977b90, 5;
v0x14f977b90_6 .array/port v0x14f977b90, 6;
E_0x14f976b70/5 .event anyedge, v0x14f977b90_3, v0x14f977b90_4, v0x14f977b90_5, v0x14f977b90_6;
v0x14f977b90_7 .array/port v0x14f977b90, 7;
v0x14f977b90_8 .array/port v0x14f977b90, 8;
v0x14f977b90_9 .array/port v0x14f977b90, 9;
v0x14f977b90_10 .array/port v0x14f977b90, 10;
E_0x14f976b70/6 .event anyedge, v0x14f977b90_7, v0x14f977b90_8, v0x14f977b90_9, v0x14f977b90_10;
v0x14f977b90_11 .array/port v0x14f977b90, 11;
v0x14f977b90_12 .array/port v0x14f977b90, 12;
v0x14f977b90_13 .array/port v0x14f977b90, 13;
v0x14f977b90_14 .array/port v0x14f977b90, 14;
E_0x14f976b70/7 .event anyedge, v0x14f977b90_11, v0x14f977b90_12, v0x14f977b90_13, v0x14f977b90_14;
v0x14f977b90_15 .array/port v0x14f977b90, 15;
E_0x14f976b70/8 .event anyedge, v0x14f977b90_15, v0x14f977610_0;
E_0x14f976b70 .event/or E_0x14f976b70/0, E_0x14f976b70/1, E_0x14f976b70/2, E_0x14f976b70/3, E_0x14f976b70/4, E_0x14f976b70/5, E_0x14f976b70/6, E_0x14f976b70/7, E_0x14f976b70/8;
L_0x14f995b10 .part v0x14f97dce0_0, 0, 11;
L_0x14f995c30 .concat [ 11 1 0 0], L_0x14f995b10, L_0x140050c70;
L_0x14f995d10 .part L_0x14f995c30, 2, 10;
L_0x14f995df0 .part L_0x14f995c30, 0, 2;
S_0x14f9785c0 .scope module, "u_decode" "decode" 3 127, 9 1 0, S_0x14f92b920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "D_inst";
    .port_info 2 /OUTPUT 6 "D_opc";
    .port_info 3 /OUTPUT 5 "D_ra";
    .port_info 4 /OUTPUT 5 "D_rb";
    .port_info 5 /OUTPUT 5 "D_rd";
    .port_info 6 /OUTPUT 11 "D_imd";
    .port_info 7 /OUTPUT 1 "D_we";
    .port_info 8 /OUTPUT 4 "D_alu_op";
    .port_info 9 /OUTPUT 1 "D_ld";
    .port_info 10 /OUTPUT 1 "D_str";
    .port_info 11 /OUTPUT 1 "D_byt";
    .port_info 12 /OUTPUT 1 "D_brn";
    .port_info 13 /OUTPUT 1 "D_addi";
    .port_info 14 /OUTPUT 1 "D_mul";
P_0x150809200 .param/l "OPC_ADD" 1 9 32, C4<000000>;
P_0x150809240 .param/l "OPC_ADDI" 1 9 40, C4<001000>;
P_0x150809280 .param/l "OPC_AND" 1 9 34, C4<000010>;
P_0x1508092c0 .param/l "OPC_CTRL" 1 9 54, C4<001101>;
P_0x150809300 .param/l "OPC_GT" 1 9 47, C4<001010>;
P_0x150809340 .param/l "OPC_LOAD" 1 9 50, C4<01011>;
P_0x150809380 .param/l "OPC_LT" 1 9 46, C4<001001>;
P_0x1508093c0 .param/l "OPC_MUL" 1 9 56, C4<001110>;
P_0x150809400 .param/l "OPC_NOT" 1 9 37, C4<000101>;
P_0x150809440 .param/l "OPC_OR" 1 9 35, C4<000011>;
P_0x150809480 .param/l "OPC_SHL" 1 9 38, C4<000110>;
P_0x1508094c0 .param/l "OPC_SHR" 1 9 39, C4<000111>;
P_0x150809500 .param/l "OPC_STORE" 1 9 51, C4<01100>;
P_0x150809540 .param/l "OPC_SUB" 1 9 33, C4<000001>;
P_0x150809580 .param/l "OPC_XOR" 1 9 36, C4<000100>;
P_0x1508095c0 .param/l "RD_BEQ" 1 9 59, C4<00001>;
P_0x150809600 .param/l "RD_BGT" 1 9 61, C4<00011>;
P_0x150809640 .param/l "RD_BLT" 1 9 60, C4<00010>;
P_0x150809680 .param/l "RD_JMP" 1 9 58, C4<00000>;
P_0x1508096c0 .param/l "XLEN" 0 9 1, +C4<00000000000000000000000000100000>;
L_0x14f98c3d0 .functor AND 1, L_0x14f98c290, L_0x14f98c330, C4<1>, C4<1>;
L_0x14f98c5a0 .functor AND 1, L_0x14f98c290, L_0x14f98c4c0, C4<1>, C4<1>;
L_0x14f98c7a0 .functor AND 1, L_0x14f98c290, L_0x14f98c650, C4<1>, C4<1>;
L_0x14f98c070 .functor AND 1, L_0x14f98c290, L_0x14f98c8b0, C4<1>, C4<1>;
L_0x14f98ce30 .functor OR 1, L_0x14f98d200, L_0x14f98cc70, C4<0>, C4<0>;
L_0x14f98d430 .functor OR 1, L_0x14f98ce30, L_0x14f98d160, C4<0>, C4<0>;
L_0x14f98d520 .functor BUFZ 1, L_0x14f98c290, C4<0>, C4<0>, C4<0>;
L_0x14f98e310 .functor OR 1, L_0x14f98e150, L_0x14f98c7a0, C4<0>, C4<0>;
L_0x14f98e480 .functor OR 1, L_0x14f98e3a0, L_0x14f98c070, C4<0>, C4<0>;
v0x14f978f40_0 .net "D_addi", 0 0, L_0x14f98d610;  alias, 1 drivers
v0x14f978ff0_0 .net "D_alu_op", 3 0, L_0x14f98f630;  alias, 1 drivers
v0x14f9790b0_0 .net "D_brn", 0 0, L_0x14f98d520;  alias, 1 drivers
v0x14f979180_0 .net "D_byt", 0 0, L_0x14f98d040;  alias, 1 drivers
v0x14f979230_0 .net "D_imd", 10 0, L_0x14f98c0f0;  alias, 1 drivers
v0x14f979300_0 .net "D_inst", 31 0, v0x14f97f270_0;  alias, 1 drivers
v0x14f979390_0 .net "D_ld", 0 0, L_0x14f98cc70;  alias, 1 drivers
v0x14f979420_0 .net "D_mul", 0 0, L_0x14f98d160;  alias, 1 drivers
v0x14f9794d0_0 .net "D_opc", 5 0, L_0x14f98bc30;  alias, 1 drivers
v0x14f9795e0_0 .net "D_ra", 4 0, L_0x14f98bd90;  alias, 1 drivers
v0x14f9796a0_0 .net "D_rb", 4 0, L_0x14f98beb0;  alias, 1 drivers
v0x14f979730_0 .net "D_rd", 4 0, L_0x14f98bfd0;  alias, 1 drivers
v0x14f979800_0 .net "D_str", 0 0, L_0x14f98cf20;  alias, 1 drivers
v0x14f979890_0 .net "D_we", 0 0, L_0x14f98d430;  alias, 1 drivers
L_0x1400500a0 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0x14f979920_0 .net/2u *"_ivl_10", 5 0, L_0x1400500a0;  1 drivers
L_0x140050640 .functor BUFT 1, C4<000101>, C4<0>, C4<0>, C4<0>;
v0x14f9799b0_0 .net/2u *"_ivl_100", 5 0, L_0x140050640;  1 drivers
v0x14f979a60_0 .net *"_ivl_102", 0 0, L_0x14f98dd20;  1 drivers
L_0x140050688 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x14f979c00_0 .net/2u *"_ivl_104", 3 0, L_0x140050688;  1 drivers
L_0x1400506d0 .functor BUFT 1, C4<000110>, C4<0>, C4<0>, C4<0>;
v0x14f979cb0_0 .net/2u *"_ivl_106", 5 0, L_0x1400506d0;  1 drivers
v0x14f979d60_0 .net *"_ivl_108", 0 0, L_0x14f98ddc0;  1 drivers
L_0x140050718 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x14f979e00_0 .net/2u *"_ivl_110", 3 0, L_0x140050718;  1 drivers
L_0x140050760 .functor BUFT 1, C4<000111>, C4<0>, C4<0>, C4<0>;
v0x14f979eb0_0 .net/2u *"_ivl_112", 5 0, L_0x140050760;  1 drivers
v0x14f979f60_0 .net *"_ivl_114", 0 0, L_0x14f98dc80;  1 drivers
L_0x1400507a8 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x14f97a000_0 .net/2u *"_ivl_116", 3 0, L_0x1400507a8;  1 drivers
L_0x1400507f0 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x14f97a0b0_0 .net/2u *"_ivl_118", 3 0, L_0x1400507f0;  1 drivers
L_0x140050838 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x14f97a160_0 .net/2u *"_ivl_120", 5 0, L_0x140050838;  1 drivers
v0x14f97a210_0 .net *"_ivl_122", 0 0, L_0x14f98e150;  1 drivers
v0x14f97a2b0_0 .net *"_ivl_125", 0 0, L_0x14f98e310;  1 drivers
L_0x140050880 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x14f97a350_0 .net/2u *"_ivl_126", 3 0, L_0x140050880;  1 drivers
L_0x1400508c8 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v0x14f97a400_0 .net/2u *"_ivl_128", 5 0, L_0x1400508c8;  1 drivers
v0x14f97a4b0_0 .net *"_ivl_130", 0 0, L_0x14f98e3a0;  1 drivers
v0x14f97a550_0 .net *"_ivl_133", 0 0, L_0x14f98e480;  1 drivers
L_0x140050910 .functor BUFT 1, C4<1010>, C4<0>, C4<0>, C4<0>;
v0x14f97a5f0_0 .net/2u *"_ivl_134", 3 0, L_0x140050910;  1 drivers
L_0x140050958 .functor BUFT 1, C4<1011>, C4<0>, C4<0>, C4<0>;
v0x14f979b10_0 .net/2u *"_ivl_136", 3 0, L_0x140050958;  1 drivers
L_0x1400509a0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x14f97a880_0 .net/2u *"_ivl_138", 3 0, L_0x1400509a0;  1 drivers
L_0x1400500e8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x14f97a910_0 .net/2u *"_ivl_14", 4 0, L_0x1400500e8;  1 drivers
v0x14f97a9b0_0 .net *"_ivl_140", 3 0, L_0x14f98d890;  1 drivers
v0x14f97aa60_0 .net *"_ivl_142", 3 0, L_0x14f98e270;  1 drivers
v0x14f97ab10_0 .net *"_ivl_144", 3 0, L_0x14f98e970;  1 drivers
v0x14f97abc0_0 .net *"_ivl_146", 3 0, L_0x14f98eb10;  1 drivers
v0x14f97ac70_0 .net *"_ivl_148", 3 0, L_0x14f98ebf0;  1 drivers
v0x14f97ad20_0 .net *"_ivl_150", 3 0, L_0x14f98eda0;  1 drivers
v0x14f97add0_0 .net *"_ivl_152", 3 0, L_0x14f98eec0;  1 drivers
v0x14f97ae80_0 .net *"_ivl_154", 3 0, L_0x14f98f080;  1 drivers
v0x14f97af30_0 .net *"_ivl_156", 3 0, L_0x14f98f1a0;  1 drivers
v0x14f97afe0_0 .net *"_ivl_158", 3 0, L_0x14f98f370;  1 drivers
v0x14f97b090_0 .net *"_ivl_16", 0 0, L_0x14f98c330;  1 drivers
v0x14f97b130_0 .net *"_ivl_160", 3 0, L_0x14f98f450;  1 drivers
L_0x140050130 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x14f97b1e0_0 .net/2u *"_ivl_20", 4 0, L_0x140050130;  1 drivers
v0x14f97b290_0 .net *"_ivl_22", 0 0, L_0x14f98c4c0;  1 drivers
L_0x140050178 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v0x14f97b330_0 .net/2u *"_ivl_26", 4 0, L_0x140050178;  1 drivers
v0x14f97b3e0_0 .net *"_ivl_28", 0 0, L_0x14f98c650;  1 drivers
L_0x1400501c0 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x14f97b480_0 .net/2u *"_ivl_32", 4 0, L_0x1400501c0;  1 drivers
v0x14f97b530_0 .net *"_ivl_34", 0 0, L_0x14f98c8b0;  1 drivers
v0x14f97b5d0_0 .net *"_ivl_39", 4 0, L_0x14f98caf0;  1 drivers
L_0x140050208 .functor BUFT 1, C4<01011>, C4<0>, C4<0>, C4<0>;
v0x14f97b680_0 .net/2u *"_ivl_40", 4 0, L_0x140050208;  1 drivers
v0x14f97b730_0 .net *"_ivl_45", 4 0, L_0x14f98cd90;  1 drivers
L_0x140050250 .functor BUFT 1, C4<01100>, C4<0>, C4<0>, C4<0>;
v0x14f97b7e0_0 .net/2u *"_ivl_46", 4 0, L_0x140050250;  1 drivers
L_0x140050298 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0x14f97b890_0 .net/2u *"_ivl_52", 5 0, L_0x140050298;  1 drivers
L_0x1400502e0 .functor BUFT 1, C4<001010>, C4<0>, C4<0>, C4<0>;
v0x14f97b940_0 .net/2u *"_ivl_56", 5 0, L_0x1400502e0;  1 drivers
v0x14f97b9f0_0 .net *"_ivl_58", 0 0, L_0x14f98d200;  1 drivers
v0x14f97ba90_0 .net *"_ivl_61", 0 0, L_0x14f98ce30;  1 drivers
L_0x140050328 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x14f97bb30_0 .net/2u *"_ivl_66", 5 0, L_0x140050328;  1 drivers
L_0x140050370 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x14f97bbe0_0 .net/2u *"_ivl_70", 5 0, L_0x140050370;  1 drivers
v0x14f97bc90_0 .net *"_ivl_72", 0 0, L_0x14f98d6b0;  1 drivers
L_0x1400503b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x14f97a690_0 .net/2u *"_ivl_74", 3 0, L_0x1400503b8;  1 drivers
L_0x140050400 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x14f97a740_0 .net/2u *"_ivl_76", 5 0, L_0x140050400;  1 drivers
v0x14f97a7f0_0 .net *"_ivl_78", 0 0, L_0x14f98d7f0;  1 drivers
L_0x140050448 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x14f97bd30_0 .net/2u *"_ivl_80", 3 0, L_0x140050448;  1 drivers
L_0x140050490 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0x14f97bde0_0 .net/2u *"_ivl_82", 5 0, L_0x140050490;  1 drivers
v0x14f97be90_0 .net *"_ivl_84", 0 0, L_0x14f98d990;  1 drivers
L_0x1400504d8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x14f97bf30_0 .net/2u *"_ivl_86", 3 0, L_0x1400504d8;  1 drivers
L_0x140050520 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0x14f97bfe0_0 .net/2u *"_ivl_88", 5 0, L_0x140050520;  1 drivers
v0x14f97c090_0 .net *"_ivl_90", 0 0, L_0x14f98d750;  1 drivers
L_0x140050568 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x14f97c130_0 .net/2u *"_ivl_92", 3 0, L_0x140050568;  1 drivers
L_0x1400505b0 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x14f97c1e0_0 .net/2u *"_ivl_94", 5 0, L_0x1400505b0;  1 drivers
v0x14f97c290_0 .net *"_ivl_96", 0 0, L_0x14f98db60;  1 drivers
L_0x1400505f8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x14f97c330_0 .net/2u *"_ivl_98", 3 0, L_0x1400505f8;  1 drivers
v0x14f97c3e0_0 .net "clk", 0 0, v0x14f98a050_0;  alias, 1 drivers
v0x14f97c470_0 .net "is_beq", 0 0, L_0x14f98c5a0;  1 drivers
v0x14f97c510_0 .net "is_bgt", 0 0, L_0x14f98c070;  1 drivers
v0x14f97c5b0_0 .net "is_blt", 0 0, L_0x14f98c7a0;  1 drivers
v0x14f97c650_0 .net "is_ctrl", 0 0, L_0x14f98c290;  1 drivers
v0x14f97c6f0_0 .net "is_jmp", 0 0, L_0x14f98c3d0;  1 drivers
L_0x14f98bc30 .part v0x14f97f270_0, 26, 6;
L_0x14f98bd90 .part v0x14f97f270_0, 21, 5;
L_0x14f98beb0 .part v0x14f97f270_0, 16, 5;
L_0x14f98bfd0 .part v0x14f97f270_0, 11, 5;
L_0x14f98c0f0 .part v0x14f97f270_0, 0, 11;
L_0x14f98c290 .cmp/eq 6, L_0x14f98bc30, L_0x1400500a0;
L_0x14f98c330 .cmp/eq 5, L_0x14f98bfd0, L_0x1400500e8;
L_0x14f98c4c0 .cmp/eq 5, L_0x14f98bfd0, L_0x140050130;
L_0x14f98c650 .cmp/eq 5, L_0x14f98bfd0, L_0x140050178;
L_0x14f98c8b0 .cmp/eq 5, L_0x14f98bfd0, L_0x1400501c0;
L_0x14f98caf0 .part L_0x14f98bc30, 0, 5;
L_0x14f98cc70 .cmp/eq 5, L_0x14f98caf0, L_0x140050208;
L_0x14f98cd90 .part L_0x14f98bc30, 0, 5;
L_0x14f98cf20 .cmp/eq 5, L_0x14f98cd90, L_0x140050250;
L_0x14f98d040 .part L_0x14f98bc30, 5, 1;
L_0x14f98d160 .cmp/eq 6, L_0x14f98bc30, L_0x140050298;
L_0x14f98d200 .cmp/ge 6, L_0x1400502e0, L_0x14f98bc30;
L_0x14f98d610 .cmp/eq 6, L_0x14f98bc30, L_0x140050328;
L_0x14f98d6b0 .cmp/eq 6, L_0x14f98bc30, L_0x140050370;
L_0x14f98d7f0 .cmp/eq 6, L_0x14f98bc30, L_0x140050400;
L_0x14f98d990 .cmp/eq 6, L_0x14f98bc30, L_0x140050490;
L_0x14f98d750 .cmp/eq 6, L_0x14f98bc30, L_0x140050520;
L_0x14f98db60 .cmp/eq 6, L_0x14f98bc30, L_0x1400505b0;
L_0x14f98dd20 .cmp/eq 6, L_0x14f98bc30, L_0x140050640;
L_0x14f98ddc0 .cmp/eq 6, L_0x14f98bc30, L_0x1400506d0;
L_0x14f98dc80 .cmp/eq 6, L_0x14f98bc30, L_0x140050760;
L_0x14f98e150 .cmp/eq 6, L_0x14f98bc30, L_0x140050838;
L_0x14f98e3a0 .cmp/eq 6, L_0x14f98bc30, L_0x1400508c8;
L_0x14f98d890 .functor MUXZ 4, L_0x1400509a0, L_0x140050958, L_0x14f98d160, C4<>;
L_0x14f98e270 .functor MUXZ 4, L_0x14f98d890, L_0x140050910, L_0x14f98e480, C4<>;
L_0x14f98e970 .functor MUXZ 4, L_0x14f98e270, L_0x140050880, L_0x14f98e310, C4<>;
L_0x14f98eb10 .functor MUXZ 4, L_0x14f98e970, L_0x1400507f0, L_0x14f98c5a0, C4<>;
L_0x14f98ebf0 .functor MUXZ 4, L_0x14f98eb10, L_0x1400507a8, L_0x14f98dc80, C4<>;
L_0x14f98eda0 .functor MUXZ 4, L_0x14f98ebf0, L_0x140050718, L_0x14f98ddc0, C4<>;
L_0x14f98eec0 .functor MUXZ 4, L_0x14f98eda0, L_0x140050688, L_0x14f98dd20, C4<>;
L_0x14f98f080 .functor MUXZ 4, L_0x14f98eec0, L_0x1400505f8, L_0x14f98db60, C4<>;
L_0x14f98f1a0 .functor MUXZ 4, L_0x14f98f080, L_0x140050568, L_0x14f98d750, C4<>;
L_0x14f98f370 .functor MUXZ 4, L_0x14f98f1a0, L_0x1400504d8, L_0x14f98d990, C4<>;
L_0x14f98f450 .functor MUXZ 4, L_0x14f98f370, L_0x140050448, L_0x14f98d7f0, C4<>;
L_0x14f98f630 .functor MUXZ 4, L_0x14f98f450, L_0x1400503b8, L_0x14f98d6b0, C4<>;
S_0x14f97c900 .scope module, "u_ex_to_mem_reg" "ex_to_mem_reg" 3 360, 10 1 0, S_0x14f92b920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_alu_out";
    .port_info 3 /INPUT 1 "EX_taken";
    .port_info 4 /INPUT 32 "EX_b2";
    .port_info 5 /INPUT 32 "EX_a2";
    .port_info 6 /INPUT 5 "EX_rd";
    .port_info 7 /INPUT 1 "EX_we";
    .port_info 8 /INPUT 1 "EX_ld";
    .port_info 9 /INPUT 1 "EX_str";
    .port_info 10 /INPUT 1 "EX_byt";
    .port_info 11 /INPUT 1 "MEM_stall";
    .port_info 12 /OUTPUT 32 "MEM_alu_out";
    .port_info 13 /OUTPUT 1 "MEM_taken";
    .port_info 14 /OUTPUT 32 "MEM_b2";
    .port_info 15 /OUTPUT 32 "MEM_a2";
    .port_info 16 /OUTPUT 5 "MEM_rd";
    .port_info 17 /OUTPUT 1 "MEM_we";
    .port_info 18 /OUTPUT 1 "MEM_ld";
    .port_info 19 /OUTPUT 1 "MEM_str";
    .port_info 20 /OUTPUT 1 "MEM_byt";
P_0x14f975990 .param/l "XLEN" 0 10 2, +C4<00000000000000000000000000100000>;
L_0x14f9875d0 .functor BUFZ 1, v0x14f97e040_0, C4<0>, C4<0>, C4<0>;
L_0x14f9956a0 .functor BUFZ 32, v0x14f97dd70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14f995710 .functor BUFZ 32, v0x14f97dc50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14f995a50 .functor BUFZ 1, v0x14f97de00_0, C4<0>, C4<0>, C4<0>;
v0x14f97cdd0_0 .net "EX_a2", 31 0, L_0x14f993b90;  alias, 1 drivers
v0x14f97cec0_0 .net "EX_alu_out", 31 0, v0x14f971360_0;  alias, 1 drivers
v0x14f97cf50_0 .net "EX_b2", 31 0, L_0x14f993cf0;  alias, 1 drivers
v0x14f97d020_0 .net "EX_byt", 0 0, L_0x14f994150;  alias, 1 drivers
v0x14f97d0b0_0 .net "EX_ld", 0 0, v0x14f976080_0;  alias, 1 drivers
v0x14f97d1c0_0 .net "EX_rd", 4 0, v0x14f9761c0_0;  alias, 1 drivers
v0x14f97d290_0 .net "EX_str", 0 0, L_0x14f9940e0;  alias, 1 drivers
v0x14f97d320_0 .net "EX_taken", 0 0, v0x14f971670_0;  alias, 1 drivers
v0x14f97d3f0_0 .net "EX_we", 0 0, v0x14f976310_0;  alias, 1 drivers
v0x14f97d500_0 .net "MEM_a2", 31 0, L_0x14f995710;  alias, 1 drivers
v0x14f97d590_0 .net "MEM_alu_out", 31 0, v0x14f97dce0_0;  alias, 1 drivers
v0x14f97d620_0 .net "MEM_b2", 31 0, L_0x14f9956a0;  alias, 1 drivers
v0x14f97d6b0_0 .net "MEM_byt", 0 0, L_0x14f995a50;  alias, 1 drivers
v0x14f97d740_0 .net "MEM_ld", 0 0, v0x14f97de90_0;  alias, 1 drivers
v0x14f97d7d0_0 .net "MEM_rd", 4 0, v0x14f97df20_0;  alias, 1 drivers
v0x14f97d860_0 .net "MEM_stall", 0 0, v0x14f977580_0;  alias, 1 drivers
v0x14f97d8f0_0 .net "MEM_str", 0 0, v0x14f97dfb0_0;  alias, 1 drivers
v0x14f97daa0_0 .net "MEM_taken", 0 0, L_0x14f9875d0;  alias, 1 drivers
v0x14f97db30_0 .net "MEM_we", 0 0, v0x14f97e0e0_0;  alias, 1 drivers
v0x14f97dbc0_0 .net "clk", 0 0, v0x14f98a050_0;  alias, 1 drivers
v0x14f97dc50_0 .var "mem_a2_r", 31 0;
v0x14f97dce0_0 .var "mem_alu_out_r", 31 0;
v0x14f97dd70_0 .var "mem_b2_r", 31 0;
v0x14f97de00_0 .var "mem_byt_r", 0 0;
v0x14f97de90_0 .var "mem_ld_r", 0 0;
v0x14f97df20_0 .var "mem_rd_r", 4 0;
v0x14f97dfb0_0 .var "mem_str_r", 0 0;
v0x14f97e040_0 .var "mem_taken_r", 0 0;
v0x14f97e0e0_0 .var "mem_we_r", 0 0;
v0x14f97e180_0 .net "rst", 0 0, v0x14f98a290_0;  alias, 1 drivers
S_0x14f97e490 .scope module, "u_f2d" "f_to_d_reg" 3 91, 11 1 0, S_0x14f92b920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 12 "F_pc";
    .port_info 3 /INPUT 32 "F_inst";
    .port_info 4 /INPUT 1 "F_BP_taken";
    .port_info 5 /INPUT 1 "stall_D";
    .port_info 6 /INPUT 1 "MEM_stall";
    .port_info 7 /INPUT 1 "EX_taken";
    .port_info 8 /INPUT 12 "F_BP_target_pc";
    .port_info 9 /OUTPUT 12 "D_pc";
    .port_info 10 /OUTPUT 32 "D_inst";
    .port_info 11 /OUTPUT 1 "D_BP_taken";
    .port_info 12 /OUTPUT 12 "D_BP_target_pc";
P_0x14f97e650 .param/l "NOP" 1 11 28, C4<00100000000000000000000000000000>;
P_0x14f97e690 .param/l "PC_BITS" 0 11 3, +C4<00000000000000000000000000001100>;
P_0x14f97e6d0 .param/l "XLEN" 0 11 2, +C4<00000000000000000000000000100000>;
L_0x14f98baf0 .functor BUFZ 1, v0x14f97f150_0, C4<0>, C4<0>, C4<0>;
L_0x14f98bba0 .functor BUFZ 12, v0x14f97f1e0_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v0x14f97e980_0 .net "D_BP_taken", 0 0, L_0x14f98baf0;  alias, 1 drivers
v0x14f97ea30_0 .net "D_BP_target_pc", 11 0, L_0x14f98bba0;  alias, 1 drivers
v0x14f97eac0_0 .net "D_inst", 31 0, v0x14f97f270_0;  alias, 1 drivers
v0x14f97eb50_0 .net "D_pc", 11 0, v0x14f97f300_0;  alias, 1 drivers
v0x14f97ebe0_0 .net "EX_taken", 0 0, v0x14f971670_0;  alias, 1 drivers
v0x14f97ecb0_0 .net "F_BP_taken", 0 0, L_0x14f994760;  alias, 1 drivers
v0x14f97ed40_0 .net "F_BP_target_pc", 11 0, L_0x14f995210;  alias, 1 drivers
v0x14f97edd0_0 .net "F_inst", 31 0, v0x14f97fbb0_0;  alias, 1 drivers
v0x14f97ee70_0 .net "F_pc", 11 0, v0x14f981fa0_0;  alias, 1 drivers
v0x14f97efb0_0 .net "MEM_stall", 0 0, v0x14f977580_0;  alias, 1 drivers
v0x14f97f0c0_0 .net "clk", 0 0, v0x14f98a050_0;  alias, 1 drivers
v0x14f97f150_0 .var "d_bp_taken", 0 0;
v0x14f97f1e0_0 .var "d_bp_target_pc", 11 0;
v0x14f97f270_0 .var "d_inst", 31 0;
v0x14f97f300_0 .var "d_pc", 11 0;
v0x14f97f3b0_0 .net "rst", 0 0, v0x14f98a290_0;  alias, 1 drivers
v0x14f97f440_0 .net "stall_D", 0 0, L_0x14f990590;  alias, 1 drivers
S_0x14f97f690 .scope module, "u_icache" "icache" 3 61, 12 1 0, S_0x14f92b920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 12 "F_pc";
    .port_info 3 /INPUT 128 "F_mem_inst";
    .port_info 4 /INPUT 1 "F_mem_valid";
    .port_info 5 /OUTPUT 1 "Ic_mem_req";
    .port_info 6 /OUTPUT 10 "Ic_mem_addr";
    .port_info 7 /OUTPUT 32 "F_inst";
    .port_info 8 /OUTPUT 1 "F_stall";
P_0x14f9740a0 .param/l "PC_BITS" 0 12 2, +C4<00000000000000000000000000001100>;
v0x14f97fbb0_0 .var "F_inst", 31 0;
v0x14f97fc60_0 .net "F_mem_inst", 127 0, v0x14f985e80_0;  alias, 1 drivers
v0x14f97fcf0_0 .net "F_mem_valid", 0 0, v0x14f985f30_0;  alias, 1 drivers
v0x14f97fd80_0 .net "F_pc", 11 0, v0x14f981fa0_0;  alias, 1 drivers
v0x14f97fe10_0 .var "F_stall", 0 0;
v0x14f97fee0_0 .var "Ic_mem_addr", 9 0;
v0x14f97ff70_0 .var "Ic_mem_req", 0 0;
v0x14f980000_0 .net *"_ivl_1", 9 0, L_0x14f98b710;  1 drivers
L_0x140050058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14f9800b0_0 .net *"_ivl_5", 1 0, L_0x140050058;  1 drivers
v0x14f9801e0_0 .net "clk", 0 0, v0x14f98a050_0;  alias, 1 drivers
v0x14f980270 .array "data", 15 0, 31 0;
v0x14f980490_0 .var "fifo_ptr", 1 0;
v0x14f980540_0 .var "hit", 0 0;
v0x14f9805e0_0 .var "hit_idx", 1 0;
v0x14f980690_0 .var/i "i", 31 0;
v0x14f980740_0 .var "miss_line", 9 0;
v0x14f9807f0_0 .net "pc_line", 11 0, L_0x14f98b7b0;  1 drivers
v0x14f980980_0 .net "pc_word", 1 0, L_0x14f98b910;  1 drivers
v0x14f980a10_0 .net "rst", 0 0, v0x14f98a290_0;  alias, 1 drivers
v0x14f980aa0 .array "tag", 3 0, 2 0;
v0x14f980ba0 .array "valid", 3 0, 0 0;
v0x14f980ba0_0 .array/port v0x14f980ba0, 0;
v0x14f980ba0_1 .array/port v0x14f980ba0, 1;
E_0x14f97fa80/0 .event anyedge, v0x14f9807f0_0, v0x14f97fcf0_0, v0x14f980ba0_0, v0x14f980ba0_1;
v0x14f980ba0_2 .array/port v0x14f980ba0, 2;
v0x14f980ba0_3 .array/port v0x14f980ba0, 3;
v0x14f980aa0_0 .array/port v0x14f980aa0, 0;
v0x14f980aa0_1 .array/port v0x14f980aa0, 1;
E_0x14f97fa80/1 .event anyedge, v0x14f980ba0_2, v0x14f980ba0_3, v0x14f980aa0_0, v0x14f980aa0_1;
v0x14f980aa0_2 .array/port v0x14f980aa0, 2;
v0x14f980aa0_3 .array/port v0x14f980aa0, 3;
E_0x14f97fa80/2 .event anyedge, v0x14f980aa0_2, v0x14f980aa0_3, v0x14f980540_0, v0x14f9805e0_0;
v0x14f980270_0 .array/port v0x14f980270, 0;
v0x14f980270_1 .array/port v0x14f980270, 1;
v0x14f980270_2 .array/port v0x14f980270, 2;
E_0x14f97fa80/3 .event anyedge, v0x14f980980_0, v0x14f980270_0, v0x14f980270_1, v0x14f980270_2;
v0x14f980270_3 .array/port v0x14f980270, 3;
v0x14f980270_4 .array/port v0x14f980270, 4;
v0x14f980270_5 .array/port v0x14f980270, 5;
v0x14f980270_6 .array/port v0x14f980270, 6;
E_0x14f97fa80/4 .event anyedge, v0x14f980270_3, v0x14f980270_4, v0x14f980270_5, v0x14f980270_6;
v0x14f980270_7 .array/port v0x14f980270, 7;
v0x14f980270_8 .array/port v0x14f980270, 8;
v0x14f980270_9 .array/port v0x14f980270, 9;
v0x14f980270_10 .array/port v0x14f980270, 10;
E_0x14f97fa80/5 .event anyedge, v0x14f980270_7, v0x14f980270_8, v0x14f980270_9, v0x14f980270_10;
v0x14f980270_11 .array/port v0x14f980270, 11;
v0x14f980270_12 .array/port v0x14f980270, 12;
v0x14f980270_13 .array/port v0x14f980270, 13;
v0x14f980270_14 .array/port v0x14f980270, 14;
E_0x14f97fa80/6 .event anyedge, v0x14f980270_11, v0x14f980270_12, v0x14f980270_13, v0x14f980270_14;
v0x14f980270_15 .array/port v0x14f980270, 15;
E_0x14f97fa80/7 .event anyedge, v0x14f980270_15;
E_0x14f97fa80 .event/or E_0x14f97fa80/0, E_0x14f97fa80/1, E_0x14f97fa80/2, E_0x14f97fa80/3, E_0x14f97fa80/4, E_0x14f97fa80/5, E_0x14f97fa80/6, E_0x14f97fa80/7;
L_0x14f98b710 .part v0x14f981fa0_0, 2, 10;
L_0x14f98b7b0 .concat [ 10 2 0 0], L_0x14f98b710, L_0x140050058;
L_0x14f98b910 .part v0x14f981fa0_0, 0, 2;
S_0x14f980d70 .scope module, "u_mem_to_wb_reg" "mem_to_wb_reg" 3 475, 13 1 0, S_0x14f92b920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "MEM_data_mem";
    .port_info 3 /INPUT 5 "MEM_rd";
    .port_info 4 /INPUT 1 "MEM_we";
    .port_info 5 /OUTPUT 32 "WB_data_mem";
    .port_info 6 /OUTPUT 5 "WB_rd";
    .port_info 7 /OUTPUT 1 "WB_we";
P_0x14f980140 .param/l "XLEN" 0 13 2, +C4<00000000000000000000000000100000>;
v0x14f981080_0 .net "MEM_data_mem", 31 0, v0x14f977390_0;  alias, 1 drivers
v0x14f981150_0 .net "MEM_rd", 4 0, v0x14f97df20_0;  alias, 1 drivers
v0x14f9811e0_0 .net "MEM_we", 0 0, v0x14f97e0e0_0;  alias, 1 drivers
v0x14f981270_0 .net "WB_data_mem", 31 0, v0x14f9816b0_0;  alias, 1 drivers
v0x14f981310_0 .net "WB_rd", 4 0, v0x14f981740_0;  alias, 1 drivers
v0x14f9813e0_0 .net "WB_we", 0 0, v0x14f9817e0_0;  alias, 1 drivers
v0x14f981490_0 .net "clk", 0 0, v0x14f98a050_0;  alias, 1 drivers
v0x14f981620_0 .net "rst", 0 0, v0x14f98a290_0;  alias, 1 drivers
v0x14f9816b0_0 .var "wb_data_mem_r", 31 0;
v0x14f981740_0 .var "wb_rd_r", 4 0;
v0x14f9817e0_0 .var "wb_we_r", 0 0;
S_0x14f981900 .scope module, "u_pc" "pc" 3 40, 14 4 0, S_0x14f92b920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "EX_taken";
    .port_info 3 /INPUT 12 "EX_alt_pc";
    .port_info 4 /INPUT 1 "stall_D";
    .port_info 5 /INPUT 12 "F_BP_target_pc";
    .port_info 6 /OUTPUT 12 "F_pc";
P_0x14f981ac0 .param/l "PCLEN" 0 14 5, +C4<00000000000000000000000000001100>;
P_0x14f981b00 .param/l "RESET_PC" 0 14 6, C4<000000000000>;
v0x14f981d30_0 .net "EX_alt_pc", 11 0, L_0x14f98b670;  1 drivers
v0x14f981df0_0 .net "EX_taken", 0 0, v0x14f971670_0;  alias, 1 drivers
v0x14f981f10_0 .net "F_BP_target_pc", 11 0, L_0x14f995210;  alias, 1 drivers
v0x14f981fa0_0 .var "F_pc", 11 0;
v0x14f982030_0 .net "clk", 0 0, v0x14f98a050_0;  alias, 1 drivers
v0x14f982100_0 .net "rst", 0 0, v0x14f98a290_0;  alias, 1 drivers
v0x14f982290_0 .net "stall_D", 0 0, L_0x14f990590;  alias, 1 drivers
E_0x14f981b80 .event posedge, v0x14f9706c0_0, v0x14f9700b0_0;
S_0x14f982380 .scope module, "u_regfile" "regfile" 3 201, 15 1 0, S_0x14f92b920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "D_ra";
    .port_info 2 /INPUT 5 "D_rb";
    .port_info 3 /INPUT 11 "D_imd";
    .port_info 4 /INPUT 12 "D_pc";
    .port_info 5 /INPUT 1 "D_ld";
    .port_info 6 /INPUT 1 "D_str";
    .port_info 7 /INPUT 1 "D_brn";
    .port_info 8 /INPUT 1 "D_addi";
    .port_info 9 /INPUT 2 "EX_D_bp";
    .port_info 10 /INPUT 2 "MEM_D_bp";
    .port_info 11 /INPUT 2 "WB_D_bp";
    .port_info 12 /INPUT 32 "EX_alu_out";
    .port_info 13 /INPUT 32 "MEM_data_mem";
    .port_info 14 /INPUT 1 "WB_we";
    .port_info 15 /INPUT 5 "WB_rd";
    .port_info 16 /INPUT 32 "WB_data_mem";
    .port_info 17 /OUTPUT 32 "D_a";
    .port_info 18 /OUTPUT 32 "D_b";
    .port_info 19 /OUTPUT 32 "D_a2";
    .port_info 20 /OUTPUT 32 "D_b2";
P_0x14f9824f0 .param/l "ADDR_SIZE" 0 15 4, +C4<00000000000000000000000000000101>;
P_0x14f982530 .param/l "REG_NUM" 0 15 3, +C4<00000000000000000000000000100000>;
P_0x14f982570 .param/l "XLEN" 0 15 2, +C4<00000000000000000000000000100000>;
L_0x14f991aa0 .functor BUFZ 32, L_0x14f991860, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14f991e10 .functor BUFZ 32, L_0x14f991b50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14f992b30 .functor BUFZ 32, L_0x14f992490, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14f992be0 .functor BUFZ 32, L_0x14f9929d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14f9932e0 .functor OR 1, L_0x14f98cf20, L_0x14f98cc70, C4<0>, C4<0>;
L_0x14f993350 .functor OR 1, L_0x14f9932e0, L_0x14f98d610, C4<0>, C4<0>;
L_0x14f993440 .functor OR 1, L_0x14f993350, L_0x14f98d520, C4<0>, C4<0>;
v0x14f9829a0_0 .net "D_a", 31 0, L_0x14f993240;  alias, 1 drivers
v0x14f982a60_0 .net "D_a2", 31 0, L_0x14f992b30;  alias, 1 drivers
v0x14f982af0_0 .net "D_addi", 0 0, L_0x14f98d610;  alias, 1 drivers
v0x14f982b80_0 .net "D_b", 31 0, L_0x14f992f80;  alias, 1 drivers
v0x14f982c10_0 .net "D_b2", 31 0, L_0x14f992be0;  alias, 1 drivers
v0x14f982ce0_0 .net "D_brn", 0 0, L_0x14f98d520;  alias, 1 drivers
v0x14f982db0_0 .net "D_imd", 10 0, L_0x14f98c0f0;  alias, 1 drivers
v0x14f982e40_0 .net "D_ld", 0 0, L_0x14f98cc70;  alias, 1 drivers
v0x14f982f10_0 .net "D_pc", 11 0, v0x14f97f300_0;  alias, 1 drivers
v0x14f983020_0 .net "D_ra", 4 0, L_0x14f98bd90;  alias, 1 drivers
v0x14f9830b0_0 .net "D_rb", 4 0, L_0x14f98beb0;  alias, 1 drivers
v0x14f983180_0 .net "D_str", 0 0, L_0x14f98cf20;  alias, 1 drivers
v0x14f983250_0 .net "EX_D_bp", 1 0, L_0x14f990910;  alias, 1 drivers
v0x14f9832e0_0 .net "EX_alu_out", 31 0, v0x14f971360_0;  alias, 1 drivers
v0x14f983370_0 .net "MEM_D_bp", 1 0, L_0x14f990a90;  alias, 1 drivers
v0x14f983400_0 .net "MEM_data_mem", 31 0, v0x14f977390_0;  alias, 1 drivers
v0x14f9834d0_0 .net "WB_D_bp", 1 0, L_0x14f990b70;  alias, 1 drivers
v0x14f983660_0 .net "WB_data_mem", 31 0, v0x14f9816b0_0;  alias, 1 drivers
v0x14f9836f0_0 .net "WB_rd", 4 0, v0x14f981740_0;  alias, 1 drivers
v0x14f983780_0 .net "WB_we", 0 0, v0x14f9817e0_0;  alias, 1 drivers
v0x14f983850_0 .net *"_ivl_1", 0 0, L_0x14f990d00;  1 drivers
v0x14f9838e0_0 .net *"_ivl_10", 32 0, L_0x14f9914e0;  1 drivers
v0x14f983970_0 .net *"_ivl_14", 31 0, L_0x14f991860;  1 drivers
v0x14f983a20_0 .net *"_ivl_16", 6 0, L_0x14f991900;  1 drivers
L_0x140050a78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14f983ad0_0 .net *"_ivl_19", 1 0, L_0x140050a78;  1 drivers
v0x14f983b80_0 .net *"_ivl_2", 20 0, L_0x14f990e20;  1 drivers
v0x14f983c30_0 .net *"_ivl_22", 31 0, L_0x14f991b50;  1 drivers
v0x14f983ce0_0 .net *"_ivl_24", 6 0, L_0x14f991bf0;  1 drivers
L_0x140050ac0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14f983d90_0 .net *"_ivl_27", 1 0, L_0x140050ac0;  1 drivers
v0x14f983e40_0 .net *"_ivl_31", 0 0, L_0x14f991e80;  1 drivers
v0x14f983ef0_0 .net *"_ivl_33", 0 0, L_0x14f991fa0;  1 drivers
v0x14f983fa0_0 .net *"_ivl_35", 0 0, L_0x14f992130;  1 drivers
v0x14f984050_0 .net *"_ivl_36", 31 0, L_0x14f992250;  1 drivers
v0x14f983580_0 .net *"_ivl_38", 31 0, L_0x14f992370;  1 drivers
v0x14f9842e0_0 .net *"_ivl_43", 0 0, L_0x14f9925c0;  1 drivers
v0x14f984370_0 .net *"_ivl_45", 0 0, L_0x14f992660;  1 drivers
v0x14f984410_0 .net *"_ivl_47", 0 0, L_0x14f9927a0;  1 drivers
v0x14f9844c0_0 .net *"_ivl_48", 31 0, L_0x14f992840;  1 drivers
v0x14f984570_0 .net *"_ivl_50", 31 0, L_0x14f992700;  1 drivers
v0x14f984620_0 .net *"_ivl_59", 0 0, L_0x14f992c90;  1 drivers
v0x14f9846d0_0 .net *"_ivl_60", 19 0, L_0x14f992d30;  1 drivers
v0x14f984780_0 .net *"_ivl_62", 31 0, L_0x14f992e80;  1 drivers
v0x14f984830_0 .net *"_ivl_67", 0 0, L_0x14f9932e0;  1 drivers
v0x14f9848d0_0 .net *"_ivl_69", 0 0, L_0x14f993350;  1 drivers
v0x14f984970_0 .net *"_ivl_7", 0 0, L_0x14f9912f0;  1 drivers
v0x14f984a20_0 .net *"_ivl_71", 0 0, L_0x14f993440;  1 drivers
v0x14f984ac0_0 .net *"_ivl_73", 0 0, L_0x14f9934f0;  1 drivers
v0x14f984b70_0 .net *"_ivl_74", 20 0, L_0x14f993590;  1 drivers
v0x14f984c20_0 .net *"_ivl_76", 31 0, L_0x14f9936e0;  1 drivers
v0x14f984cd0_0 .net *"_ivl_8", 20 0, L_0x14f991390;  1 drivers
v0x14f984d80_0 .net "clk", 0 0, v0x14f98a050_0;  alias, 1 drivers
v0x14f984e10_0 .var/i "i", 31 0;
v0x14f984ec0_0 .net "offset", 31 0, L_0x14f990ff0;  1 drivers
v0x14f984f70_0 .net "pc_extended", 31 0, L_0x14f991580;  1 drivers
v0x14f985020_0 .net "ra_fwd", 31 0, L_0x14f992490;  1 drivers
v0x14f9850d0_0 .net "ra_raw", 31 0, L_0x14f991aa0;  1 drivers
v0x14f985180_0 .net "rb_fwd", 31 0, L_0x14f9929d0;  1 drivers
v0x14f985230_0 .net "rb_raw", 31 0, L_0x14f991e10;  1 drivers
v0x14f9852e0 .array "regs", 31 0, 31 0;
L_0x14f990d00 .part L_0x14f98c0f0, 10, 1;
LS_0x14f990e20_0_0 .concat [ 1 1 1 1], L_0x14f990d00, L_0x14f990d00, L_0x14f990d00, L_0x14f990d00;
LS_0x14f990e20_0_4 .concat [ 1 1 1 1], L_0x14f990d00, L_0x14f990d00, L_0x14f990d00, L_0x14f990d00;
LS_0x14f990e20_0_8 .concat [ 1 1 1 1], L_0x14f990d00, L_0x14f990d00, L_0x14f990d00, L_0x14f990d00;
LS_0x14f990e20_0_12 .concat [ 1 1 1 1], L_0x14f990d00, L_0x14f990d00, L_0x14f990d00, L_0x14f990d00;
LS_0x14f990e20_0_16 .concat [ 1 1 1 1], L_0x14f990d00, L_0x14f990d00, L_0x14f990d00, L_0x14f990d00;
LS_0x14f990e20_0_20 .concat [ 1 0 0 0], L_0x14f990d00;
LS_0x14f990e20_1_0 .concat [ 4 4 4 4], LS_0x14f990e20_0_0, LS_0x14f990e20_0_4, LS_0x14f990e20_0_8, LS_0x14f990e20_0_12;
LS_0x14f990e20_1_4 .concat [ 4 1 0 0], LS_0x14f990e20_0_16, LS_0x14f990e20_0_20;
L_0x14f990e20 .concat [ 16 5 0 0], LS_0x14f990e20_1_0, LS_0x14f990e20_1_4;
L_0x14f990ff0 .concat [ 11 21 0 0], L_0x14f98c0f0, L_0x14f990e20;
L_0x14f9912f0 .part v0x14f97f300_0, 10, 1;
LS_0x14f991390_0_0 .concat [ 1 1 1 1], L_0x14f9912f0, L_0x14f9912f0, L_0x14f9912f0, L_0x14f9912f0;
LS_0x14f991390_0_4 .concat [ 1 1 1 1], L_0x14f9912f0, L_0x14f9912f0, L_0x14f9912f0, L_0x14f9912f0;
LS_0x14f991390_0_8 .concat [ 1 1 1 1], L_0x14f9912f0, L_0x14f9912f0, L_0x14f9912f0, L_0x14f9912f0;
LS_0x14f991390_0_12 .concat [ 1 1 1 1], L_0x14f9912f0, L_0x14f9912f0, L_0x14f9912f0, L_0x14f9912f0;
LS_0x14f991390_0_16 .concat [ 1 1 1 1], L_0x14f9912f0, L_0x14f9912f0, L_0x14f9912f0, L_0x14f9912f0;
LS_0x14f991390_0_20 .concat [ 1 0 0 0], L_0x14f9912f0;
LS_0x14f991390_1_0 .concat [ 4 4 4 4], LS_0x14f991390_0_0, LS_0x14f991390_0_4, LS_0x14f991390_0_8, LS_0x14f991390_0_12;
LS_0x14f991390_1_4 .concat [ 4 1 0 0], LS_0x14f991390_0_16, LS_0x14f991390_0_20;
L_0x14f991390 .concat [ 16 5 0 0], LS_0x14f991390_1_0, LS_0x14f991390_1_4;
L_0x14f9914e0 .concat [ 12 21 0 0], v0x14f97f300_0, L_0x14f991390;
L_0x14f991580 .part L_0x14f9914e0, 0, 32;
L_0x14f991860 .array/port v0x14f9852e0, L_0x14f991900;
L_0x14f991900 .concat [ 5 2 0 0], L_0x14f98bd90, L_0x140050a78;
L_0x14f991b50 .array/port v0x14f9852e0, L_0x14f991bf0;
L_0x14f991bf0 .concat [ 5 2 0 0], L_0x14f98beb0, L_0x140050ac0;
L_0x14f991e80 .part L_0x14f990910, 1, 1;
L_0x14f991fa0 .part L_0x14f990a90, 1, 1;
L_0x14f992130 .part L_0x14f990b70, 1, 1;
L_0x14f992250 .functor MUXZ 32, L_0x14f991aa0, v0x14f9816b0_0, L_0x14f992130, C4<>;
L_0x14f992370 .functor MUXZ 32, L_0x14f992250, v0x14f977390_0, L_0x14f991fa0, C4<>;
L_0x14f992490 .functor MUXZ 32, L_0x14f992370, v0x14f971360_0, L_0x14f991e80, C4<>;
L_0x14f9925c0 .part L_0x14f990910, 0, 1;
L_0x14f992660 .part L_0x14f990a90, 0, 1;
L_0x14f9927a0 .part L_0x14f990b70, 0, 1;
L_0x14f992840 .functor MUXZ 32, L_0x14f991e10, v0x14f9816b0_0, L_0x14f9927a0, C4<>;
L_0x14f992700 .functor MUXZ 32, L_0x14f992840, v0x14f977390_0, L_0x14f992660, C4<>;
L_0x14f9929d0 .functor MUXZ 32, L_0x14f992700, v0x14f971360_0, L_0x14f9925c0, C4<>;
L_0x14f992c90 .part v0x14f97f300_0, 11, 1;
LS_0x14f992d30_0_0 .concat [ 1 1 1 1], L_0x14f992c90, L_0x14f992c90, L_0x14f992c90, L_0x14f992c90;
LS_0x14f992d30_0_4 .concat [ 1 1 1 1], L_0x14f992c90, L_0x14f992c90, L_0x14f992c90, L_0x14f992c90;
LS_0x14f992d30_0_8 .concat [ 1 1 1 1], L_0x14f992c90, L_0x14f992c90, L_0x14f992c90, L_0x14f992c90;
LS_0x14f992d30_0_12 .concat [ 1 1 1 1], L_0x14f992c90, L_0x14f992c90, L_0x14f992c90, L_0x14f992c90;
LS_0x14f992d30_0_16 .concat [ 1 1 1 1], L_0x14f992c90, L_0x14f992c90, L_0x14f992c90, L_0x14f992c90;
LS_0x14f992d30_1_0 .concat [ 4 4 4 4], LS_0x14f992d30_0_0, LS_0x14f992d30_0_4, LS_0x14f992d30_0_8, LS_0x14f992d30_0_12;
LS_0x14f992d30_1_4 .concat [ 4 0 0 0], LS_0x14f992d30_0_16;
L_0x14f992d30 .concat [ 16 4 0 0], LS_0x14f992d30_1_0, LS_0x14f992d30_1_4;
L_0x14f992e80 .concat [ 12 20 0 0], v0x14f97f300_0, L_0x14f992d30;
L_0x14f993240 .functor MUXZ 32, L_0x14f992490, L_0x14f992e80, L_0x14f98d520, C4<>;
L_0x14f9934f0 .part L_0x14f98c0f0, 10, 1;
LS_0x14f993590_0_0 .concat [ 1 1 1 1], L_0x14f9934f0, L_0x14f9934f0, L_0x14f9934f0, L_0x14f9934f0;
LS_0x14f993590_0_4 .concat [ 1 1 1 1], L_0x14f9934f0, L_0x14f9934f0, L_0x14f9934f0, L_0x14f9934f0;
LS_0x14f993590_0_8 .concat [ 1 1 1 1], L_0x14f9934f0, L_0x14f9934f0, L_0x14f9934f0, L_0x14f9934f0;
LS_0x14f993590_0_12 .concat [ 1 1 1 1], L_0x14f9934f0, L_0x14f9934f0, L_0x14f9934f0, L_0x14f9934f0;
LS_0x14f993590_0_16 .concat [ 1 1 1 1], L_0x14f9934f0, L_0x14f9934f0, L_0x14f9934f0, L_0x14f9934f0;
LS_0x14f993590_0_20 .concat [ 1 0 0 0], L_0x14f9934f0;
LS_0x14f993590_1_0 .concat [ 4 4 4 4], LS_0x14f993590_0_0, LS_0x14f993590_0_4, LS_0x14f993590_0_8, LS_0x14f993590_0_12;
LS_0x14f993590_1_4 .concat [ 4 1 0 0], LS_0x14f993590_0_16, LS_0x14f993590_0_20;
L_0x14f993590 .concat [ 16 5 0 0], LS_0x14f993590_1_0, LS_0x14f993590_1_4;
L_0x14f9936e0 .concat [ 11 21 0 0], L_0x14f98c0f0, L_0x14f993590;
L_0x14f992f80 .functor MUXZ 32, L_0x14f9929d0, L_0x14f9936e0, L_0x14f993440, C4<>;
S_0x14f985580 .scope module, "u_unified_mem" "unified_mem" 3 438, 16 1 0, S_0x14f92b920;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "Ic_mem_req";
    .port_info 3 /INPUT 10 "Ic_mem_addr";
    .port_info 4 /OUTPUT 128 "F_mem_inst";
    .port_info 5 /OUTPUT 1 "F_mem_valid";
    .port_info 6 /INPUT 1 "Dc_mem_req";
    .port_info 7 /INPUT 10 "Dc_mem_addr";
    .port_info 8 /OUTPUT 128 "MEM_data_line";
    .port_info 9 /OUTPUT 1 "MEM_mem_valid";
    .port_info 10 /INPUT 1 "Dc_wb_we";
    .port_info 11 /INPUT 10 "Dc_wb_addr";
    .port_info 12 /INPUT 128 "Dc_wb_wline";
P_0x14f985740 .param/l "LATENCY" 0 16 3, +C4<00000000000000000000000000000011>;
P_0x14f985780 .param/l "XLEN" 0 16 2, +C4<00000000000000000000000000100000>;
v0x14f985a30_0 .var "D_counter", 1 0;
v0x14f985ac0_0 .var "D_saved_line", 9 0;
v0x14f985b50_0 .net "Dc_mem_addr", 9 0, v0x14f976cd0_0;  alias, 1 drivers
v0x14f985be0_0 .net "Dc_mem_req", 0 0, v0x14f976d90_0;  alias, 1 drivers
v0x14f985c70_0 .net "Dc_wb_addr", 9 0, v0x14f976e30_0;  alias, 1 drivers
v0x14f985d40_0 .net "Dc_wb_we", 0 0, v0x14f976ef0_0;  alias, 1 drivers
v0x14f985dd0_0 .net "Dc_wb_wline", 127 0, v0x14f976f90_0;  alias, 1 drivers
v0x14f985e80_0 .var "F_mem_inst", 127 0;
v0x14f985f30_0 .var "F_mem_valid", 0 0;
v0x14f986060_0 .var "I_counter", 1 0;
v0x14f9860f0_0 .var "I_saved_line", 9 0;
v0x14f986180_0 .net "Ic_mem_addr", 9 0, v0x14f97fee0_0;  alias, 1 drivers
v0x14f986210_0 .net "Ic_mem_req", 0 0, v0x14f97ff70_0;  alias, 1 drivers
v0x14f9862c0_0 .var "MEM_data_line", 127 0;
v0x14f986370_0 .var "MEM_mem_valid", 0 0;
v0x14f986420_0 .net "clk", 0 0, v0x14f98a050_0;  alias, 1 drivers
v0x14f9864b0_0 .var/i "i", 31 0;
v0x14f986640_0 .var/i "j", 31 0;
v0x14f9866d0 .array "line", 4095 0, 31 0;
v0x14f986770_0 .net "rst", 0 0, v0x14f98a290_0;  alias, 1 drivers
S_0x14f989e90 .scope begin, "run_loop" "run_loop" 2 45, 2 45 0, S_0x14f919520;
 .timescale -9 -12;
S_0x14f919690 .scope module, "data_mem" "data_mem" 17 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "Dc_mem_req";
    .port_info 3 /INPUT 10 "Dc_mem_addr";
    .port_info 4 /OUTPUT 128 "MEM_data_line";
    .port_info 5 /OUTPUT 1 "MEM_mem_valid";
    .port_info 6 /INPUT 1 "Dc_wb_we";
    .port_info 7 /INPUT 10 "Dc_wb_addr";
    .port_info 8 /INPUT 128 "Dc_wb_wline";
P_0x14f92bb60 .param/l "LATENCY" 0 17 3, +C4<00000000000000000000000000000011>;
P_0x14f92bba0 .param/l "XLEN" 0 17 2, +C4<00000000000000000000000000100000>;
o0x14001e670 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x14f98a360_0 .net "Dc_mem_addr", 9 0, o0x14001e670;  0 drivers
o0x14001e6a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14f98a3f0_0 .net "Dc_mem_req", 0 0, o0x14001e6a0;  0 drivers
o0x14001e6d0 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x14f98a480_0 .net "Dc_wb_addr", 9 0, o0x14001e6d0;  0 drivers
o0x14001e700 .functor BUFZ 1, C4<z>; HiZ drive
v0x14f98a510_0 .net "Dc_wb_we", 0 0, o0x14001e700;  0 drivers
o0x14001e730 .functor BUFZ 128, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x14f98a5a0_0 .net "Dc_wb_wline", 127 0, o0x14001e730;  0 drivers
v0x14f98a670_0 .var "MEM_data_line", 127 0;
v0x14f98a700_0 .var "MEM_mem_valid", 0 0;
o0x14001e7c0 .functor BUFZ 1, C4<z>; HiZ drive
v0x14f98a790_0 .net "clk", 0 0, o0x14001e7c0;  0 drivers
v0x14f98a820_0 .var "counter", 1 0;
v0x14f98a930_0 .var/i "i", 31 0;
v0x14f98a9c0_0 .var/i "j", 31 0;
v0x14f98aa50 .array "line", 4099 0, 31 0;
o0x14001e880 .functor BUFZ 1, C4<z>; HiZ drive
v0x14f98aae0_0 .net "rst", 0 0, o0x14001e880;  0 drivers
v0x14f98ab80_0 .var "saved_line", 9 0;
E_0x14f98a320 .event posedge, v0x14f98a790_0;
S_0x14f92b7b0 .scope module, "instruct_mem" "instruct_mem" 18 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "Ic_mem_req";
    .port_info 3 /INPUT 10 "Ic_mem_addr";
    .port_info 4 /OUTPUT 128 "F_mem_inst";
    .port_info 5 /OUTPUT 1 "F_mem_valid";
P_0x14f957510 .param/l "LATENCY" 0 18 3, +C4<00000000000000000000000000000011>;
P_0x14f957550 .param/l "XLEN" 0 18 2, +C4<00000000000000000000000000100000>;
v0x14f98ad30_0 .var "F_mem_inst", 127 0;
v0x14f98adf0_0 .var "F_mem_valid", 0 0;
o0x14001eaf0 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v0x14f98ae90_0 .net "Ic_mem_addr", 9 0, o0x14001eaf0;  0 drivers
o0x14001eb20 .functor BUFZ 1, C4<z>; HiZ drive
v0x14f98af20_0 .net "Ic_mem_req", 0 0, o0x14001eb20;  0 drivers
o0x14001eb50 .functor BUFZ 1, C4<z>; HiZ drive
v0x14f98afb0_0 .net "clk", 0 0, o0x14001eb50;  0 drivers
v0x14f98b080_0 .var "counter", 1 0;
v0x14f98b130_0 .var/i "i", 31 0;
v0x14f98b1e0_0 .var/i "j", 31 0;
v0x14f98b290 .array "line", 4099 0, 31 0;
o0x14001ec10 .functor BUFZ 1, C4<z>; HiZ drive
v0x14f98b3a0_0 .net "rst", 0 0, o0x14001ec10;  0 drivers
v0x14f98b430_0 .var "saved_line", 9 0;
E_0x14f98a630 .event posedge, v0x14f98afb0_0;
    .scope S_0x14f981900;
T_1 ;
    %wait E_0x14f981b80;
    %load/vec4 v0x14f982100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x14f981fa0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x14f981df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x14f981d30_0;
    %assign/vec4 v0x14f981fa0_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x14f982290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x14f981fa0_0;
    %assign/vec4 v0x14f981fa0_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x14f981f10_0;
    %assign/vec4 v0x14f981fa0_0, 0;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x14f97f690;
T_2 ;
    %wait E_0x14f91bc90;
    %load/vec4 v0x14f980a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14f980690_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x14f980690_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x14f980690_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f980ba0, 0, 4;
    %load/vec4 v0x14f980690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14f980690_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14f980490_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x14f980740_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x14f97ff70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.6, 9;
    %load/vec4 v0x14f980540_0;
    %nor/r;
    %and;
T_2.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x14f9807f0_0;
    %pad/u 10;
    %assign/vec4 v0x14f980740_0, 0;
T_2.4 ;
    %load/vec4 v0x14f97fcf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %load/vec4 v0x14f980490_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x14f980490_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x14f980490_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f980ba0, 0, 4;
    %load/vec4 v0x14f980740_0;
    %pad/u 3;
    %load/vec4 v0x14f980490_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f980aa0, 0, 4;
    %load/vec4 v0x14f97fc60_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x14f980490_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f980270, 0, 4;
    %load/vec4 v0x14f97fc60_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x14f980490_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f980270, 0, 4;
    %load/vec4 v0x14f97fc60_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x14f980490_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 2, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f980270, 0, 4;
    %load/vec4 v0x14f97fc60_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0x14f980490_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 3, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f980270, 0, 4;
T_2.7 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14f97f690;
T_3 ;
    %wait E_0x14f97fa80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14f980540_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14f9805e0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14f97fe10_0, 0, 1;
    %pushi/vec4 536870912, 0, 32;
    %store/vec4 v0x14f97fbb0_0, 0, 32;
    %load/vec4 v0x14f9807f0_0;
    %pad/u 10;
    %store/vec4 v0x14f97fee0_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14f97ff70_0, 0, 1;
    %load/vec4 v0x14f97fcf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14f980690_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x14f980690_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %ix/getv/s 4, v0x14f980690_0;
    %load/vec4a v0x14f980ba0, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %ix/getv/s 4, v0x14f980690_0;
    %load/vec4a v0x14f980aa0, 4;
    %pad/u 12;
    %load/vec4 v0x14f9807f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14f980540_0, 0, 1;
    %load/vec4 v0x14f980690_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x14f9805e0_0, 0, 2;
T_3.4 ;
    %load/vec4 v0x14f980690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14f980690_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
T_3.0 ;
    %load/vec4 v0x14f980540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %load/vec4 v0x14f9805e0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x14f980980_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14f980270, 4;
    %store/vec4 v0x14f97fbb0_0, 0, 32;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14f97fe10_0, 0, 1;
    %load/vec4 v0x14f97fcf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.9, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_3.10, 8;
T_3.9 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_3.10, 8;
 ; End of false expr.
    %blend;
T_3.10;
    %store/vec4 v0x14f97ff70_0, 0, 1;
    %load/vec4 v0x14f9807f0_0;
    %pad/u 10;
    %store/vec4 v0x14f97fee0_0, 0, 10;
T_3.8 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x14f97e490;
T_4 ;
    %wait E_0x14f91bc90;
    %load/vec4 v0x14f97f3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x14f97f300_0, 0;
    %pushi/vec4 536870912, 0, 32;
    %assign/vec4 v0x14f97f270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14f97f150_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x14f97f1e0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x14f97f440_0;
    %nor/r;
    %load/vec4 v0x14f97efb0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x14f97ee70_0;
    %assign/vec4 v0x14f97f300_0, 0;
    %load/vec4 v0x14f97edd0_0;
    %assign/vec4 v0x14f97f270_0, 0;
    %load/vec4 v0x14f97ecb0_0;
    %assign/vec4 v0x14f97f150_0, 0;
    %load/vec4 v0x14f97ed40_0;
    %assign/vec4 v0x14f97f1e0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14f90a850;
T_5 ;
    %wait E_0x14f91bc90;
    %load/vec4 v0x14f9706c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x14f970510_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x14f970630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x14f970510_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x14f970510_0;
    %cmpi/ne 0, 0, 3;
    %jmp/0xz  T_5.4, 4;
    %load/vec4 v0x14f970510_0;
    %subi 1, 0, 3;
    %assign/vec4 v0x14f970510_0, 0;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14f982380;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14f984e10_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x14f984e10_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x14f984e10_0;
    %store/vec4a v0x14f9852e0, 4, 0;
    %load/vec4 v0x14f984e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14f984e10_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x14f982380;
T_7 ;
    %wait E_0x14f91bc90;
    %load/vec4 v0x14f983780_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0x14f9836f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x14f983660_0;
    %load/vec4 v0x14f9836f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f9852e0, 0, 4;
T_7.0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f9852e0, 0, 4;
    %jmp T_7;
    .thread T_7;
    .scope S_0x14f973d30;
T_8 ;
    %wait E_0x14f91bc90;
    %load/vec4 v0x14f9763b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_8.3, 8;
    %load/vec4 v0x14f976480_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.3;
    %jmp/1 T_8.2, 8;
    %load/vec4 v0x14f9756f0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.2;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14f975a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14f9759d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14f975d80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14f975cf0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x14f974fb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14f975f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14f975e10_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x14f9761c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14f976080_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14f976270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14f975fe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14f976310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14f976120_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x14f975ea0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x14f975850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x14f9745d0_0;
    %assign/vec4 v0x14f975a60_0, 0;
    %load/vec4 v0x14f974660_0;
    %assign/vec4 v0x14f9759d0_0, 0;
    %load/vec4 v0x14f9747c0_0;
    %assign/vec4 v0x14f975d80_0, 0;
    %load/vec4 v0x14f974870_0;
    %assign/vec4 v0x14f975cf0_0, 0;
    %load/vec4 v0x14f9746f0_0;
    %assign/vec4 v0x14f974fb0_0, 0;
    %load/vec4 v0x14f974920_0;
    %assign/vec4 v0x14f975f40_0, 0;
    %load/vec4 v0x14f974480_0;
    %assign/vec4 v0x14f975e10_0, 0;
    %load/vec4 v0x14f974c00_0;
    %assign/vec4 v0x14f9761c0_0, 0;
    %load/vec4 v0x14f974ad0_0;
    %assign/vec4 v0x14f976080_0, 0;
    %load/vec4 v0x14f974cc0_0;
    %assign/vec4 v0x14f976270_0, 0;
    %load/vec4 v0x14f9749c0_0;
    %assign/vec4 v0x14f975fe0_0, 0;
    %load/vec4 v0x14f974d50_0;
    %assign/vec4 v0x14f976310_0, 0;
    %load/vec4 v0x14f974b60_0;
    %assign/vec4 v0x14f976120_0, 0;
    %load/vec4 v0x14f974530_0;
    %assign/vec4 v0x14f975ea0_0, 0;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x14f970af0;
T_9 ;
    %wait E_0x14f970f90;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14f971360_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14f971670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14f971710_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14f9717b0_0, 0, 32;
    %load/vec4 v0x14f971550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x14f971290_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14f971710_0, 0, 1;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0x14f971200_0;
    %load/vec4 v0x14f9714a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x14f971710_0, 0, 1;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x14f971200_0;
    %load/vec4 v0x14f9714a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x14f971710_0, 0, 1;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x14f9714a0_0;
    %load/vec4 v0x14f971200_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x14f971710_0, 0, 1;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %load/vec4 v0x14f971710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %load/vec4 v0x14f971170_0;
    %load/vec4 v0x14f971400_0;
    %add;
    %store/vec4 v0x14f9717b0_0, 0, 32;
    %jmp T_9.8;
T_9.7 ;
    %load/vec4 v0x14f971170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14f9717b0_0, 0, 32;
T_9.8 ;
    %load/vec4 v0x14f9717b0_0;
    %store/vec4 v0x14f971360_0, 0, 32;
    %load/vec4 v0x14f971030_0;
    %load/vec4 v0x14f971710_0;
    %xor;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_9.9, 8;
    %load/vec4 v0x14f9710d0_0;
    %pad/u 32;
    %load/vec4 v0x14f971360_0;
    %xor;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
T_9.9;
    %store/vec4 v0x14f971670_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x14f971290_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %load/vec4 v0x14f971170_0;
    %load/vec4 v0x14f971400_0;
    %add;
    %store/vec4 v0x14f971360_0, 0, 32;
    %jmp T_9.23;
T_9.10 ;
    %load/vec4 v0x14f971170_0;
    %load/vec4 v0x14f971400_0;
    %add;
    %store/vec4 v0x14f971360_0, 0, 32;
    %jmp T_9.23;
T_9.11 ;
    %load/vec4 v0x14f971170_0;
    %load/vec4 v0x14f971400_0;
    %sub;
    %store/vec4 v0x14f971360_0, 0, 32;
    %jmp T_9.23;
T_9.12 ;
    %load/vec4 v0x14f971170_0;
    %load/vec4 v0x14f971400_0;
    %and;
    %store/vec4 v0x14f971360_0, 0, 32;
    %jmp T_9.23;
T_9.13 ;
    %load/vec4 v0x14f971170_0;
    %load/vec4 v0x14f971400_0;
    %or;
    %store/vec4 v0x14f971360_0, 0, 32;
    %jmp T_9.23;
T_9.14 ;
    %load/vec4 v0x14f971170_0;
    %load/vec4 v0x14f971400_0;
    %xor;
    %store/vec4 v0x14f971360_0, 0, 32;
    %jmp T_9.23;
T_9.15 ;
    %load/vec4 v0x14f971170_0;
    %inv;
    %store/vec4 v0x14f971360_0, 0, 32;
    %jmp T_9.23;
T_9.16 ;
    %load/vec4 v0x14f971170_0;
    %load/vec4 v0x14f971400_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x14f971360_0, 0, 32;
    %jmp T_9.23;
T_9.17 ;
    %load/vec4 v0x14f971170_0;
    %load/vec4 v0x14f971400_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x14f971360_0, 0, 32;
    %jmp T_9.23;
T_9.18 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x14f971170_0;
    %load/vec4 v0x14f971400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14f971360_0, 0, 32;
    %jmp T_9.23;
T_9.19 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x14f971170_0;
    %load/vec4 v0x14f971400_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14f971360_0, 0, 32;
    %jmp T_9.23;
T_9.20 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x14f971400_0;
    %load/vec4 v0x14f971170_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14f971360_0, 0, 32;
    %jmp T_9.23;
T_9.21 ;
    %load/vec4 v0x14f971170_0;
    %load/vec4 v0x14f971400_0;
    %mul;
    %store/vec4 v0x14f971360_0, 0, 32;
    %jmp T_9.23;
T_9.23 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14f971670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14f971710_0, 0, 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x14f971970;
T_10 ;
    %wait E_0x14f971f10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14f9735b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x14f973640_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14f9736d0_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x14f9736d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.1, 5;
    %load/vec4 v0x14f9735b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.4, 9;
    %ix/getv/s 4, v0x14f9736d0_0;
    %load/vec4a v0x14f973760, 4;
    %load/vec4 v0x14f972610_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14f9735b0_0, 0, 1;
    %load/vec4 v0x14f9736d0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x14f973640_0, 0, 3;
T_10.2 ;
    %load/vec4 v0x14f9736d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14f9736d0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x14f971970;
T_11 ;
    %wait E_0x14f971e80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14f973490_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x14f973520_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14f9736d0_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x14f9736d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_11.1, 5;
    %load/vec4 v0x14f973490_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.4, 9;
    %ix/getv/s 4, v0x14f9736d0_0;
    %load/vec4a v0x14f973760, 4;
    %load/vec4 v0x14f972390_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14f973490_0, 0, 1;
    %load/vec4 v0x14f9736d0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x14f973520_0, 0, 3;
T_11.2 ;
    %load/vec4 v0x14f9736d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14f9736d0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x14f971970;
T_12 ;
    %wait E_0x14f91bc90;
    %load/vec4 v0x14f9738b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14f9736d0_0, 0, 32;
T_12.2 ;
    %load/vec4 v0x14f9736d0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_12.3, 5;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 3, v0x14f9736d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f973760, 0, 4;
    %pushi/vec4 0, 0, 12;
    %ix/getv/s 3, v0x14f9736d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f973bd0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x14f9736d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f972db0, 0, 4;
    %load/vec4 v0x14f9736d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14f9736d0_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x14f9722f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x14f973490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x14f972420_0;
    %load/vec4 v0x14f973520_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f972db0, 0, 4;
    %load/vec4 v0x14f972230_0;
    %load/vec4 v0x14f973520_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f973bd0, 0, 4;
    %jmp T_12.7;
T_12.6 ;
    %alloc S_0x14f971fa0;
    %fork TD_cpu_run_tb.dut.u_branch_buffer.fifo_insert_new, S_0x14f971fa0;
    %join;
    %free S_0x14f971fa0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x14f97c900;
T_13 ;
    %wait E_0x14f91bc90;
    %load/vec4 v0x14f97e180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14f97dce0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14f97e040_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14f97dd70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14f97dc50_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x14f97df20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14f97e0e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14f97de90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14f97dfb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14f97de00_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x14f97d860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x14f97cec0_0;
    %assign/vec4 v0x14f97dce0_0, 0;
    %load/vec4 v0x14f97d320_0;
    %assign/vec4 v0x14f97e040_0, 0;
    %load/vec4 v0x14f97cf50_0;
    %assign/vec4 v0x14f97dd70_0, 0;
    %load/vec4 v0x14f97cdd0_0;
    %assign/vec4 v0x14f97dc50_0, 0;
    %load/vec4 v0x14f97d1c0_0;
    %assign/vec4 v0x14f97df20_0, 0;
    %load/vec4 v0x14f97d3f0_0;
    %assign/vec4 v0x14f97e0e0_0, 0;
    %load/vec4 v0x14f97d0b0_0;
    %assign/vec4 v0x14f97de90_0, 0;
    %load/vec4 v0x14f97d290_0;
    %assign/vec4 v0x14f97dfb0_0, 0;
    %load/vec4 v0x14f97d020_0;
    %assign/vec4 v0x14f97de00_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x14f976800;
T_14 ;
    %wait E_0x14f91bc90;
    %load/vec4 v0x14f9781c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14f977fc0_0, 0, 32;
T_14.2 ;
    %load/vec4 v0x14f977fc0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_14.3, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x14f977fc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f978350, 0, 4;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 3, v0x14f977fc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f977d30, 0, 4;
    %pushi/vec4 0, 0, 4;
    %ix/getv/s 3, v0x14f977fc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f978250, 0, 4;
    %load/vec4 v0x14f977fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14f977fc0_0, 0, 32;
    %jmp T_14.2;
T_14.3 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14f977dc0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x14f978070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14f976ef0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x14f976e30_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x14f976f90_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14f976ef0_0, 0;
    %load/vec4 v0x14f976d90_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.7, 10;
    %load/vec4 v0x14f977e70_0;
    %nor/r;
    %and;
T_14.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.6, 9;
    %load/vec4 v0x14f978120_0;
    %and;
T_14.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x14f977810_0;
    %assign/vec4 v0x14f978070_0, 0;
T_14.4 ;
    %load/vec4 v0x14f9774e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %load/vec4 v0x14f977dc0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x14f978350, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.12, 9;
    %load/vec4 v0x14f977dc0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x14f977d30, 4;
    %and;
T_14.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14f976ef0_0, 0;
    %load/vec4 v0x14f977dc0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x14f978250, 4;
    %pad/u 10;
    %assign/vec4 v0x14f976e30_0, 0;
    %load/vec4 v0x14f977dc0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0x14f977b90, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14f976f90_0, 4, 5;
    %load/vec4 v0x14f977dc0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14f977b90, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14f976f90_0, 4, 5;
    %load/vec4 v0x14f977dc0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 2, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14f977b90, 4;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14f976f90_0, 4, 5;
    %load/vec4 v0x14f977dc0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 3, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14f977b90, 4;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14f976f90_0, 4, 5;
T_14.10 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x14f977dc0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f978350, 0, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x14f977dc0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f977d30, 0, 4;
    %load/vec4 v0x14f978070_0;
    %pad/u 4;
    %load/vec4 v0x14f977dc0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f978250, 0, 4;
    %load/vec4 v0x14f977280_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x14f977dc0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f977b90, 0, 4;
    %load/vec4 v0x14f977280_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x14f977dc0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 1, 0, 2;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f977b90, 0, 4;
    %load/vec4 v0x14f977280_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x14f977dc0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 2, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f977b90, 0, 4;
    %load/vec4 v0x14f977280_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0x14f977dc0_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %pushi/vec4 3, 0, 3;
    %pad/s 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f977b90, 0, 4;
    %load/vec4 v0x14f977dc0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x14f977dc0_0, 0;
T_14.8 ;
    %load/vec4 v0x14f977610_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.15, 9;
    %load/vec4 v0x14f977e70_0;
    %and;
T_14.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.13, 8;
    %load/vec4 v0x14f9771e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.16, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14f977130_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x14f977f10_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x14f9779a0_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f977b90, 0, 4;
    %jmp T_14.17;
T_14.16 ;
    %load/vec4 v0x14f977130_0;
    %load/vec4 v0x14f977f10_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x14f9779a0_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f977b90, 0, 4;
T_14.17 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x14f977f10_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f977d30, 0, 4;
T_14.13 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x14f976800;
T_15 ;
    %wait E_0x14f976b70;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14f977e70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x14f977f10_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14f977580_0, 0, 1;
    %load/vec4 v0x14f977080_0;
    %store/vec4 v0x14f977390_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14f976d90_0, 0, 1;
    %load/vec4 v0x14f977810_0;
    %store/vec4 v0x14f976cd0_0, 0, 10;
    %load/vec4 v0x14f978120_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.2, 9;
    %load/vec4 v0x14f9774e0_0;
    %nor/r;
    %and;
T_15.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14f977fc0_0, 0, 32;
T_15.3 ;
    %load/vec4 v0x14f977fc0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_15.4, 5;
    %ix/getv/s 4, v0x14f977fc0_0;
    %load/vec4a v0x14f978350, 4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.7, 9;
    %ix/getv/s 4, v0x14f977fc0_0;
    %load/vec4a v0x14f978250, 4;
    %pad/u 10;
    %load/vec4 v0x14f977810_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_15.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14f977e70_0, 0, 1;
    %load/vec4 v0x14f977fc0_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x14f977f10_0, 0, 2;
T_15.5 ;
    %load/vec4 v0x14f977fc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14f977fc0_0, 0, 32;
    %jmp T_15.3;
T_15.4 ;
T_15.0 ;
    %load/vec4 v0x14f977440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %load/vec4 v0x14f977e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.10, 8;
    %load/vec4 v0x14f9771e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.12, 8;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x14f977f10_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x14f9779a0_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14f977b90, 4;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_15.13, 8;
T_15.12 ; End of true expr.
    %load/vec4 v0x14f977f10_0;
    %pad/u 7;
    %pad/u 9;
    %muli 4, 0, 9;
    %pad/u 10;
    %load/vec4 v0x14f9779a0_0;
    %pad/u 4;
    %pad/u 10;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14f977b90, 4;
    %jmp/0 T_15.13, 8;
 ; End of false expr.
    %blend;
T_15.13;
    %store/vec4 v0x14f977390_0, 0, 32;
    %jmp T_15.11;
T_15.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14f977580_0, 0, 1;
    %load/vec4 v0x14f9774e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.14, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_15.15, 8;
T_15.14 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_15.15, 8;
 ; End of false expr.
    %blend;
T_15.15;
    %store/vec4 v0x14f976d90_0, 0, 1;
    %load/vec4 v0x14f977810_0;
    %store/vec4 v0x14f976cd0_0, 0, 10;
T_15.11 ;
T_15.8 ;
    %load/vec4 v0x14f977610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.16, 8;
    %load/vec4 v0x14f977e70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14f977580_0, 0, 1;
    %load/vec4 v0x14f9774e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.20, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_15.21, 8;
T_15.20 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_15.21, 8;
 ; End of false expr.
    %blend;
T_15.21;
    %store/vec4 v0x14f976d90_0, 0, 1;
    %load/vec4 v0x14f977810_0;
    %store/vec4 v0x14f976cd0_0, 0, 10;
T_15.18 ;
T_15.16 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x14f985580;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14f9864b0_0, 0, 32;
T_16.0 ;
    %load/vec4 v0x14f9864b0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_16.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14f986640_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x14f986640_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x14f9864b0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x14f986640_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x14f9866d0, 4, 0;
    %load/vec4 v0x14f986640_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14f986640_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %load/vec4 v0x14f9864b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14f9864b0_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %vpi_call 16 50 "$readmemh", "program.hex", v0x14f9866d0 {0 0 0};
    %end;
    .thread T_16;
    .scope S_0x14f985580;
T_17 ;
    %wait E_0x14f91bc90;
    %load/vec4 v0x14f986770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14f985f30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14f986060_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14f985f30_0, 0;
    %load/vec4 v0x14f986210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.4, 9;
    %load/vec4 v0x14f986060_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_17.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x14f986180_0;
    %assign/vec4 v0x14f9860f0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x14f986060_0, 0;
T_17.2 ;
    %load/vec4 v0x14f986060_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_17.5, 4;
    %load/vec4 v0x14f986060_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x14f986060_0, 0;
    %load/vec4 v0x14f986060_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.7, 4;
    %load/vec4 v0x14f9860f0_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %ix/vec4 4;
    %load/vec4a v0x14f9866d0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14f985e80_0, 4, 5;
    %load/vec4 v0x14f9860f0_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %pad/u 18;
    %pushi/vec4 1, 0, 2;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14f9866d0, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14f985e80_0, 4, 5;
    %load/vec4 v0x14f9860f0_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %pad/u 18;
    %pushi/vec4 2, 0, 3;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14f9866d0, 4;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14f985e80_0, 4, 5;
    %load/vec4 v0x14f9860f0_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %pad/u 18;
    %pushi/vec4 3, 0, 3;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14f9866d0, 4;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14f985e80_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14f985f30_0, 0;
T_17.7 ;
T_17.5 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x14f985580;
T_18 ;
    %wait E_0x14f91bc90;
    %load/vec4 v0x14f986770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14f986370_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14f985a30_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14f986370_0, 0;
    %load/vec4 v0x14f985be0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.4, 9;
    %load/vec4 v0x14f985a30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x14f985b50_0;
    %assign/vec4 v0x14f985ac0_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x14f985a30_0, 0;
T_18.2 ;
    %load/vec4 v0x14f985a30_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_18.5, 4;
    %load/vec4 v0x14f985a30_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x14f985a30_0, 0;
    %load/vec4 v0x14f985a30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.7, 4;
    %load/vec4 v0x14f985ac0_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %ix/vec4 4;
    %load/vec4a v0x14f9866d0, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14f9862c0_0, 4, 5;
    %load/vec4 v0x14f985ac0_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %pad/u 18;
    %pushi/vec4 1, 0, 2;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14f9866d0, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14f9862c0_0, 4, 5;
    %load/vec4 v0x14f985ac0_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %pad/u 18;
    %pushi/vec4 2, 0, 3;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14f9866d0, 4;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14f9862c0_0, 4, 5;
    %load/vec4 v0x14f985ac0_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %pad/u 18;
    %pushi/vec4 3, 0, 3;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14f9866d0, 4;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14f9862c0_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14f986370_0, 0;
T_18.7 ;
T_18.5 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x14f985580;
T_19 ;
    %wait E_0x14f91bc90;
    %load/vec4 v0x14f985d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x14f985dd0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x14f985c70_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f9866d0, 0, 4;
    %load/vec4 v0x14f985dd0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x14f985c70_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %pad/u 18;
    %pushi/vec4 1, 0, 2;
    %pad/s 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f9866d0, 0, 4;
    %load/vec4 v0x14f985dd0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x14f985c70_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %pad/u 18;
    %pushi/vec4 2, 0, 3;
    %pad/s 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f9866d0, 0, 4;
    %load/vec4 v0x14f985dd0_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0x14f985c70_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %pad/u 18;
    %pushi/vec4 3, 0, 3;
    %pad/s 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f9866d0, 0, 4;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x14f980d70;
T_20 ;
    %wait E_0x14f91bc90;
    %load/vec4 v0x14f981620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14f9816b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x14f981740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14f9817e0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x14f981080_0;
    %assign/vec4 v0x14f9816b0_0, 0;
    %load/vec4 v0x14f981150_0;
    %assign/vec4 v0x14f981740_0, 0;
    %load/vec4 v0x14f9811e0_0;
    %assign/vec4 v0x14f9817e0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x14f919520;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14f98a050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14f98a290_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x14f919520;
T_22 ;
    %delay 5000, 0;
    %load/vec4 v0x14f98a050_0;
    %inv;
    %store/vec4 v0x14f98a050_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x14f919520;
T_23 ;
    %vpi_call 2 27 "$dumpfile", "cpu_run_tb.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x14f919520 {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x14f919520;
T_24 ;
    %vpi_call 2 36 "$display", "===========================================" {0 0 0};
    %vpi_call 2 37 "$display", "CPU RUN TB (Verilog-2005): start @ PC=0, stop at first NOP" {0 0 0};
    %vpi_call 2 38 "$display", "===========================================" {0 0 0};
    %pushi/vec4 3, 0, 32;
T_24.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_24.1, 5;
    %jmp/1 T_24.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14f91bc90;
    %jmp T_24.0;
T_24.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14f98a290_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14f98a170_0, 0, 32;
    %fork t_1, S_0x14f989e90;
    %jmp t_0;
    .scope S_0x14f989e90;
t_1 ;
T_24.2 ;
    %wait E_0x14f91bc90;
    %load/vec4 v0x14f98a170_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14f98a170_0, 0, 32;
    %load/vec4 v0x14f988b60_0;
    %store/vec4 v0x14f98a0e0_0, 0, 32;
    %load/vec4 v0x14f98a170_0;
    %cmpi/s 70, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_24.3, 5;
    %vpi_call 2 54 "$display", "C%0d | F_pc=%0d F_inst=0x%08h | EX_alu_out=%0d | EX_taken=%0b -> EX_ra=%0b | EX_rb=%0b | stall_d=%0b EX_true_taken=%0b", v0x14f98a170_0, v0x14f988d90_0, v0x14f98a0e0_0, v0x14f988100_0, v0x14f988810_0, v0x14f987ed0_0, v0x14f988390_0, v0x14f989d80_0, v0x14f9888a0_0 {0 0 0};
T_24.3 ;
    %load/vec4 v0x14f98a0e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.5, 4;
    %pushi/vec4 5, 0, 32;
T_24.7 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_24.8, 5;
    %jmp/1 T_24.8, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14f91bc90;
    %jmp T_24.7;
T_24.8 ;
    %pop/vec4 1;
    %vpi_call 2 69 "$display", "---- End of program reached at PC=%0d after %0d cycles ----", v0x14f988d90_0, v0x14f98a170_0 {0 0 0};
    %disable S_0x14f989e90;
T_24.5 ;
    %load/vec4 v0x14f98a170_0;
    %cmpi/s 2000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_24.9, 5;
    %vpi_call 2 75 "$display", "** TIMEOUT: exceeded cycle limit, stopping." {0 0 0};
    %disable S_0x14f989e90;
T_24.9 ;
    %jmp T_24.2;
    %end;
    .scope S_0x14f919520;
t_0 %join;
    %vpi_call 2 81 "$display", "\012==== REGISTER FILE DUMP ====" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14f98a200_0, 0, 32;
T_24.11 ;
    %load/vec4 v0x14f98a200_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_24.12, 5;
    %vpi_call 2 83 "$display", "x%0d = 0x%08h (%0d)", v0x14f98a200_0, &A<v0x14f9852e0, v0x14f98a200_0 >, &A<v0x14f9852e0, v0x14f98a200_0 > {0 0 0};
    %load/vec4 v0x14f98a200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14f98a200_0, 0, 32;
    %jmp T_24.11;
T_24.12 ;
    %vpi_call 2 85 "$display", "============================\012" {0 0 0};
    %vpi_call 2 87 "$display", "\012==== MEMORY LINES (0..3) ====" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14f98a200_0, 0, 32;
T_24.13 ;
    %load/vec4 v0x14f98a200_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_24.14, 5;
    %load/vec4 v0x14f98a200_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %ix/vec4/s 4;
    %load/vec4a v0x14f9866d0, 4;
    %load/vec4 v0x14f98a200_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 1, 0, 2;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x14f9866d0, 4;
    %load/vec4 v0x14f98a200_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 2, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x14f9866d0, 4;
    %load/vec4 v0x14f98a200_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 3, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x14f9866d0, 4;
    %vpi_call 2 89 "$display", "Line %0d: %08h  %08h  %08h  %08h", v0x14f98a200_0, S<3,vec4,u32>, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {4 0 0};
    %load/vec4 v0x14f98a200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14f98a200_0, 0, 32;
    %jmp T_24.13;
T_24.14 ;
    %vpi_call 2 100 "$display", "\012==== BACKING DATA MEMORY (u_data_mem) ====" {0 0 0};
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x14f98a200_0, 0, 32;
T_24.15 ;
    %load/vec4 v0x14f98a200_0;
    %cmpi/s 24, 0, 32;
    %jmp/0xz T_24.16, 5;
    %load/vec4 v0x14f98a200_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %ix/vec4/s 4;
    %load/vec4a v0x14f9866d0, 4;
    %load/vec4 v0x14f98a200_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 1, 0, 2;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x14f9866d0, 4;
    %load/vec4 v0x14f98a200_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 2, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x14f9866d0, 4;
    %load/vec4 v0x14f98a200_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 3, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x14f9866d0, 4;
    %vpi_call 2 102 "$display", "Line %0d: %08d %08d %08d %08d", v0x14f98a200_0, S<3,vec4,u32>, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {4 0 0};
    %load/vec4 v0x14f98a200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14f98a200_0, 0, 32;
    %jmp T_24.15;
T_24.16 ;
    %vpi_call 2 114 "$display", "\012==== D-CACHE CONTENT ====" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14f98a200_0, 0, 32;
T_24.17 ;
    %load/vec4 v0x14f98a200_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_24.18, 5;
    %vpi_call 2 116 "$display", "Entry %0d | valid=%0b dirty=%0b tag=%0d", v0x14f98a200_0, &A<v0x14f978350, v0x14f98a200_0 >, &A<v0x14f977d30, v0x14f98a200_0 >, &A<v0x14f978250, v0x14f98a200_0 > {0 0 0};
    %load/vec4 v0x14f98a200_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %ix/vec4/s 4;
    %load/vec4a v0x14f977b90, 4;
    %load/vec4 v0x14f98a200_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 1, 0, 2;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x14f977b90, 4;
    %load/vec4 v0x14f98a200_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 2, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x14f977b90, 4;
    %load/vec4 v0x14f98a200_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %pushi/vec4 3, 0, 3;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x14f977b90, 4;
    %vpi_call 2 122 "$display", "    DATA: %08h %08h %08h %08h", S<3,vec4,u32>, S<2,vec4,u32>, S<1,vec4,u32>, S<0,vec4,u32> {4 0 0};
    %load/vec4 v0x14f98a200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14f98a200_0, 0, 32;
    %jmp T_24.17;
T_24.18 ;
    %vpi_call 2 129 "$display", "==========================================" {0 0 0};
    %vpi_call 2 130 "$display", "               END OF TEST" {0 0 0};
    %vpi_call 2 131 "$display", "==========================================" {0 0 0};
    %vpi_call 2 133 "$finish" {0 0 0};
    %end;
    .thread T_24;
    .scope S_0x14f919690;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14f98a930_0, 0, 32;
T_25.0 ;
    %load/vec4 v0x14f98a930_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_25.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14f98a9c0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x14f98a9c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x14f98a930_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x14f98a9c0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x14f98aa50, 4, 0;
    %load/vec4 v0x14f98a9c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14f98a9c0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %load/vec4 v0x14f98a930_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14f98a930_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %end;
    .thread T_25;
    .scope S_0x14f919690;
T_26 ;
    %wait E_0x14f98a320;
    %load/vec4 v0x14f98aae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14f98a700_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14f98a820_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14f98a700_0, 0;
    %load/vec4 v0x14f98a3f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.4, 9;
    %load/vec4 v0x14f98a820_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_26.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0x14f98a360_0;
    %assign/vec4 v0x14f98ab80_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x14f98a820_0, 0;
T_26.2 ;
    %load/vec4 v0x14f98a820_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_26.5, 4;
    %load/vec4 v0x14f98a820_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x14f98a820_0, 0;
    %load/vec4 v0x14f98a820_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_26.7, 4;
    %load/vec4 v0x14f98ab80_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %ix/vec4 4;
    %load/vec4a v0x14f98aa50, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14f98a670_0, 4, 5;
    %load/vec4 v0x14f98ab80_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %pad/u 18;
    %pushi/vec4 1, 0, 2;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14f98aa50, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14f98a670_0, 4, 5;
    %load/vec4 v0x14f98ab80_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %pad/u 18;
    %pushi/vec4 2, 0, 3;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14f98aa50, 4;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14f98a670_0, 4, 5;
    %load/vec4 v0x14f98ab80_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %pad/u 18;
    %pushi/vec4 3, 0, 3;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14f98aa50, 4;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14f98a670_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14f98a700_0, 0;
T_26.7 ;
T_26.5 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x14f919690;
T_27 ;
    %wait E_0x14f98a320;
    %load/vec4 v0x14f98a510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x14f98a5a0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x14f98a480_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f98aa50, 0, 4;
    %load/vec4 v0x14f98a5a0_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x14f98a480_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %pad/u 18;
    %pushi/vec4 1, 0, 2;
    %pad/s 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f98aa50, 0, 4;
    %load/vec4 v0x14f98a5a0_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x14f98a480_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %pad/u 18;
    %pushi/vec4 2, 0, 3;
    %pad/s 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f98aa50, 0, 4;
    %load/vec4 v0x14f98a5a0_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0x14f98a480_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %pad/u 18;
    %pushi/vec4 3, 0, 3;
    %pad/s 18;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x14f98aa50, 0, 4;
T_27.0 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x14f92b7b0;
T_28 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14f98b130_0, 0, 32;
T_28.0 ;
    %load/vec4 v0x14f98b130_0;
    %cmpi/s 1024, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_28.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14f98b1e0_0, 0, 32;
T_28.2 ;
    %load/vec4 v0x14f98b1e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_28.3, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x14f98b130_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x14f98b1e0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x14f98b290, 4, 0;
    %load/vec4 v0x14f98b1e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14f98b1e0_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %load/vec4 v0x14f98b130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14f98b130_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %vpi_call 18 33 "$readmemh", "program.hex", v0x14f98b290, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000011111 {0 0 0};
    %end;
    .thread T_28;
    .scope S_0x14f92b7b0;
T_29 ;
    %wait E_0x14f98a630;
    %load/vec4 v0x14f98b3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14f98adf0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x14f98b080_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14f98adf0_0, 0;
    %load/vec4 v0x14f98af20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_29.4, 9;
    %load/vec4 v0x14f98b080_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_29.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0x14f98ae90_0;
    %assign/vec4 v0x14f98b430_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x14f98b080_0, 0;
T_29.2 ;
    %load/vec4 v0x14f98b080_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_29.5, 4;
    %load/vec4 v0x14f98b080_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x14f98b080_0, 0;
    %load/vec4 v0x14f98b080_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_29.7, 4;
    %load/vec4 v0x14f98b430_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %ix/vec4 4;
    %load/vec4a v0x14f98b290, 4;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14f98ad30_0, 4, 5;
    %load/vec4 v0x14f98b430_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %pad/u 18;
    %pushi/vec4 1, 0, 2;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14f98b290, 4;
    %ix/load 4, 32, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14f98ad30_0, 4, 5;
    %load/vec4 v0x14f98b430_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %pad/u 18;
    %pushi/vec4 2, 0, 3;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14f98b290, 4;
    %ix/load 4, 64, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14f98ad30_0, 4, 5;
    %load/vec4 v0x14f98b430_0;
    %pad/u 15;
    %pad/u 17;
    %muli 4, 0, 17;
    %pad/u 18;
    %pushi/vec4 3, 0, 3;
    %pad/s 18;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x14f98b290, 4;
    %ix/load 4, 96, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x14f98ad30_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14f98adf0_0, 0;
T_29.7 ;
T_29.5 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "tb_cpu.v";
    "cpu.v";
    "Extras/Hazard_unit.v";
    "Stages/alu.v";
    "Extras/Branch_Predictor.v";
    "pipeline_brakes/decode.v";
    "Extras/Caches/Dcache.v";
    "Stages/decode.v";
    "pipeline_brakes/execute.v";
    "pipeline_brakes/fetch.v";
    "Extras/Caches/Icache.v";
    "pipeline_brakes/memory.v";
    "pc.v";
    "Memory/regfile.v";
    "Memory/joined_mem.v";
    "Memory/data_mem.v";
    "Memory/instruct_reg.v";
