<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../code.css">
  </head>
  <body>
    third_party/cores/basejump_stl/bsg_link/bsg_link_source_sync_downstream.v
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">//</span>
<a name="l-2"></a><span class="c1">// Prof. Taylor   7/24/2014</span>
<a name="l-3"></a><span class="c1">// &lt;prof.taylor@gmail.com&gt;</span>
<a name="l-4"></a><span class="c1">//</span>
<a name="l-5"></a><span class="c1">// Updated by Paul Gao 02/2019</span>
<a name="l-6"></a><span class="c1">//</span>
<a name="l-7"></a><span class="c1">// DDR or center/edge-aligned SDR source synchronous input channel</span>
<a name="l-8"></a><span class="c1">//</span>
<a name="l-9"></a><span class="c1">// this implements:</span>
<a name="l-10"></a><span class="c1">//     incoming source-synchronous capture flops</span>
<a name="l-11"></a><span class="c1">//     async fifo to go from source-synchronous domain to core domain</span>
<a name="l-12"></a><span class="c1">//     outgoing token channel to go from core domain deque to out of chip</span>
<a name="l-13"></a><span class="c1">//     outgoing source-synchronous launch flops for token</span>
<a name="l-14"></a><span class="c1">//</span>
<a name="l-15"></a><span class="c1">// note, the default FIFO depth is set to 2^6 based on experiments on FPGA</span>
<a name="l-16"></a><span class="c1">// FIXME: update these numbers based on clocks in each clock domain and from actual waveforms.</span>
<a name="l-17"></a><span class="c1">//</span>
<a name="l-18"></a><span class="c1">// Below is a rough calculation:</span>
<a name="l-19"></a><span class="c1">//</span>
<a name="l-20"></a><span class="c1">// 2 clks for channel crossing</span>
<a name="l-21"></a><span class="c1">// 3 clks for receive fifo crossing</span>
<a name="l-22"></a><span class="c1">// 1 clk for deque</span>
<a name="l-23"></a><span class="c1">// 3 clks for receive token fifo crossing</span>
<a name="l-24"></a><span class="c1">// 4 clks for token decimation</span>
<a name="l-25"></a><span class="c1">// 2 clks for channel crossing</span>
<a name="l-26"></a><span class="c1">// 3 clks for sender token fifo crossing</span>
<a name="l-27"></a><span class="c1">// 1 clk  for sender credit counter adjust</span>
<a name="l-28"></a><span class="c1">// -----------</span>
<a name="l-29"></a><span class="c1">// 19 clks</span>
<a name="l-30"></a><span class="c1">//</span>
<a name="l-31"></a><span class="c1">// This leaves us with 45 elements of margin</span>
<a name="l-32"></a><span class="c1">// for FPGA inefficiency. Since the FPGA may run</span>
<a name="l-33"></a><span class="c1">// at 4X slower, this is equivalent to 3 FPGA cycles.</span>
<a name="l-34"></a><span class="c1">//</span>
<a name="l-35"></a><span class="c1">// Aside: SERDES make bandwidth-delay product much worse</span>
<a name="l-36"></a><span class="c1">// because they simultaneously increase bandwidth and delay!</span>
<a name="l-37"></a><span class="c1">//</span>
<a name="l-38"></a><span class="c1">// io_*: signals synchronous to io_clk_i</span>
<a name="l-39"></a><span class="c1">// core_*: signals synchronous to core_clk_i</span>
<a name="l-40"></a><span class="c1">//</span>
<a name="l-41"></a>
<a name="l-42"></a><span class="k">module</span> <span class="n">bsg_link_source_sync_downstream</span> 
<a name="l-43"></a>
<a name="l-44"></a> <span class="p">#(</span><span class="k">parameter</span> <span class="n">channel_width_p</span>                 <span class="o">=</span> <span class="mh">16</span>
<a name="l-45"></a>  <span class="p">,</span><span class="k">parameter</span> <span class="n">lg_fifo_depth_p</span>                 <span class="o">=</span> <span class="mh">6</span>
<a name="l-46"></a>  <span class="p">,</span><span class="k">parameter</span> <span class="n">lg_credit_to_token_decimation_p</span> <span class="o">=</span> <span class="mh">3</span>
<a name="l-47"></a>  <span class="p">)</span>
<a name="l-48"></a>  
<a name="l-49"></a>  <span class="p">(</span><span class="c1">// control signals</span>
<a name="l-50"></a>   <span class="k">input</span>                        <span class="n">core_clk_i</span>
<a name="l-51"></a>  <span class="p">,</span><span class="k">input</span>                        <span class="n">core_link_reset_i</span>
<a name="l-52"></a>  <span class="p">,</span><span class="k">input</span>                        <span class="n">io_link_reset_i</span>
<a name="l-53"></a>
<a name="l-54"></a>  <span class="c1">// coming from IDDR PHY near the physical I/O. valid_i and data_i signals are assumed to be</span>
<a name="l-55"></a>  <span class="c1">// registered, but may be traversing long wires on the top level to reach this module.</span>
<a name="l-56"></a>  <span class="p">,</span><span class="k">input</span>                        <span class="n">io_clk_i</span>       <span class="c1">// sdi_sclk</span>
<a name="l-57"></a>  <span class="p">,</span><span class="k">input</span>  <span class="p">[</span><span class="n">channel_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">io_data_i</span>      <span class="c1">// sdi_data</span>
<a name="l-58"></a>  <span class="p">,</span><span class="k">input</span>                        <span class="n">io_valid_i</span>     <span class="c1">// sdi_valid</span>
<a name="l-59"></a>  <span class="p">,</span><span class="k">output</span>                       <span class="n">core_token_r_o</span> <span class="c1">// sdi_token; output registered</span>
<a name="l-60"></a>
<a name="l-61"></a>  <span class="c1">// going into core; uses core clock</span>
<a name="l-62"></a>  <span class="p">,</span><span class="k">output</span> <span class="p">[</span><span class="n">channel_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">core_data_o</span>
<a name="l-63"></a>  <span class="p">,</span><span class="k">output</span>                       <span class="n">core_valid_o</span>
<a name="l-64"></a>  <span class="p">,</span><span class="k">input</span>                        <span class="n">core_yumi_i</span>
<a name="l-65"></a>  <span class="p">);</span>
<a name="l-66"></a>
<a name="l-67"></a>   <span class="c1">// ******************************************</span>
<a name="l-68"></a>   <span class="c1">// clock-crossing async fifo (with DDR interface)</span>
<a name="l-69"></a>   <span class="c1">//</span>
<a name="l-70"></a>   <span class="c1">// Note that this async fifo also serves as receive buffer</span>
<a name="l-71"></a>   <span class="c1">// The buffer size depends on lg_fifo_depth_p (must match bsg_link_source_sync_upstream)</span>
<a name="l-72"></a>   <span class="c1">//</span>
<a name="l-73"></a>   <span class="c1">// With token based flow control, fifo should never overflow</span>
<a name="l-74"></a>   <span class="c1">// io_async_fifo_full signal is only for debugging purposes</span>
<a name="l-75"></a>   <span class="c1">//</span>
<a name="l-76"></a>
<a name="l-77"></a>   <span class="k">wire</span>   <span class="n">io_async_fifo_full</span><span class="p">;</span>
<a name="l-78"></a>
<a name="l-79"></a>   <span class="c1">// synopsys translate_off</span>
<a name="l-80"></a>
<a name="l-81"></a>   <span class="k">always_ff</span> <span class="p">@(</span><span class="k">negedge</span> <span class="n">io_clk_i</span><span class="p">)</span>
<a name="l-82"></a>     <span class="k">assert</span><span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">io_async_fifo_full</span><span class="o">===</span><span class="mh">1</span> <span class="o">&amp;&amp;</span> <span class="n">io_valid_i</span><span class="o">===</span><span class="mh">1</span><span class="p">))</span>
<a name="l-83"></a>       <span class="k">else</span> <span class="n">$error</span><span class="p">(</span><span class="s">&quot;attempt to enque on full async fifo&quot;</span><span class="p">);</span>
<a name="l-84"></a>
<a name="l-85"></a>   <span class="c1">// synopsys translate_on</span>
<a name="l-86"></a>
<a name="l-87"></a>
<a name="l-88"></a>   <span class="k">wire</span>  <span class="n">core_async_fifo_deque</span><span class="p">,</span> <span class="n">core_async_fifo_valid_lo</span><span class="p">;</span>
<a name="l-89"></a>   <span class="k">logic</span> <span class="p">[</span><span class="n">channel_width_p</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">core_async_fifo_data_lo</span><span class="p">;</span>
<a name="l-90"></a>
<a name="l-91"></a>  <span class="n">bsg_async_fifo</span> 
<a name="l-92"></a> <span class="p">#(.</span><span class="n">lg_size_p</span><span class="p">(</span><span class="n">lg_fifo_depth_p</span><span class="p">)</span>
<a name="l-93"></a>  <span class="p">,.</span><span class="n">width_p</span><span class="p">(</span><span class="n">channel_width_p</span><span class="p">)</span>
<a name="l-94"></a>  <span class="p">)</span> <span class="n">baf</span>
<a name="l-95"></a>  <span class="p">(.</span><span class="n">w_clk_i</span>  <span class="p">(</span><span class="n">io_clk_i</span><span class="p">)</span>
<a name="l-96"></a>  <span class="p">,.</span><span class="n">w_reset_i</span><span class="p">(</span><span class="n">io_link_reset_i</span><span class="p">)</span>
<a name="l-97"></a>  
<a name="l-98"></a>  <span class="p">,.</span><span class="n">w_enq_i</span>  <span class="p">(</span><span class="n">io_valid_i</span><span class="p">)</span>
<a name="l-99"></a>  <span class="p">,.</span><span class="n">w_data_i</span> <span class="p">(</span><span class="n">io_data_i</span><span class="p">)</span>
<a name="l-100"></a>  <span class="p">,.</span><span class="n">w_full_o</span> <span class="p">(</span><span class="n">io_async_fifo_full</span><span class="p">)</span>
<a name="l-101"></a>
<a name="l-102"></a>  <span class="p">,.</span><span class="n">r_clk_i</span>  <span class="p">(</span><span class="n">core_clk_i</span><span class="p">)</span>
<a name="l-103"></a>  <span class="p">,.</span><span class="n">r_reset_i</span><span class="p">(</span><span class="n">core_link_reset_i</span><span class="p">)</span>
<a name="l-104"></a>
<a name="l-105"></a>  <span class="p">,.</span><span class="n">r_deq_i</span>  <span class="p">(</span><span class="n">core_async_fifo_deque</span><span class="p">)</span>
<a name="l-106"></a>  <span class="p">,.</span><span class="n">r_data_o</span> <span class="p">(</span><span class="n">core_async_fifo_data_lo</span><span class="p">)</span>
<a name="l-107"></a>  <span class="p">,.</span><span class="n">r_valid_o</span><span class="p">(</span><span class="n">core_async_fifo_valid_lo</span><span class="p">));</span>
<a name="l-108"></a>
<a name="l-109"></a>
<a name="l-110"></a>   <span class="k">wire</span> <span class="n">core_async_fifo_ready_li</span><span class="p">;</span>
<a name="l-111"></a>
<a name="l-112"></a>  <span class="c1">// Oct 17, 2014</span>
<a name="l-113"></a>  <span class="c1">// we insert a minimal fifo here for two purposes;</span>
<a name="l-114"></a>  <span class="c1">// first, this reduces critical</span>
<a name="l-115"></a>  <span class="c1">// paths causes by excessive access times of the async fifo.</span>
<a name="l-116"></a>  <span class="c1">//</span>
<a name="l-117"></a>  <span class="c1">// second, it ensures that asynchronous paths end inside of this module</span>
<a name="l-118"></a>  <span class="c1">// and do not propogate out to other modules that may be attached, complicating</span>
<a name="l-119"></a>  <span class="c1">// timing assertions.</span>
<a name="l-120"></a>  <span class="c1">//</span>
<a name="l-121"></a>  <span class="n">bsg_two_fifo</span> 
<a name="l-122"></a> <span class="p">#(.</span><span class="n">width_p</span><span class="p">(</span><span class="n">channel_width_p</span><span class="p">)</span>
<a name="l-123"></a>  <span class="p">)</span> <span class="n">twofer</span>
<a name="l-124"></a>  <span class="p">(.</span><span class="n">clk_i</span>  <span class="p">(</span><span class="n">core_clk_i</span><span class="p">)</span>
<a name="l-125"></a>  <span class="p">,.</span><span class="n">reset_i</span><span class="p">(</span><span class="n">core_link_reset_i</span><span class="p">)</span>
<a name="l-126"></a>
<a name="l-127"></a>  <span class="c1">// we feed this into the local yumi, but only if it is valid</span>
<a name="l-128"></a>  <span class="p">,.</span><span class="n">ready_o</span><span class="p">(</span><span class="n">core_async_fifo_ready_li</span><span class="p">)</span>
<a name="l-129"></a>  <span class="p">,.</span><span class="n">data_i</span> <span class="p">(</span><span class="n">core_async_fifo_data_lo</span><span class="p">)</span>
<a name="l-130"></a>  <span class="p">,.</span><span class="n">v_i</span>    <span class="p">(</span><span class="n">core_async_fifo_valid_lo</span><span class="p">)</span>
<a name="l-131"></a>
<a name="l-132"></a>  <span class="p">,.</span><span class="n">v_o</span>    <span class="p">(</span><span class="n">core_valid_o</span><span class="p">)</span>
<a name="l-133"></a>  <span class="p">,.</span><span class="n">data_o</span> <span class="p">(</span><span class="n">core_data_o</span><span class="p">)</span>
<a name="l-134"></a>  <span class="p">,.</span><span class="n">yumi_i</span> <span class="p">(</span><span class="n">core_yumi_i</span><span class="p">)</span>
<a name="l-135"></a>  <span class="p">);</span>
<a name="l-136"></a>
<a name="l-137"></a>   <span class="c1">// a word was transferred to fifo if ...</span>
<a name="l-138"></a>   <span class="k">assign</span> <span class="n">core_async_fifo_deque</span> <span class="o">=</span> <span class="n">core_async_fifo_valid_lo</span> <span class="o">&amp;</span> <span class="n">core_async_fifo_ready_li</span><span class="p">;</span>
<a name="l-139"></a>
<a name="l-140"></a>
<a name="l-141"></a><span class="c1">// **********************************************</span>
<a name="l-142"></a><span class="c1">// credit return</span>
<a name="l-143"></a><span class="c1">//</span>
<a name="l-144"></a><span class="c1">// these are credits coming from the receive end of the async fifo in the core clk</span>
<a name="l-145"></a><span class="c1">//  domain and passing to the io clk domain and out of the chip.</span>
<a name="l-146"></a><span class="c1">//</span>
<a name="l-147"></a>
<a name="l-148"></a>  <span class="k">logic</span> <span class="p">[</span><span class="n">lg_credit_to_token_decimation_p</span><span class="o">+</span><span class="mh">1</span><span class="o">-</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">core_credits_sent_r</span><span class="p">;</span>
<a name="l-149"></a>  
<a name="l-150"></a>  <span class="c1">// which bit of the core_credits_sent_r counter we use determines</span>
<a name="l-151"></a>  <span class="c1">// the value of the token line in credits</span>
<a name="l-152"></a>  <span class="c1">//</span>
<a name="l-153"></a>  <span class="c1">//</span>
<a name="l-154"></a>  <span class="c1">// this signal&#39;s register should be placed right next to the I/O pad:</span>
<a name="l-155"></a>  <span class="c1">//   glitch sensitive.</span>
<a name="l-156"></a>  
<a name="l-157"></a>  <span class="k">assign</span> <span class="n">core_token_r_o</span> <span class="o">=</span> <span class="n">core_credits_sent_r</span><span class="p">[</span><span class="n">lg_credit_to_token_decimation_p</span><span class="p">];</span>
<a name="l-158"></a>  
<a name="l-159"></a>  <span class="c1">// Increase token counter when dequeue from async fifo</span>
<a name="l-160"></a>  <span class="n">bsg_counter_clear_up</span> 
<a name="l-161"></a> <span class="p">#(.</span><span class="n">max_val_p</span><span class="p">({(</span><span class="n">lg_credit_to_token_decimation_p</span><span class="o">+</span><span class="mh">1</span><span class="p">){</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">}})</span>
<a name="l-162"></a>  <span class="p">,.</span><span class="n">init_val_p</span><span class="p">(</span><span class="mh">0</span><span class="p">)</span>
<a name="l-163"></a>  <span class="p">,.</span><span class="n">disable_overflow_warning_p</span><span class="p">(</span><span class="mh">1</span><span class="p">)</span> <span class="c1">// Allow overflow for this counter</span>
<a name="l-164"></a>  <span class="p">)</span>
<a name="l-165"></a>  <span class="n">token_counter</span>
<a name="l-166"></a>  <span class="p">(.</span><span class="n">clk_i</span>  <span class="p">(</span><span class="n">core_clk_i</span><span class="p">)</span>
<a name="l-167"></a>  <span class="p">,.</span><span class="n">reset_i</span><span class="p">(</span><span class="n">core_link_reset_i</span><span class="p">)</span>
<a name="l-168"></a>  <span class="p">,.</span><span class="n">clear_i</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">)</span>
<a name="l-169"></a>  <span class="p">,.</span><span class="n">up_i</span>   <span class="p">(</span><span class="n">core_async_fifo_deque</span><span class="p">)</span>
<a name="l-170"></a>  <span class="p">,.</span><span class="n">count_o</span><span class="p">(</span><span class="n">core_credits_sent_r</span><span class="p">)</span>
<a name="l-171"></a>  <span class="p">);</span>
<a name="l-172"></a>
<a name="l-173"></a><span class="k">endmodule</span> <span class="c1">// bsg_source_sync_input</span>
</pre></div>
</td></tr></table>
  </body>
</html>