#! c:/iverilog/bin/vvp
:ivl_version "0.10.0 (devel)" "(s20130827)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_008EFEC8 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v008EF2C0_0 .net/s "out_val", 7 0, L_007F8428;  1 drivers
v008EF318_0 .var "tb_clk", 0 0;
S_008EFC78 .scope module, "sin_gen" "sin" 2 7, 3 1 0, S_008EFEC8;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 8 "xx"
P_007D8ED8 .param/l "N" 0 3 3, +C4<0100>;
P_007D8EF8 .param/l "R" 0 3 4, +C4<010011>;
P_007D8F18 .param/l "Rm" 0 3 5, +C4<010010>;
v008EFD48_0 .net "clk", 0 0, v008EF318_0;  1 drivers
v007D8E38_0 .var/s "x", 19 0;
v007D93E8_0 .net/s "xx", 7 0, L_007F8428;  alias, 1 drivers
v008EE970_0 .var/s "y", 19 0;
E_008E96B8 .event posedge, v008EFD48_0;
L_007F8428 .part v007D8E38_0, 12, 8;
    .scope S_008EFC78;
T_0 ;
    %movi 8, 262143, 20;
    %ix/load 0, 20, 0;
    %assign/v0 v008EE970_0, 0, 8;
    %ix/load 0, 20, 0;
    %assign/v0 v007D8E38_0, 0, 0;
    %end;
    .thread T_0;
    .scope S_008EFC78;
T_1 ;
    %wait E_008E96B8;
    %ix/load 1, 18, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.0, 4;
    %load/x1p 8, v008EE970_0, 2;
    %jmp T_1.1;
T_1.0 ;
    %mov 8, 2, 2;
T_1.1 ;
; Save base=8 wid=2 in lookaside.
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_1.2, 4;
    %movi 8, 262143, 20;
    %ix/load 0, 20, 0;
    %assign/v0 v008EE970_0, 0, 8;
    %ix/load 0, 20, 0;
    %assign/v0 v007D8E38_0, 0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/v 8, v007D8E38_0, 20;
    %load/v 28, v008EE970_0, 20;
    %ix/load 0, 4, 0;
    %mov 4, 0, 1;
    %shiftr/s/i0  28, 20;
    %add 8, 28, 20;
    %load/v 28, v007D8E38_0, 20;
    %ix/load 0, 9, 0;
    %mov 4, 0, 1;
    %shiftr/s/i0  28, 20;
    %sub 8, 28, 20;
    %ix/load 0, 20, 0;
    %assign/v0 v007D8E38_0, 0, 8;
    %load/v 8, v008EE970_0, 20;
    %load/v 28, v007D8E38_0, 20;
    %ix/load 0, 4, 0;
    %mov 4, 0, 1;
    %shiftr/s/i0  28, 20;
    %sub 8, 28, 20;
    %load/v 28, v008EE970_0, 20;
    %ix/load 0, 9, 0;
    %mov 4, 0, 1;
    %shiftr/s/i0  28, 20;
    %sub 8, 28, 20;
    %ix/load 0, 20, 0;
    %assign/v0 v008EE970_0, 0, 8;
T_1.3 ;
    %jmp T_1;
    .thread T_1;
    .scope S_008EFEC8;
T_2 ;
    %vpi_call 2 11 "$dumpfile", "bench.vcd" {0 0};
    %vpi_call 2 12 "$dumpvars", 1'sb0, S_008EFEC8 {0 0};
    %vpi_call 2 14 "$display", "starting testbench!!!!" {0 0};
    %ix/load 0, 1, 0;
    %assign/v0 v008EF318_0, 0, 0;
    %movi 8, 200, 9;
T_2.0 %cmp/s 0, 8, 9;
    %jmp/0xz T_2.1, 5;
    %add 8, 1, 9;
    %delay 1, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008EF318_0, 0, 1;
    %delay 1, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v008EF318_0, 0, 0;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 2 24 "$display", "finished OK!" {0 0};
    %vpi_call 2 25 "$finish" {0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "../../modules/sin.v";
