{"vcs1":{"timestamp_begin":1731076759.457994172, "rt":1.78, "ut":0.49, "st":0.26}}
{"vcselab":{"timestamp_begin":1731076761.330405466, "rt":1.48, "ut":0.28, "st":0.18}}
{"link":{"timestamp_begin":1731076762.908577382, "rt":0.42, "ut":0.14, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731076758.647640730}
{"VCS_COMP_START_TIME": 1731076758.647640730}
{"VCS_COMP_END_TIME": 1731076764.760045850}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+CG +notimingchecks"}
{"vcs1": {"peak_mem": 330456}}
{"stitch_vcselab": {"peak_mem": 231548}}
