// Seed: 1902164439
module module_0;
endmodule
module module_1 #(
    parameter id_1 = 32'd31,
    parameter id_2 = 32'd93
) (
    input wor id_0,
    input tri _id_1,
    input supply1 _id_2,
    input supply1 id_3[-1 : id_1],
    output wand id_4,
    input wire id_5,
    input wor id_6,
    input tri0 id_7
    , id_11,
    input tri id_8,
    output wand id_9
);
  wire [id_2 : -1 'h0] id_12;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_1 = 32'd29,
    parameter id_4 = 32'd73,
    parameter id_5 = 32'd21
) (
    output tri0 id_0,
    output supply1 _id_1,
    output supply0 id_2
);
  logic _id_4;
  ;
  wire [id_4 : id_4] _id_5;
  module_0 modCall_1 ();
  wire [id_5 : -1 'b0] id_6[id_5 : id_1], id_7, id_8, id_9, id_10, id_11;
endmodule
