[2025-09-17 00:15:14] START suite=qualcomm_srv trace=srv233_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv233_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 3346321 heartbeat IPC: 2.988 cumulative IPC: 2.988 (Simulation time: 00 hr 00 min 44 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 6158055 heartbeat IPC: 3.557 cumulative IPC: 3.248 (Simulation time: 00 hr 01 min 21 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 6158055 cumulative IPC: 3.248 (Simulation time: 00 hr 01 min 21 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 6158055 cumulative IPC: 3.248 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 11981363 heartbeat IPC: 1.717 cumulative IPC: 1.717 (Simulation time: 00 hr 02 min 19 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 17788171 heartbeat IPC: 1.722 cumulative IPC: 1.72 (Simulation time: 00 hr 03 min 16 sec)
Heartbeat CPU 0 instructions: 50000007 cycles: 23467294 heartbeat IPC: 1.761 cumulative IPC: 1.733 (Simulation time: 00 hr 04 min 09 sec)
Heartbeat CPU 0 instructions: 60000011 cycles: 29030114 heartbeat IPC: 1.798 cumulative IPC: 1.749 (Simulation time: 00 hr 05 min 05 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 34683896 heartbeat IPC: 1.769 cumulative IPC: 1.753 (Simulation time: 00 hr 06 min 02 sec)
Heartbeat CPU 0 instructions: 80000018 cycles: 40221884 heartbeat IPC: 1.806 cumulative IPC: 1.761 (Simulation time: 00 hr 06 min 56 sec)
Heartbeat CPU 0 instructions: 90000018 cycles: 45853408 heartbeat IPC: 1.776 cumulative IPC: 1.763 (Simulation time: 00 hr 07 min 49 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 51378910 heartbeat IPC: 1.81 cumulative IPC: 1.769 (Simulation time: 00 hr 08 min 42 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv233_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000021 cycles: 56834802 heartbeat IPC: 1.833 cumulative IPC: 1.776 (Simulation time: 00 hr 09 min 38 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 56113352 cumulative IPC: 1.782 (Simulation time: 00 hr 10 min 33 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 56113352 cumulative IPC: 1.782 (Simulation time: 00 hr 10 min 33 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv233_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.782 instructions: 100000000 cycles: 56113352
CPU 0 Branch Prediction Accuracy: 97.07% MPKI: 5.351 Average ROB Occupancy at Mispredict: 86.67
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00053
BRANCH_INDIRECT: 0.00677
BRANCH_CONDITIONAL: 5.34
BRANCH_DIRECT_CALL: 0.00131
BRANCH_INDIRECT_CALL: 0.00167
BRANCH_RETURN: 0.00099


====Backend Stall Breakdown====
ROB_STALL: 807490
LQ_STALL: 67
SQ_STALL: 1406653


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 131.62979
REPLAY_LOAD: 92.552505
NON_REPLAY_LOAD: 11.651692

== Total ==
ADDR_TRANS: 154665
REPLAY_LOAD: 134849
NON_REPLAY_LOAD: 517976

== Counts ==
ADDR_TRANS: 1175
REPLAY_LOAD: 1457
NON_REPLAY_LOAD: 44455

cpu0->cpu0_STLB TOTAL        ACCESS:     952340 HIT:     908585 MISS:      43755 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     952340 HIT:     908585 MISS:      43755 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 183 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     763397 HIT:     428651 MISS:     334746 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     499406 HIT:     309673 MISS:     189733 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      70372 HIT:       7143 MISS:      63229 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      95095 HIT:      94534 MISS:        561 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      98524 HIT:      17301 MISS:      81223 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 93.68 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15026281 HIT:   14587303 MISS:     438978 MSHR_MERGE:     136410
cpu0->cpu0_L1I LOAD         ACCESS:   15026281 HIT:   14587303 MISS:     438978 MSHR_MERGE:     136410
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.34 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27047253 HIT:   26193163 MISS:     854090 MSHR_MERGE:     488352
cpu0->cpu0_L1D LOAD         ACCESS:   14913996 HIT:   14517293 MISS:     396703 MSHR_MERGE:     199863
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12028170 HIT:   11669598 MISS:     358572 MSHR_MERGE:     288198
cpu0->cpu0_L1D TRANSLATION  ACCESS:     105087 HIT:       6272 MISS:      98815 MSHR_MERGE:        291
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 91.83 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12826230 HIT:   12717304 MISS:     108926 MSHR_MERGE:      62502
cpu0->cpu0_ITLB LOAD         ACCESS:   12826230 HIT:   12717304 MISS:     108926 MSHR_MERGE:      62502
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 11.71 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24926905 HIT:   23597985 MISS:    1328920 MSHR_MERGE:     423004
cpu0->cpu0_DTLB LOAD         ACCESS:   24926905 HIT:   23597985 MISS:    1328920 MSHR_MERGE:     423004
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 13.36 cycles
cpu0->LLC TOTAL        ACCESS:     417188 HIT:     181917 MISS:     235271 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     189733 HIT:      53262 MISS:     136471 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      63229 HIT:      16576 MISS:      46653 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      83003 HIT:      82764 MISS:        239 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      81223 HIT:      29315 MISS:      51908 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 102.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       7735
  ROW_BUFFER_MISS:     227245
  AVG DBUS CONGESTED CYCLE: 6.322
Channel 0 WQ ROW_BUFFER_HIT:      11331
  ROW_BUFFER_MISS:      49869
  FULL:          0
Channel 0 REFRESHES ISSUED:       4676

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1037358        11475         7831        26179
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          225          408         2784         7707
  STLB miss resolved @ L2C                0          572         2503         5197        22519
  STLB miss resolved @ LLC                0          789         4147         5603        24612
  STLB miss resolved @ MEM                0         1139         8019        17110        47606

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              28157         2269        54277         3173         1100
---------------------------------------------------------------
  STLB miss resolved @ L1D               26            4           67          637          305
  STLB miss resolved @ L2C               10           37           47          162           54
  STLB miss resolved @ LLC               42           21          155         2024          530
  STLB miss resolved @ MEM               22            9           62         1018          707
[2025-09-17 00:25:48] END   suite=qualcomm_srv trace=srv233_ap (rc=0)
