#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Aug 23 09:56:52 2019
# Process ID: 11524
# Current directory: D:/Code_programmed/Vivado/Vivado_file/ram_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9472 D:\Code_programmed\Vivado\Vivado_file\ram_test\ram.xpr
# Log file: D:/Code_programmed/Vivado/Vivado_file/ram_test/vivado.log
# Journal file: D:/Code_programmed/Vivado/Vivado_file/ram_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Memory_Type {Single_Port_RAM} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {16} CONFIG.Read_Width_A {16} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Port_B_Clock {0} CONFIG.Port_B_Enable_Rate {0}] [get_ips blk_mem_gen_0]
set_property generate_synth_checkpoint false [get_files  D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
generate_target all [get_files  D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
export_ip_user_files -of_objects [get_files D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.ip_user_files/sim_scripts -ip_user_files_dir D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.ip_user_files -ipstatic_source_dir D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.cache/compile_simlib/modelsim} {questa=D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.cache/compile_simlib/questa} {riviera=D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.cache/compile_simlib/riviera} {activehdl=D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Interface_Type {AXI4} CONFIG.Use_AXI_ID {true} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {READ_FIRST} CONFIG.Enable_A {Use_ENA_Pin} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Use_RSTB_Pin {true} CONFIG.Reset_Type {ASYNC} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100} CONFIG.EN_SAFETY_CKT {true}] [get_ips blk_mem_gen_0]
set_property -dict [list CONFIG.Interface_Type {Native} CONFIG.Use_AXI_ID {false} CONFIG.Memory_Type {Single_Port_RAM} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {false} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {16} CONFIG.Read_Width_A {16} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Operating_Mode_B {WRITE_FIRST} CONFIG.Enable_B {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {false} CONFIG.Use_RSTB_Pin {false} CONFIG.Reset_Type {SYNC} CONFIG.Port_B_Clock {0} CONFIG.Port_B_Enable_Rate {0} CONFIG.EN_SAFETY_CKT {false}] [get_ips blk_mem_gen_0]
generate_target all [get_files  D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
export_ip_user_files -of_objects [get_files D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.ip_user_files/sim_scripts -ip_user_files_dir D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.ip_user_files -ipstatic_source_dir D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.cache/compile_simlib/modelsim} {questa=D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.cache/compile_simlib/questa} {riviera=D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.cache/compile_simlib/riviera} {activehdl=D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sim_1/new/ram_test1.v w ]
add_files -fileset sim_1 D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sim_1/new/ram_test1.v
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sim_1/new/ram_test2.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sim_1/new/ram_test2.v
file delete -force D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sim_1/new/ram_test2.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ram_test1 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
set_property -dict [list CONFIG.Enable_A {Use_ENA_Pin}] [get_ips blk_mem_gen_0]
generate_target all [get_files  D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
export_ip_user_files -of_objects [get_files D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.ip_user_files/sim_scripts -ip_user_files_dir D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.ip_user_files -ipstatic_source_dir D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.cache/compile_simlib/modelsim} {questa=D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.cache/compile_simlib/questa} {riviera=D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.cache/compile_simlib/riviera} {activehdl=D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
set_property generate_synth_checkpoint true [get_files  D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
generate_target all [get_files  D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 8 blk_mem_gen_0_synth_1
wait_on_run blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.ip_user_files/sim_scripts -ip_user_files_dir D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.ip_user_files -ipstatic_source_dir D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.cache/compile_simlib/modelsim} {questa=D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.cache/compile_simlib/questa} {riviera=D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.cache/compile_simlib/riviera} {activehdl=D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
launch_simulation
source ram_test1.tcl
close_sim
launch_simulation
source ram_test1.tcl
close_sim
export_ip_user_files -of_objects  [get_files D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sources_1/new/ram2.v] -no_script -reset -force -quiet
remove_files  D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sources_1/new/ram2.v
file delete -force D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sources_1/new/ram2.v
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_1 -dir d:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Write_Depth_A {1024} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Enable_A {Always_Enabled} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_ips blk_mem_gen_1]
generate_target {instantiation_template} [get_files d:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
generate_target all [get_files  d:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_1] }
export_ip_user_files -of_objects [get_files d:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
launch_runs -jobs 8 blk_mem_gen_1_synth_1
wait_on_run blk_mem_gen_1_synth_1
export_simulation -of_objects [get_files d:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -directory D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.ip_user_files/sim_scripts -ip_user_files_dir D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.ip_user_files -ipstatic_source_dir D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.cache/compile_simlib/modelsim} {questa=D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.cache/compile_simlib/questa} {riviera=D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.cache/compile_simlib/riviera} {activehdl=D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_example_project -force -dir D:/Code_programmed/Vivado/Vivado_file/ram_test [get_ips  blk_mem_gen_1]
close [ open D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sources_1/new/ram2.v w ]
add_files D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sources_1/new/ram2.v
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Enable_A {Use_ENA_Pin}] [get_ips blk_mem_gen_1]
generate_target all [get_files  d:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_1] }
export_ip_user_files -of_objects [get_files d:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_1_synth_1
launch_runs -jobs 8 blk_mem_gen_1_synth_1
wait_on_run blk_mem_gen_1_synth_1
export_simulation -of_objects [get_files d:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -directory D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.ip_user_files/sim_scripts -ip_user_files_dir D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.ip_user_files -ipstatic_source_dir D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.cache/compile_simlib/modelsim} {questa=D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.cache/compile_simlib/questa} {riviera=D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.cache/compile_simlib/riviera} {activehdl=D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ram_test2 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
source ram_test2.tcl
relaunch_sim
relaunch_sim
run all
close_sim
launch_simulation
source ram_test2.tcl
relaunch_sim
relaunch_sim
run all
close_sim
set_property needs_refresh false [get_runs synth_1]
set_property needs_refresh false [get_runs impl_1]
set_property needs_refresh false [get_runs blk_mem_gen_0_synth_1]
set_property needs_refresh false [get_runs blk_mem_gen_1_synth_1]
close [ open D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sources_1/new/ram3.v w ]
add_files D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sources_1/new/ram3.v
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sim_1/new/ram_test3.v w ]
add_files -fileset sim_1 D:/Code_programmed/Vivado/Vivado_file/ram_test/ram.srcs/sim_1/new/ram_test3.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
