

================================================================
== Vitis HLS Report for 'store_tile_mm_Loop_Out_writey_proc'
================================================================
* Date:           Tue Oct 21 03:22:07 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                   |                                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                              Instance                             |                         Module                         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_store_tile_mm_Loop_Out_writey_proc_Pipeline_Out_writex_fu_116  |store_tile_mm_Loop_Out_writey_proc_Pipeline_Out_writex  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.00>
ST_1 : Operation 4 [1/1] (1.83ns)   --->   "%w0_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %w0"   --->   Operation 4 'read' 'w0_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (1.83ns)   --->   "%h0_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %h0"   --->   Operation 5 'read' 'h0_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (0.77ns)   --->   "%add_ln529 = add i9 %h0_read, i9 16" [src/srcnn.cpp:529]   --->   Operation 6 'add' 'add_ln529' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node select_ln529)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln529, i32 8" [src/srcnn.cpp:529]   --->   Operation 7 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into LUT with out node select_ln529)   --->   "%trunc_ln528 = trunc i9 %h0_read" [src/srcnn.cpp:528]   --->   Operation 8 'trunc' 'trunc_ln528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node select_ln529)   --->   "%xor_ln529 = xor i8 %trunc_ln528, i8 255" [src/srcnn.cpp:529]   --->   Operation 9 'xor' 'xor_ln529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln529 = select i1 %tmp, i8 %xor_ln529, i8 16" [src/srcnn.cpp:529]   --->   Operation 10 'select' 'select_ln529' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.77ns)   --->   "%add_ln532 = add i9 %w0_read, i9 16" [src/srcnn.cpp:532]   --->   Operation 11 'add' 'add_ln532' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node select_ln532)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln532, i32 8" [src/srcnn.cpp:532]   --->   Operation 12 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node select_ln532)   --->   "%trunc_ln531 = trunc i9 %w0_read" [src/srcnn.cpp:531]   --->   Operation 13 'trunc' 'trunc_ln531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node select_ln532)   --->   "%xor_ln532 = xor i8 %trunc_ln531, i8 255" [src/srcnn.cpp:532]   --->   Operation 14 'xor' 'xor_ln532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln532 = select i1 %tmp_1, i8 %xor_ln532, i8 16" [src/srcnn.cpp:532]   --->   Operation 15 'select' 'select_ln532' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 5.79>
ST_2 : Operation 16 [1/1] (1.83ns)   --->   "%p_read_5 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read3"   --->   Operation 16 'read' 'p_read_5' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 17 [1/1] (1.83ns)   --->   "%p_read_6 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2"   --->   Operation 17 'read' 'p_read_6' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 18 [1/1] (1.83ns)   --->   "%p_read_7 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read1"   --->   Operation 18 'read' 'p_read_7' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 19 [1/1] (1.83ns)   --->   "%p_read_8 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_read"   --->   Operation 19 'read' 'p_read_8' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = trunc i64 %p_read_5"   --->   Operation 20 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.83ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %output_ftmap" [src/srcnn.cpp:529]   --->   Operation 21 'read' 'output_ftmap_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%cast = zext i8 %select_ln529" [src/srcnn.cpp:529]   --->   Operation 22 'zext' 'cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%cast4 = zext i8 %select_ln532" [src/srcnn.cpp:532]   --->   Operation 23 'zext' 'cast4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.65ns)   --->   "%bound = mul i16 %cast, i16 %cast4" [src/srcnn.cpp:529]   --->   Operation 24 'mul' 'bound' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [2/2] (3.96ns)   --->   "%call_ln529 = call void @store_tile_mm_Loop_Out_writey_proc_Pipeline_Out_writex, i10 %p_read_8, i16 %bound, i60 %empty, i32 %gmem_out, i8 %select_ln532, i32 %p_read_6, i64 %p_read_7, i64 %output_ftmap_read, i32 %outbuf" [src/srcnn.cpp:529]   --->   Operation 25 'call' 'call_ln529' <Predicate = true> <Delay = 3.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %outbuf, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_out, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 65025, void @empty_26, void @empty_10, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln529 = call void @store_tile_mm_Loop_Out_writey_proc_Pipeline_Out_writex, i10 %p_read_8, i16 %bound, i60 %empty, i32 %gmem_out, i8 %select_ln532, i32 %p_read_6, i64 %p_read_7, i64 %output_ftmap_read, i32 %outbuf" [src/srcnn.cpp:529]   --->   Operation 29 'call' 'call_ln529' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_ftmap]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ h0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w0_read           (read         ) [ 0000]
h0_read           (read         ) [ 0000]
add_ln529         (add          ) [ 0000]
tmp               (bitselect    ) [ 0000]
trunc_ln528       (trunc        ) [ 0000]
xor_ln529         (xor          ) [ 0000]
select_ln529      (select       ) [ 0010]
add_ln532         (add          ) [ 0000]
tmp_1             (bitselect    ) [ 0000]
trunc_ln531       (trunc        ) [ 0000]
xor_ln532         (xor          ) [ 0000]
select_ln532      (select       ) [ 0011]
p_read_5          (read         ) [ 0000]
p_read_6          (read         ) [ 0001]
p_read_7          (read         ) [ 0001]
p_read_8          (read         ) [ 0001]
empty             (trunc        ) [ 0001]
output_ftmap_read (read         ) [ 0001]
cast              (zext         ) [ 0000]
cast4             (zext         ) [ 0000]
bound             (mul          ) [ 0001]
specinterface_ln0 (specinterface) [ 0000]
specmemcore_ln0   (specmemcore  ) [ 0000]
specinterface_ln0 (specinterface) [ 0000]
call_ln529        (call         ) [ 0000]
ret_ln0           (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_ftmap">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="h0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="w0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="gmem_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outbuf">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_tile_mm_Loop_Out_writey_proc_Pipeline_Out_writex"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="w0_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="9" slack="0"/>
<pin id="76" dir="0" index="1" bw="9" slack="0"/>
<pin id="77" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="w0_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="h0_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="9" slack="0"/>
<pin id="82" dir="0" index="1" bw="9" slack="0"/>
<pin id="83" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="h0_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="p_read_5_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="64" slack="0"/>
<pin id="88" dir="0" index="1" bw="64" slack="0"/>
<pin id="89" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_read_6_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="p_read_7_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="64" slack="0"/>
<pin id="100" dir="0" index="1" bw="64" slack="0"/>
<pin id="101" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_read_8_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="10" slack="0"/>
<pin id="106" dir="0" index="1" bw="10" slack="0"/>
<pin id="107" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="output_ftmap_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_ftmap_read/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_store_tile_mm_Loop_Out_writey_proc_Pipeline_Out_writex_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="10" slack="0"/>
<pin id="119" dir="0" index="2" bw="16" slack="0"/>
<pin id="120" dir="0" index="3" bw="60" slack="0"/>
<pin id="121" dir="0" index="4" bw="32" slack="0"/>
<pin id="122" dir="0" index="5" bw="8" slack="1"/>
<pin id="123" dir="0" index="6" bw="32" slack="0"/>
<pin id="124" dir="0" index="7" bw="64" slack="0"/>
<pin id="125" dir="0" index="8" bw="64" slack="0"/>
<pin id="126" dir="0" index="9" bw="32" slack="0"/>
<pin id="127" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln529/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="add_ln529_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="9" slack="0"/>
<pin id="137" dir="0" index="1" bw="6" slack="0"/>
<pin id="138" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln529/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="9" slack="0"/>
<pin id="144" dir="0" index="2" bw="5" slack="0"/>
<pin id="145" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="trunc_ln528_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="9" slack="0"/>
<pin id="151" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln528/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="xor_ln529_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln529/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="select_ln529_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="8" slack="0"/>
<pin id="162" dir="0" index="2" bw="6" slack="0"/>
<pin id="163" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln529/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln532_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="9" slack="0"/>
<pin id="169" dir="0" index="1" bw="6" slack="0"/>
<pin id="170" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln532/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="9" slack="0"/>
<pin id="176" dir="0" index="2" bw="5" slack="0"/>
<pin id="177" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="trunc_ln531_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="9" slack="0"/>
<pin id="183" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln531/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="xor_ln532_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln532/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="select_ln532_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="0"/>
<pin id="193" dir="0" index="1" bw="8" slack="0"/>
<pin id="194" dir="0" index="2" bw="6" slack="0"/>
<pin id="195" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln532/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="empty_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="64" slack="0"/>
<pin id="201" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="cast_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="1"/>
<pin id="206" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="cast4_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="1"/>
<pin id="209" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast4/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="bound_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="8" slack="0"/>
<pin id="213" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="217" class="1005" name="select_ln529_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="1"/>
<pin id="219" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln529 "/>
</bind>
</comp>

<comp id="222" class="1005" name="select_ln532_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="1"/>
<pin id="224" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln532 "/>
</bind>
</comp>

<comp id="228" class="1005" name="p_read_6_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_6 "/>
</bind>
</comp>

<comp id="233" class="1005" name="p_read_7_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="1"/>
<pin id="235" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_read_7 "/>
</bind>
</comp>

<comp id="238" class="1005" name="p_read_8_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="10" slack="1"/>
<pin id="240" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_read_8 "/>
</bind>
</comp>

<comp id="243" class="1005" name="empty_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="60" slack="1"/>
<pin id="245" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="248" class="1005" name="output_ftmap_read_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="1"/>
<pin id="250" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="output_ftmap_read "/>
</bind>
</comp>

<comp id="253" class="1005" name="bound_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="1"/>
<pin id="255" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="8" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="30" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="32" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="30" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="34" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="36" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="128"><net_src comp="38" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="129"><net_src comp="104" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="116" pin=4"/></net>

<net id="131"><net_src comp="92" pin="2"/><net_sink comp="116" pin=6"/></net>

<net id="132"><net_src comp="98" pin="2"/><net_sink comp="116" pin=7"/></net>

<net id="133"><net_src comp="110" pin="2"/><net_sink comp="116" pin=8"/></net>

<net id="134"><net_src comp="16" pin="0"/><net_sink comp="116" pin=9"/></net>

<net id="139"><net_src comp="80" pin="2"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="20" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="146"><net_src comp="22" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="135" pin="2"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="24" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="152"><net_src comp="80" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="149" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="26" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="164"><net_src comp="141" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="153" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="28" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="171"><net_src comp="74" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="20" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="167" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="24" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="184"><net_src comp="74" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="181" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="196"><net_src comp="173" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="185" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="28" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="202"><net_src comp="86" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="116" pin=3"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="207" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="216"><net_src comp="210" pin="2"/><net_sink comp="116" pin=2"/></net>

<net id="220"><net_src comp="159" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="225"><net_src comp="191" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="227"><net_src comp="222" pin="1"/><net_sink comp="116" pin=5"/></net>

<net id="231"><net_src comp="92" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="116" pin=6"/></net>

<net id="236"><net_src comp="98" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="116" pin=7"/></net>

<net id="241"><net_src comp="104" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="246"><net_src comp="199" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="116" pin=3"/></net>

<net id="251"><net_src comp="110" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="116" pin=8"/></net>

<net id="256"><net_src comp="210" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="116" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_out | {2 3 }
 - Input state : 
	Port: store_tile_mm_Loop_Out_writey_proc : p_read | {2 }
	Port: store_tile_mm_Loop_Out_writey_proc : p_read1 | {2 }
	Port: store_tile_mm_Loop_Out_writey_proc : output_ftmap | {2 }
	Port: store_tile_mm_Loop_Out_writey_proc : h0 | {1 }
	Port: store_tile_mm_Loop_Out_writey_proc : w0 | {1 }
	Port: store_tile_mm_Loop_Out_writey_proc : p_read2 | {2 }
	Port: store_tile_mm_Loop_Out_writey_proc : p_read3 | {2 }
	Port: store_tile_mm_Loop_Out_writey_proc : outbuf | {2 3 }
  - Chain level:
	State 1
		tmp : 1
		xor_ln529 : 1
		select_ln529 : 1
		tmp_1 : 1
		xor_ln532 : 1
		select_ln532 : 1
	State 2
		bound : 1
		call_ln529 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                          Functional Unit                          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_store_tile_mm_Loop_Out_writey_proc_Pipeline_Out_writex_fu_116 |    0    |  0.427  |   203   |   397   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|    mul   |                            bound_fu_210                           |    0    |    0    |    0    |    40   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                          add_ln529_fu_135                         |    0    |    0    |    0    |    16   |
|          |                          add_ln532_fu_167                         |    0    |    0    |    0    |    16   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|    xor   |                          xor_ln529_fu_153                         |    0    |    0    |    0    |    8    |
|          |                          xor_ln532_fu_185                         |    0    |    0    |    0    |    8    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|  select  |                        select_ln529_fu_159                        |    0    |    0    |    0    |    8    |
|          |                        select_ln532_fu_191                        |    0    |    0    |    0    |    8    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         w0_read_read_fu_74                        |    0    |    0    |    0    |    0    |
|          |                         h0_read_read_fu_80                        |    0    |    0    |    0    |    0    |
|          |                        p_read_5_read_fu_86                        |    0    |    0    |    0    |    0    |
|   read   |                        p_read_6_read_fu_92                        |    0    |    0    |    0    |    0    |
|          |                        p_read_7_read_fu_98                        |    0    |    0    |    0    |    0    |
|          |                        p_read_8_read_fu_104                       |    0    |    0    |    0    |    0    |
|          |                   output_ftmap_read_read_fu_110                   |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
| bitselect|                             tmp_fu_141                            |    0    |    0    |    0    |    0    |
|          |                            tmp_1_fu_173                           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|          |                         trunc_ln528_fu_149                        |    0    |    0    |    0    |    0    |
|   trunc  |                         trunc_ln531_fu_181                        |    0    |    0    |    0    |    0    |
|          |                            empty_fu_199                           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   zext   |                            cast_fu_204                            |    0    |    0    |    0    |    0    |
|          |                            cast4_fu_207                           |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                   |    0    |  0.427  |   203   |   501   |
|----------|-------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      bound_reg_253      |   16   |
|      empty_reg_243      |   60   |
|output_ftmap_read_reg_248|   64   |
|     p_read_6_reg_228    |   32   |
|     p_read_7_reg_233    |   64   |
|     p_read_8_reg_238    |   10   |
|   select_ln529_reg_217  |    8   |
|   select_ln532_reg_222  |    8   |
+-------------------------+--------+
|          Total          |   262  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                Comp                               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_store_tile_mm_Loop_Out_writey_proc_Pipeline_Out_writex_fu_116 |  p1  |   2  |  10  |   20   ||    9    |
| grp_store_tile_mm_Loop_Out_writey_proc_Pipeline_Out_writex_fu_116 |  p2  |   2  |  16  |   32   ||    9    |
| grp_store_tile_mm_Loop_Out_writey_proc_Pipeline_Out_writex_fu_116 |  p3  |   2  |  60  |   120  ||    9    |
| grp_store_tile_mm_Loop_Out_writey_proc_Pipeline_Out_writex_fu_116 |  p6  |   2  |  32  |   64   ||    9    |
| grp_store_tile_mm_Loop_Out_writey_proc_Pipeline_Out_writex_fu_116 |  p7  |   2  |  64  |   128  ||    9    |
| grp_store_tile_mm_Loop_Out_writey_proc_Pipeline_Out_writex_fu_116 |  p8  |   2  |  64  |   128  ||    9    |
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                               Total                               |      |      |      |   492  ||  2.562  ||    54   |
|-------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    0   |   203  |   501  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   54   |
|  Register |    -   |    -   |   262  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    2   |   465  |   555  |
+-----------+--------+--------+--------+--------+
