{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1711084284688 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1711084284688 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 22 12:11:24 2024 " "Processing started: Fri Mar 22 12:11:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1711084284688 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1711084284688 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off image_processing -c image_processing " "Command: quartus_map --read_settings_files=on --write_settings_files=off image_processing -c image_processing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1711084284688 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1711084285171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file image_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_mem " "Found entity 1: image_mem" {  } { { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711084285199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711084285199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/submodules/pll_altpll_0.v 3 3 " "Found 3 design units, including 3 entities, in source file pll/synthesis/submodules/pll_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll_0_dffpipe_l2c " "Found entity 1: pll_altpll_0_dffpipe_l2c" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/pll/synthesis/submodules/pll_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711084285201 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll_altpll_0_stdsync_sv6 " "Found entity 2: pll_altpll_0_stdsync_sv6" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/pll/synthesis/submodules/pll_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711084285201 ""} { "Info" "ISGN_ENTITY_NAME" "3 pll_altpll_0 " "Found entity 3: pll_altpll_0" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/pll/synthesis/submodules/pll_altpll_0.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711084285201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711084285201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/synthesis/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll/synthesis/pll.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/pll/synthesis/pll.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711084285203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711084285203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll/synthesis/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll/synthesis/pll.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/pll/synthesis/pll.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711084285204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711084285204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/synthesis/submodules/pll_altpll_0.v 3 3 " "Found 3 design units, including 3 entities, in source file pll/synthesis/submodules/pll_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll_0_dffpipe_l2c " "Found entity 1: pll_altpll_0_dffpipe_l2c" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/pll/synthesis/submodules/pll_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711084285206 ""} { "Info" "ISGN_ENTITY_NAME" "2 pll_altpll_0_stdsync_sv6 " "Found entity 2: pll_altpll_0_stdsync_sv6" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/pll/synthesis/submodules/pll_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711084285206 ""} { "Info" "ISGN_ENTITY_NAME" "3 pll_altpll_0 " "Found entity 3: pll_altpll_0" {  } { { "pll/synthesis/submodules/pll_altpll_0.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/pll/synthesis/submodules/pll_altpll_0.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711084285206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711084285206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711084285208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711084285208 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "vga_controller.v(107) " "Verilog HDL syntax warning at vga_controller.v(107): extra block comment delimiter characters /* within block comment" {  } { { "vga_controller.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/vga_controller.v" 107 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Quartus II" 0 -1 1711084285209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711084285210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711084285210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processing.v 1 1 " "Found 1 design units, including 1 entities, in source file processing.v" { { "Info" "ISGN_ENTITY_NAME" "1 processing " "Found entity 1: processing" {  } { { "processing.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/processing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711084285211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711084285211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file top_level_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level_v2 " "Found entity 1: top_level_v2" {  } { { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711084285213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711084285213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/test.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "output_files/test.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/output_files/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711084285214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711084285214 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top_level_v2_tb.v(28) " "Verilog HDL Module Instantiation warning at top_level_v2_tb.v(28): ignored dangling comma in List of Port Connections" {  } { { "top_level_v2_tb.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2_tb.v" 28 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1711084285215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level_v2_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file top_level_v2_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level_v2_tb " "Found entity 1: top_level_v2_tb" {  } { { "top_level_v2_tb.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711084285216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711084285216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "image_mem_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file image_mem_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 image_mem_tb " "Found entity 1: image_mem_tb" {  } { { "image_mem_tb.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711084285217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711084285217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_processing.v 1 1 " "Found 1 design units, including 1 entities, in source file img_processing.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_processing " "Found entity 1: img_processing" {  } { { "img_processing.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/img_processing.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711084285218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711084285218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "img_processing_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file img_processing_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 img_processing_tb " "Found entity 1: img_processing_tb" {  } { { "img_processing_tb.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/img_processing_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711084285220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711084285220 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level_v2 " "Elaborating entity \"top_level_v2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1711084286331 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_clk top_level_v2.v(27) " "Verilog HDL or VHDL warning at top_level_v2.v(27): object \"mem_clk\" assigned a value but never read" {  } { { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1711084286332 "|top_level_v2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "image_mem image_mem:inst_imageMem " "Elaborating entity \"image_mem\" for hierarchy \"image_mem:inst_imageMem\"" {  } { { "top_level_v2.v" "inst_imageMem" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711084286334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram image_mem:inst_imageMem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\"" {  } { { "image_mem.v" "altsyncram_component" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711084286360 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "image_mem:inst_imageMem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\"" {  } { { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084286362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "image_mem:inst_imageMem\|altsyncram:altsyncram_component " "Instantiated megafunction \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711084286362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711084286362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../output-160x148.hex " "Parameter \"init_file\" = \"../output-160x148.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711084286362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711084286362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711084286362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711084286362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711084286362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711084286362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711084286362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711084286362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711084286362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711084286362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711084286362 ""}  } { { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1711084286362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qu71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qu71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qu71 " "Found entity 1: altsyncram_qu71" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711084286410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711084286410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qu71 image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated " "Elaborating entity \"altsyncram_qu71\" for hierarchy \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711084286411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_9oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_9oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_9oa " "Found entity 1: decode_9oa" {  } { { "db/decode_9oa.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/decode_9oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711084286453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711084286453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_9oa image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|decode_9oa:deep_decode " "Elaborating entity \"decode_9oa\" for hierarchy \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|decode_9oa:deep_decode\"" {  } { { "db/altsyncram_qu71.tdf" "deep_decode" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711084286455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4kb " "Found entity 1: mux_4kb" {  } { { "db/mux_4kb.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/mux_4kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711084286496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711084286496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4kb image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|mux_4kb:mux2 " "Elaborating entity \"mux_4kb\" for hierarchy \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|mux_4kb:mux2\"" {  } { { "db/altsyncram_qu71.tdf" "mux2" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711084286497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:inst_vgaController " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:inst_vgaController\"" {  } { { "top_level_v2.v" "inst_vgaController" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1711084286503 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_controller.v(23) " "Verilog HDL assignment warning at vga_controller.v(23): truncated value with size 32 to match size of target (11)" {  } { { "vga_controller.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/vga_controller.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711084286503 "|top_level_v2|vga_controller:inst_vgaController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_controller.v(24) " "Verilog HDL assignment warning at vga_controller.v(24): truncated value with size 32 to match size of target (11)" {  } { { "vga_controller.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/vga_controller.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711084286503 "|top_level_v2|vga_controller:inst_vgaController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_controller.v(25) " "Verilog HDL assignment warning at vga_controller.v(25): truncated value with size 32 to match size of target (11)" {  } { { "vga_controller.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/vga_controller.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711084286504 "|top_level_v2|vga_controller:inst_vgaController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_controller.v(53) " "Verilog HDL assignment warning at vga_controller.v(53): truncated value with size 32 to match size of target (11)" {  } { { "vga_controller.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/vga_controller.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711084286504 "|top_level_v2|vga_controller:inst_vgaController"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_controller.v(55) " "Verilog HDL assignment warning at vga_controller.v(55): truncated value with size 32 to match size of target (11)" {  } { { "vga_controller.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/vga_controller.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1711084286504 "|top_level_v2|vga_controller:inst_vgaController"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ss14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ss14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ss14 " "Found entity 1: altsyncram_ss14" {  } { { "db/altsyncram_ss14.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_ss14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711084287469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711084287469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8oc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_8oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8oc " "Found entity 1: mux_8oc" {  } { { "db/mux_8oc.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/mux_8oc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711084287566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711084287566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711084287624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711084287624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_idi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_idi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_idi " "Found entity 1: cntr_idi" {  } { { "db/cntr_idi.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/cntr_idi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711084287705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711084287705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ccc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ccc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ccc " "Found entity 1: cmpr_ccc" {  } { { "db/cmpr_ccc.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/cmpr_ccc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711084287746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711084287746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e0j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e0j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e0j " "Found entity 1: cntr_e0j" {  } { { "db/cntr_e0j.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/cntr_e0j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711084287808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711084287808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qbi " "Found entity 1: cntr_qbi" {  } { { "db/cntr_qbi.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/cntr_qbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711084287875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711084287875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711084287918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711084287918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711084287979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711084287979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1711084288022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1711084288022 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288115 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a12 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 270 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a13 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a14 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a15 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 327 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a16 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a17 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 365 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a18 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a19 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 403 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a20 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 422 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a21 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 441 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a22 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 460 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a23 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a24 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a25 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a26 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a27 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 555 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a28 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 574 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a29 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 593 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a30 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 612 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a31 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 631 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a32 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 650 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a33 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a34 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 688 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a35 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 707 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a36 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 726 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a37 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 745 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a38 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 764 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a39 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a40 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 802 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a41 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a42 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 840 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a43 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a44 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a45 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 897 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a46 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 916 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a47 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 935 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a48 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 954 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a49 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 973 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a50 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 992 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a51 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1011 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a52 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1030 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a53 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1049 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a54 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1068 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a55 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1087 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a56 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1106 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a57 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1125 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a58 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1144 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a59 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1163 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a60 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1182 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a61 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1201 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a62 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1220 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a63 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1239 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a64 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1258 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a65 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1277 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a66 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1296 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a67 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1315 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a68 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1334 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a69 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1353 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a70 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1372 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a71 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1391 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a72 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1410 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a73 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1429 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a74 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1448 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a75 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1467 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a76 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1486 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a77 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1505 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a78 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1524 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a79 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1543 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a80 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1562 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a81 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1581 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a82 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1600 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a83 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1619 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a84 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1638 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a85 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1657 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a86 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1676 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a87 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1695 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a88 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1714 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a89 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1733 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a90 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1752 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a91 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1771 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a92 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1790 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a93 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1809 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a94 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1828 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a95 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1847 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288449 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a95"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1711084288449 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1711084288449 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a12 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 270 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a13 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a14 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a15 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 327 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a16 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 346 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a17 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 365 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a18 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 384 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a19 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 403 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a20 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 422 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a21 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 441 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a22 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 460 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a23 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 479 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a24 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 498 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a25 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a26 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a27 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 555 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a28 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 574 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a29 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 593 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a30 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 612 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a31 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 631 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a32 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 650 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a33 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a34 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 688 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a35 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 707 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a36 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 726 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a37 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 745 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a38 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 764 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a39 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a40 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 802 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a41 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a42 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 840 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a43 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 859 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a44 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 878 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a45 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 897 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a46 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 916 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a47 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 935 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a48 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 954 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a49 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 973 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a50 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 992 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a51 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1011 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a52 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1030 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a53 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1049 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a54 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1068 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a55 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1087 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a56 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1106 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a57 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1125 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a58 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1144 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a59 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1163 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a60 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1182 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a61 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1201 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a62 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1220 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a63 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1239 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a64 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1258 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a65 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1277 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a66 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1296 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a67 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1315 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a68 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1334 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a69 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1353 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a70 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1372 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a71 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1391 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a72 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1410 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a73 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1429 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a74 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1448 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a75 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1467 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a76 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1486 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a77 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1505 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a78 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1524 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a79 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1543 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a80 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1562 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a81 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1581 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a82 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1600 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a83 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1619 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a84 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1638 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a85 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1657 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a86 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1676 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a87 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1695 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a88 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1714 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a89 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1733 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a90 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1752 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a91 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1771 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a92 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1790 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a93 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1809 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a94 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1828 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a95 " "Synthesized away node \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 1847 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288462 "|top_level_v2|image_mem:inst_imageMem|altsyncram:altsyncram_component|altsyncram_qu71:auto_generated|ram_block1a95"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1711084288462 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1711084288462 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[8\] VCC " "Pin \"vga_r\[8\]\" is stuck at VCC" {  } { { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1711084288884 "|top_level_v2|vga_r[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_r\[9\] VCC " "Pin \"vga_r\[9\]\" is stuck at VCC" {  } { { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1711084288884 "|top_level_v2|vga_r[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sync_n VCC " "Pin \"sync_n\" is stuck at VCC" {  } { { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1711084288884 "|top_level_v2|sync_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1711084288884 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1711084288926 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"image_mem:inst_imageMem\|altsyncram:altsyncram_component\|altsyncram_qu71:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_qu71.tdf" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/db/altsyncram_qu71.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "image_mem.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/image_mem.v" 81 0 0 } } { "top_level_v2.v" "" { Text "D:/Study/UIT/DA/DA1/verilog/image_processing/top_level_v2.v" 43 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084288929 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1711084288938 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1711084288939 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/studyprogram/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1711084288975 "|top_level_v2|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1711084288975 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll " "Ignored assignments for entity \"pll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME Qsys -entity pll -qip pll/synthesis/pll.qip -library pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME Qsys -entity pll -qip pll/synthesis/pll.qip -library pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1711084289067 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity pll -qip pll/synthesis/pll.qip -library pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0sp1 -entity pll -qip pll/synthesis/pll.qip -library pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1711084289067 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity pll -qip pll/synthesis/pll.qip -library pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity pll -qip pll/synthesis/pll.qip -library pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1711084289067 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name SLD_INFO \"QSYS_NAME pll HAS_SOPCINFO 1 GENERATION_ID 1709537381\" -entity pll -qip pll/synthesis/pll.qip -library pll " "Assignment for entity set_global_assignment -name SLD_INFO \"QSYS_NAME pll HAS_SOPCINFO 1 GENERATION_ID 1709537381\" -entity pll -qip pll/synthesis/pll.qip -library pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1711084289067 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1711084289067 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pll_altpll_0 " "Ignored assignments for entity \"pll_altpll_0\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altpll -entity pll_altpll_0 -qip pll/synthesis/pll.qip -library pll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altpll -entity pll_altpll_0 -qip pll/synthesis/pll.qip -library pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1711084289067 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 13.0 -entity pll_altpll_0 -qip pll/synthesis/pll.qip -library pll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 13.0 -entity pll_altpll_0 -qip pll/synthesis/pll.qip -library pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1711084289067 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV Qsys -entity pll_altpll_0 -qip pll/synthesis/pll.qip -library pll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV Qsys -entity pll_altpll_0 -qip pll/synthesis/pll.qip -library pll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1711084289067 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1711084289067 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 185 323 0 0 138 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 185 of its 323 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 138 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1711084289584 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1711084289620 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1711084289620 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2910 " "Implemented 2910 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1711084289868 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1711084289868 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2693 " "Implemented 2693 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1711084289868 ""} { "Info" "ICUT_CUT_TM_RAMS" "173 " "Implemented 173 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1711084289868 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1711084289868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 196 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 196 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1711084289910 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 22 12:11:29 2024 " "Processing ended: Fri Mar 22 12:11:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1711084289910 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1711084289910 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1711084289910 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1711084289910 ""}
