
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002253                       # Number of seconds simulated
sim_ticks                                  2252601000                       # Number of ticks simulated
final_tick                                 2252601000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 494221                       # Simulator instruction rate (inst/s)
host_op_rate                                   694654                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              320132837                       # Simulator tick rate (ticks/s)
host_mem_usage                                 653940                       # Number of bytes of host memory used
host_seconds                                     7.04                       # Real time elapsed on the host
sim_insts                                     3477563                       # Number of instructions simulated
sim_ops                                       4887901                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   2252601000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           18304                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data         2677376                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total             2695680                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        18304                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          18304                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks      1364224                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total          1364224                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              286                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data            41834                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                42120                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks         21316                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total               21316                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            8125718                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data         1188570901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total             1196696619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       8125718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           8125718                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks       605621679                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total             605621679                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks       605621679                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           8125718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data        1188570901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1802318298                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples     21316.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples       286.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples     41794.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000223293500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds          1329                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds          1329                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState               101786                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState               20018                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                        42120                       # Number of read requests accepted
system.mem_ctrl.writeReqs                       21316                       # Number of write requests accepted
system.mem_ctrl.readBursts                      42120                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                     21316                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                 2693120                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     2560                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                  1362752                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                  2695680                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys               1364224                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                      40                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0               2671                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1               2591                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2               2569                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3               2658                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4               2674                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5               2554                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6               2596                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7               2698                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8               2715                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9               2732                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10              2705                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11              2603                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12              2566                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13              2616                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14              2564                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15              2568                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0               1371                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1               1280                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2               1281                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3               1336                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4               1387                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5               1272                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6               1290                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7               1408                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8               1409                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9               1409                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10              1408                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11              1322                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12              1280                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13              1280                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14              1280                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15              1280                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     2252543500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                  42120                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                 21316                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                    27670                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                    12335                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                     2057                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       14                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       8                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                     735                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                     881                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                    1339                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                    1333                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                    1341                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                    1342                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                    1354                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                    1329                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                    1330                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                    1342                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                    1340                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                    1391                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                    1623                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                    1572                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                    1339                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                    1593                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                      99                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         5139                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     788.959720                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    664.681423                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    326.322377                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           177      3.44%      3.44% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          412      8.02%     11.46% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          207      4.03%     15.49% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          320      6.23%     21.72% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639          362      7.04%     28.76% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767          243      4.73%     33.49% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895          267      5.20%     38.68% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023          153      2.98%     41.66% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151         2998     58.34%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          5139                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples         1329                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean       31.658390                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean      16.492881                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     416.415586                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-511           1324     99.62%     99.62% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::512-1023            2      0.15%     99.77% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::1536-2047            2      0.15%     99.92% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::14848-15359            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total           1329                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples         1329                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       16.021821                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      16.019846                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.269380                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16              1319     99.25%     99.25% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::17                 2      0.15%     99.40% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::19                 6      0.45%     99.85% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::20                 1      0.08%     99.92% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::21                 1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total           1329                       # Writes before turning the bus around for reads
system.mem_ctrl.masterReadBytes::.cpu.inst        18304                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data      2674816                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks      1362752                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 8125717.781355864368                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 1187434436.902052402496                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 604968212.302134275436                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          286                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data        41834                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks        21316                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     10318750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data   1523812000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  40092710000                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     36079.55                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     36425.20                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks   1880873.99                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                     745130750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat               1534130750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                   210400000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      17707.48                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 36457.48                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                       1195.56                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                        604.97                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                    1196.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                     605.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                         14.07                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      9.34                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     4.73                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.59                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       19.02                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                     38591                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                    19636                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  91.71                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 92.12                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                       35508.91                       # Average gap between requests
system.mem_ctrl.pageHitRate                     91.85                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                  18685380                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   9916335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                150018540                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                55462500                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          123542640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy             282593460                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy              12032160                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        343942560                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         63907680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         173898660                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              1233999915                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             547.811137                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            1601525500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      10240250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       52260000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     680860500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    166446750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT      588497500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    754296000                       # Time in different power states
system.mem_ctrl_1.actEnergy                  18057060                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   9586170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                150432660                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                55686960                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          126001200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy             284976630                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy              11376960                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        349819260                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         70392480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         167564580                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              1244021370                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             552.259974                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            1597080750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      10275000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       53300000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     647281500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    183326250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT      591342500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    767075750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2252601000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  310161                       # Number of BP lookups
system.cpu.branchPred.condPredicted            307756                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              1608                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               306958                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  305153                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.411972                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     842                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 38                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             660                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  8                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              652                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           63                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   2252601000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2252601000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   2252601000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2252601000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2252601000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          4505203                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             601465                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        3494430                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      310161                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             306003                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       3875784                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    3260                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           155                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    592231                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   246                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            4479056                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.099402                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.396589                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2641942     58.98%     58.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   275625      6.15%     65.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    35807      0.80%     65.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1525682     34.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              4479056                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.068845                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.775643                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   529237                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2144299                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1775407                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 28649                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1464                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               304699                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   169                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                4905933                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   386                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   1464                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   544187                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  269478                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2027                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1789070                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1872830                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4902193                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     1                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     58                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   6172                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1856338                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4988691                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              23673743                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          6730712                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4972195                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    16495                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 26                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             27                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     74778                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1342364                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              595359                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                45                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               37                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4897267                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  40                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4894890                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               605                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            9405                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        30499                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       4479056                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.092840                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.288972                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2331276     52.05%     52.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              601643     13.43%     65.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              345164      7.71%     73.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1200973     26.81%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         4479056                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 5      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               2957869     60.43%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     60.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1342310     27.42%     87.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              594685     12.15%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4894890                       # Type of FU issued
system.cpu.iq.rate                           1.086497                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           14269409                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4906707                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      4889823                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  32                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                4894869                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      16                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads               15                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         4013                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          929                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           60                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           197                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1464                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    2802                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                266589                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4897307                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               683                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1342364                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               595359                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 26                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     13                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                266562                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             11                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1128                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          346                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1474                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4892419                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1341129                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2471                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1935783                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   308037                       # Number of branches executed
system.cpu.iew.exec_stores                     594654                       # Number of stores executed
system.cpu.iew.exec_rate                     1.085949                       # Inst execution rate
system.cpu.iew.wb_sent                        4889965                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4889839                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   3136372                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4206695                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.085376                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.745567                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts            9346                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              37                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1444                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      4476262                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.091960                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.320420                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2428474     54.25%     54.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       494508     11.05%     65.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       266447      5.95%     71.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1286833     28.75%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            3                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      4476262                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3477563                       # Number of instructions committed
system.cpu.commit.committedOps                4887901                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1932781                       # Number of memory references committed
system.cpu.commit.loads                       1338351                       # Number of loads committed
system.cpu.commit.membars                          14                       # Number of memory barriers committed
system.cpu.commit.branches                     307640                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4582145                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  647                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2955117     60.46%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               3      0.00%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     60.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1338351     27.38%     87.84% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         594414     12.16%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4887901                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1286833                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      8086546                       # The number of ROB reads
system.cpu.rob.rob_writes                     9797293                       # The number of ROB writes
system.cpu.timesIdled                             231                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           26147                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     3477563                       # Number of Instructions Simulated
system.cpu.committedOps                       4887901                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.295506                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.295506                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.771899                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.771899                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  6486952                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3760583                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                  18688349                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1213086                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1932039                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     57                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2252601000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.010606                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1363547                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45195                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.170306                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            106500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.010606                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990255                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990255                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          112                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          400                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7773323                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7773323                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2252601000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1291965                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1291965                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data        26362                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          26362                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           11                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data      1318327                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1318327                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1318327                       # number of overall hits
system.cpu.dcache.overall_hits::total         1318327                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        47219                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         47219                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       566458                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       566458                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data       613677                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         613677                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       613677                       # number of overall misses
system.cpu.dcache.overall_misses::total        613677                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3097420000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3097420000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  41222678497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  41222678497                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       261000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       261000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  44320098497                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  44320098497                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  44320098497                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  44320098497                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1339184                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1339184                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       592820                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       592820                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      1932004                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1932004                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1932004                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1932004                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.035260                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.035260                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.955531                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.955531                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.214286                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.214286                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.317638                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.317638                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.317638                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.317638                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 65596.899553                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 65596.899553                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72772.700707                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72772.700707                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        87000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        87000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 72220.563093                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 72220.563093                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 72220.563093                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 72220.563093                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          920                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                26                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.384615                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        39848                       # number of writebacks
system.cpu.dcache.writebacks::total             39848                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        38889                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        38889                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       529592                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       529592                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       568481                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       568481                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       568481                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       568481                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8330                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8330                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        36866                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        36866                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        45196                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        45196                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        45196                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        45196                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    513160500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    513160500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3208223499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3208223499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3721383999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3721383999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3721383999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3721383999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006220                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006220                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062188                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062188                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.023393                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023393                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.023393                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023393                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61603.901561                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61603.901561                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 87023.910894                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87023.910894                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 82338.791021                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 82338.791021                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 82338.791021                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 82338.791021                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44683                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2252601000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           256.603466                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              592138                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               304                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1947.822368                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             83500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   256.603466                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.501179                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.501179                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          300                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.585938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2369228                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2369228                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2252601000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       591834                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          591834                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       591834                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           591834                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       591834                       # number of overall hits
system.cpu.icache.overall_hits::total          591834                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          397                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           397                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          397                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            397                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          397                       # number of overall misses
system.cpu.icache.overall_misses::total           397                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     30833500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     30833500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     30833500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     30833500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     30833500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     30833500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       592231                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       592231                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       592231                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       592231                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       592231                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       592231                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000670                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000670                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000670                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000670                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000670                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000670                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77666.246851                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77666.246851                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77666.246851                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77666.246851                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77666.246851                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77666.246851                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          150                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           75                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           92                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           92                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           92                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           92                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           92                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           92                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          305                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          305                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          305                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          305                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          305                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          305                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     25405000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     25405000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     25405000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     25405000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     25405000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     25405000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000515                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000515                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000515                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000515                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000515                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000515                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 83295.081967                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83295.081967                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 83295.081967                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83295.081967                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 83295.081967                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83295.081967                       # average overall mshr miss latency
system.cpu.icache.replacements                      4                       # number of replacements
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   2252601000                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse        13798.576369                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs              85341                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs            42120                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             2.026140                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle            72500                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.cpu.inst    72.786325                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data 13725.790043                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.004443                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.837756                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.842198                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024        16384                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1         1342                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2        11651                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3         3239                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses           724912                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses          724912                       # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED   2252601000                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.WritebackDirty_hits::.writebacks        39848                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total        39848                       # number of WritebackDirty hits
system.cpu.l2cache.ReadExReq_hits::.cpu.data            5                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total            5                       # number of ReadExReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.inst           16                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.data         3352                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total         3368                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::.cpu.inst           16                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.cpu.data         3357                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total            3373                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.cpu.inst           16                       # number of overall hits
system.cpu.l2cache.overall_hits::.cpu.data         3357                       # number of overall hits
system.cpu.l2cache.overall_hits::total           3373                       # number of overall hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data        36861                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total        36861                       # number of ReadExReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst          289                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data         4978                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total         5267                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::.cpu.inst          289                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data        41839                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total         42128                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst          289                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data        41839                       # number of overall misses
system.cpu.l2cache.overall_misses::total        42128                       # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::.cpu.data   3134329500                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total   3134329500                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.inst     24548000                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.data    449506000                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total    474054000                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.inst     24548000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.data   3583835500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total   3608383500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.inst     24548000                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.data   3583835500                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total   3608383500                       # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::.writebacks        39848                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total        39848                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::.cpu.data        36866                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total        36866                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst          305                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data         8330                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total         8635                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::.cpu.inst          305                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data        45196                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total        45501                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst          305                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data        45196                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total        45501                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data     0.999864                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.999864                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.947541                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.597599                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.609959                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst     0.947541                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data     0.925724                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.925870                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst     0.947541                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data     0.925724                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.925870                       # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.cpu.data 85031.049076                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 85031.049076                       # average ReadExReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 84941.176471                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 90298.513459                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 90004.556674                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.inst 84941.176471                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.data 85657.771457                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 85652.855583                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.inst 84941.176471                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.data 85657.771457                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 85652.855583                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.writebacks::.writebacks        21316                       # number of writebacks
system.cpu.l2cache.writebacks::total            21316                       # number of writebacks
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.inst            2                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.data            4                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.inst            2                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.data            4                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu.l2cache.ReadExReq_mshr_misses::.cpu.data        36861                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total        36861                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          287                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.data         4974                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total         5261                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.inst          287                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.data        41835                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total        42122                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.inst          287                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.data        41835                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total        42122                       # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   2765719500                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total   2765719500                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     21532000                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    399470500                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total    421002500                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.inst     21532000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.data   3165190000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total   3186722000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.inst     21532000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.data   3165190000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total   3186722000                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.999864                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.999864                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.940984                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.597119                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.609265                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.inst     0.940984                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.data     0.925635                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.925738                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.inst     0.940984                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.data     0.925635                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.925738                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 75031.049076                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 75031.049076                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 75024.390244                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80311.720949                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 80023.284547                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 75024.390244                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.data 75658.898052                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 75654.574807                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 75024.390244                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.data 75658.898052                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 75654.574807                       # average overall mshr miss latency
system.cpu.l2cache.replacements                 25736                       # number of replacements
system.l2bus.snoop_filter.tot_requests          90188                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        44696                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           30                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              259                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          259                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   2252601000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                8633                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         61164                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              9259                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              36866                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             36866                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           8635                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side          613                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       135074                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  135687                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        19456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      5442752                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  5462208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             25736                       # Total snoops (count)
system.l2bus.snoopTraffic                     1364224                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              71237                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.004183                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.064543                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    70939     99.58%     99.58% # Request fanout histogram
system.l2bus.snoop_fanout::1                      298      0.42%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                71237                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            124790000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                5.5                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              760998                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           112989496                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               5.0                       # Layer utilization (%)
system.membus.snoop_filter.tot_requests         67597                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        25483                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2252601000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5259                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        21316                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4161                       # Transaction distribution
system.membus.trans_dist::ReadExReq             36861                       # Transaction distribution
system.membus.trans_dist::ReadExResp            36861                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5259                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.mem_ctrl.port       109717                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 109717                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.mem_ctrl.port      4059904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4059904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             42120                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   42120    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               42120                       # Request fanout histogram
system.membus.reqLayer0.occupancy            76430500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.4                       # Layer utilization (%)
system.membus.respLayer0.occupancy          114749250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              5.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
