Analysis & Synthesis report for test
Mon Jan 12 16:57:27 2026
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Source assignments for lpm_counter:sec_rtl_0
  9. Source assignments for lpm_counter:min_rtl_1
 10. Source assignments for lpm_counter:hour_rtl_2
 11. Parameter Settings for Inferred Entity Instance: lpm_counter:sec_rtl_0
 12. Parameter Settings for Inferred Entity Instance: lpm_counter:min_rtl_1
 13. Parameter Settings for Inferred Entity Instance: lpm_counter:hour_rtl_2
 14. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0
 15. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 16. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1
 17. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 18. Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2
 19. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 20. Analysis & Synthesis Messages
 21. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Mon Jan 12 16:57:27 2026    ;
; Quartus II Version          ; 9.1 Build 222 10/21/2009 SJ Full Version ;
; Revision Name               ; test                                     ;
; Top-level Entity Name       ; test                                     ;
; Family                      ; MAX7000S                                 ;
; Total macrocells            ; 76                                       ;
; Total pins                  ; 29                                       ;
+-----------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                     ; Setting         ; Default Value ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Device                                                                     ; EPM7128SLC84-15 ;               ;
; Top-level entity name                                                      ; test            ; test          ;
; Family name                                                                ; MAX7000S        ; Stratix II    ;
; Use Generated Physical Constraints File                                    ; Off             ;               ;
; Use smart compilation                                                      ; Off             ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On              ; On            ;
; Enable compact report table                                                ; Off             ; Off           ;
; Create Debugging Nodes for IP Cores                                        ; Off             ; Off           ;
; Preserve fewer node names                                                  ; On              ; On            ;
; Disable OpenCore Plus hardware evaluation                                  ; Off             ; Off           ;
; Verilog Version                                                            ; Verilog_2001    ; Verilog_2001  ;
; VHDL Version                                                               ; VHDL_1993       ; VHDL_1993     ;
; State Machine Processing                                                   ; Auto            ; Auto          ;
; Safe State Machine                                                         ; Off             ; Off           ;
; Extract Verilog State Machines                                             ; On              ; On            ;
; Extract VHDL State Machines                                                ; On              ; On            ;
; Ignore Verilog initial constructs                                          ; Off             ; Off           ;
; Iteration limit for constant Verilog loops                                 ; 5000            ; 5000          ;
; Iteration limit for non-constant Verilog loops                             ; 250             ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On              ; On            ;
; Parallel Synthesis                                                         ; On              ; On            ;
; NOT Gate Push-Back                                                         ; On              ; On            ;
; Power-Up Don't Care                                                        ; On              ; On            ;
; Remove Duplicate Registers                                                 ; On              ; On            ;
; Ignore CARRY Buffers                                                       ; Off             ; Off           ;
; Ignore CASCADE Buffers                                                     ; Off             ; Off           ;
; Ignore GLOBAL Buffers                                                      ; Off             ; Off           ;
; Ignore ROW GLOBAL Buffers                                                  ; Off             ; Off           ;
; Ignore LCELL Buffers                                                       ; Auto            ; Auto          ;
; Ignore SOFT Buffers                                                        ; Off             ; Off           ;
; Limit AHDL Integers to 32 Bits                                             ; Off             ; Off           ;
; Optimization Technique                                                     ; Speed           ; Speed         ;
; Allow XOR Gate Usage                                                       ; On              ; On            ;
; Auto Logic Cell Insertion                                                  ; On              ; On            ;
; Parallel Expander Chain Length                                             ; 4               ; 4             ;
; Auto Parallel Expanders                                                    ; On              ; On            ;
; Auto Open-Drain Pins                                                       ; On              ; On            ;
; Auto Resource Sharing                                                      ; Off             ; Off           ;
; Maximum Fan-in Per Macrocell                                               ; 100             ; 100           ;
; Use LogicLock Constraints during Resource Balancing                        ; On              ; On            ;
; Ignore translate_off and synthesis_off directives                          ; Off             ; Off           ;
; Show Parameter Settings Tables in Synthesis Report                         ; On              ; On            ;
; HDL message level                                                          ; Level2          ; Level2        ;
; Suppress Register Optimization Related Messages                            ; Off             ; Off           ;
; Number of Removed Registers Reported in Synthesis Report                   ; 100             ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100             ; 100           ;
; Block Design Naming                                                        ; Auto            ; Auto          ;
; Synthesis Effort                                                           ; Auto            ; Auto          ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On              ; On            ;
; Analysis & Synthesis Message Level                                         ; Medium          ; Medium        ;
; Disable Register Merging Across Hierarchies                                ; Auto            ; Auto          ;
+----------------------------------------------------------------------------+-----------------+---------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-32 processors        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                 ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+
; test.v                           ; yes             ; User Verilog HDL File        ; E:/quartus/project/test.v                                          ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; e:/quartus/quartus/quartus/libraries/megafunctions/lpm_counter.tdf ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; e:/quartus/quartus/quartus/libraries/megafunctions/lpm_divide.tdf  ;
; db/lpm_divide_7ql.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/quartus/project/db/lpm_divide_7ql.tdf                           ;
; db/sign_div_unsign_dkh.tdf       ; yes             ; Auto-Generated Megafunction  ; E:/quartus/project/db/sign_div_unsign_dkh.tdf                      ;
; db/alt_u_div_pke.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/quartus/project/db/alt_u_div_pke.tdf                            ;
; db/add_sub_m9c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/quartus/project/db/add_sub_m9c.tdf                              ;
; db/add_sub_n9c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/quartus/project/db/add_sub_n9c.tdf                              ;
; db/add_sub_o9c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/quartus/project/db/add_sub_o9c.tdf                              ;
; db/add_sub_p9c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/quartus/project/db/add_sub_p9c.tdf                              ;
; db/add_sub_q9c.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/quartus/project/db/add_sub_q9c.tdf                              ;
; db/lpm_divide_42m.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/quartus/project/db/lpm_divide_42m.tdf                           ;
; db/lpm_divide_6ql.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/quartus/project/db/lpm_divide_6ql.tdf                           ;
; db/sign_div_unsign_ckh.tdf       ; yes             ; Auto-Generated Megafunction  ; E:/quartus/project/db/sign_div_unsign_ckh.tdf                      ;
; db/alt_u_div_nke.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/quartus/project/db/alt_u_div_nke.tdf                            ;
; db/lpm_divide_32m.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/quartus/project/db/lpm_divide_32m.tdf                           ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+----------------------+-------------------------------+
; Resource             ; Usage                         ;
+----------------------+-------------------------------+
; Logic cells          ; 76                            ;
; Total registers      ; 17                            ;
; I/O pins             ; 29                            ;
; Shareable expanders  ; 15                            ;
; Parallel expanders   ; 26                            ;
; Maximum fan-out node ; lpm_counter:sec_rtl_0|dffs[2] ;
; Maximum fan-out      ; 58                            ;
; Total fan-out        ; 688                           ;
; Average fan-out      ; 5.73                          ;
+----------------------+-------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                     ;
+----------------------------------------+------------+------+-----------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node             ; Macrocells ; Pins ; Full Hierarchy Name                                                                                                         ; Library Name ;
+----------------------------------------+------------+------+-----------------------------------------------------------------------------------------------------------------------------+--------------+
; |test                                  ; 76         ; 29   ; |test                                                                                                                       ; work         ;
;    |lpm_counter:hour_rtl_2|            ; 13         ; 0    ; |test|lpm_counter:hour_rtl_2                                                                                                ; work         ;
;    |lpm_counter:min_rtl_1|             ; 13         ; 0    ; |test|lpm_counter:min_rtl_1                                                                                                 ; work         ;
;    |lpm_counter:sec_rtl_0|             ; 8          ; 0    ; |test|lpm_counter:sec_rtl_0                                                                                                 ; work         ;
;    |lpm_divide:Mod0|                   ; 4          ; 0    ; |test|lpm_divide:Mod0                                                                                                       ; work         ;
;       |lpm_divide_7ql:auto_generated|  ; 4          ; 0    ; |test|lpm_divide:Mod0|lpm_divide_7ql:auto_generated                                                                         ; work         ;
;          |sign_div_unsign_dkh:divider| ; 4          ; 0    ; |test|lpm_divide:Mod0|lpm_divide_7ql:auto_generated|sign_div_unsign_dkh:divider                                             ; work         ;
;             |alt_u_div_pke:divider|    ; 4          ; 0    ; |test|lpm_divide:Mod0|lpm_divide_7ql:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_pke:divider                       ; work         ;
;                |add_sub_p9c:add_sub_3| ; 1          ; 0    ; |test|lpm_divide:Mod0|lpm_divide_7ql:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_pke:divider|add_sub_p9c:add_sub_3 ; work         ;
;                |add_sub_q9c:add_sub_4| ; 1          ; 0    ; |test|lpm_divide:Mod0|lpm_divide_7ql:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_pke:divider|add_sub_q9c:add_sub_4 ; work         ;
;                |add_sub_q9c:add_sub_5| ; 2          ; 0    ; |test|lpm_divide:Mod0|lpm_divide_7ql:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_pke:divider|add_sub_q9c:add_sub_5 ; work         ;
;    |lpm_divide:Mod1|                   ; 9          ; 0    ; |test|lpm_divide:Mod1                                                                                                       ; work         ;
;       |lpm_divide_7ql:auto_generated|  ; 9          ; 0    ; |test|lpm_divide:Mod1|lpm_divide_7ql:auto_generated                                                                         ; work         ;
;          |sign_div_unsign_dkh:divider| ; 9          ; 0    ; |test|lpm_divide:Mod1|lpm_divide_7ql:auto_generated|sign_div_unsign_dkh:divider                                             ; work         ;
;             |alt_u_div_pke:divider|    ; 9          ; 0    ; |test|lpm_divide:Mod1|lpm_divide_7ql:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_pke:divider                       ; work         ;
;                |add_sub_p9c:add_sub_3| ; 1          ; 0    ; |test|lpm_divide:Mod1|lpm_divide_7ql:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_pke:divider|add_sub_p9c:add_sub_3 ; work         ;
;                |add_sub_q9c:add_sub_4| ; 1          ; 0    ; |test|lpm_divide:Mod1|lpm_divide_7ql:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_pke:divider|add_sub_q9c:add_sub_4 ; work         ;
;                |add_sub_q9c:add_sub_5| ; 2          ; 0    ; |test|lpm_divide:Mod1|lpm_divide_7ql:auto_generated|sign_div_unsign_dkh:divider|alt_u_div_pke:divider|add_sub_q9c:add_sub_5 ; work         ;
;    |lpm_divide:Mod2|                   ; 5          ; 0    ; |test|lpm_divide:Mod2                                                                                                       ; work         ;
;       |lpm_divide_6ql:auto_generated|  ; 5          ; 0    ; |test|lpm_divide:Mod2|lpm_divide_6ql:auto_generated                                                                         ; work         ;
;          |sign_div_unsign_ckh:divider| ; 5          ; 0    ; |test|lpm_divide:Mod2|lpm_divide_6ql:auto_generated|sign_div_unsign_ckh:divider                                             ; work         ;
;             |alt_u_div_nke:divider|    ; 5          ; 0    ; |test|lpm_divide:Mod2|lpm_divide_6ql:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_nke:divider                       ; work         ;
;                |add_sub_p9c:add_sub_3| ; 1          ; 0    ; |test|lpm_divide:Mod2|lpm_divide_6ql:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_nke:divider|add_sub_p9c:add_sub_3 ; work         ;
;                |add_sub_q9c:add_sub_4| ; 1          ; 0    ; |test|lpm_divide:Mod2|lpm_divide_6ql:auto_generated|sign_div_unsign_ckh:divider|alt_u_div_nke:divider|add_sub_q9c:add_sub_4 ; work         ;
+----------------------------------------+------------+------+-----------------------------------------------------------------------------------------------------------------------------+--------------+


+-----------------------------------------------+
; Source assignments for lpm_counter:sec_rtl_0  ;
+---------------------------+-------+------+----+
; Assignment                ; Value ; From ; To ;
+---------------------------+-------+------+----+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -  ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -  ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -  ;
+---------------------------+-------+------+----+


+-----------------------------------------------+
; Source assignments for lpm_counter:min_rtl_1  ;
+---------------------------+-------+------+----+
; Assignment                ; Value ; From ; To ;
+---------------------------+-------+------+----+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -  ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -  ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -  ;
+---------------------------+-------+------+----+


+-----------------------------------------------+
; Source assignments for lpm_counter:hour_rtl_2 ;
+---------------------------+-------+------+----+
; Assignment                ; Value ; From ; To ;
+---------------------------+-------+------+----+
; SUPPRESS_DA_RULE_INTERNAL ; a101  ; -    ; -  ;
; SUPPRESS_DA_RULE_INTERNAL ; s102  ; -    ; -  ;
; SUPPRESS_DA_RULE_INTERNAL ; s103  ; -    ; -  ;
+---------------------------+-------+------+----+


+------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_counter:sec_rtl_0 ;
+------------------------+-------------------+---------------------------+
; Parameter Name         ; Value             ; Type                      ;
+------------------------+-------------------+---------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE            ;
; LPM_WIDTH              ; 6                 ; Untyped                   ;
; LPM_DIRECTION          ; UP                ; Untyped                   ;
; LPM_MODULUS            ; 0                 ; Untyped                   ;
; LPM_AVALUE             ; UNUSED            ; Untyped                   ;
; LPM_SVALUE             ; UNUSED            ; Untyped                   ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                   ;
; DEVICE_FAMILY          ; MAX7000S          ; Untyped                   ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                   ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH        ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK        ;
; CARRY_CNT_EN           ; SMART             ; Untyped                   ;
; LABWIDE_SCLR           ; ON                ; Untyped                   ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                   ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                   ;
+------------------------+-------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_counter:min_rtl_1 ;
+------------------------+-------------------+---------------------------+
; Parameter Name         ; Value             ; Type                      ;
+------------------------+-------------------+---------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE            ;
; LPM_WIDTH              ; 6                 ; Untyped                   ;
; LPM_DIRECTION          ; UP                ; Untyped                   ;
; LPM_MODULUS            ; 0                 ; Untyped                   ;
; LPM_AVALUE             ; UNUSED            ; Untyped                   ;
; LPM_SVALUE             ; UNUSED            ; Untyped                   ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                   ;
; DEVICE_FAMILY          ; MAX7000S          ; Untyped                   ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                   ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH        ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK        ;
; CARRY_CNT_EN           ; SMART             ; Untyped                   ;
; LABWIDE_SCLR           ; ON                ; Untyped                   ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                   ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                   ;
+------------------------+-------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_counter:hour_rtl_2 ;
+------------------------+-------------------+----------------------------+
; Parameter Name         ; Value             ; Type                       ;
+------------------------+-------------------+----------------------------+
; AUTO_CARRY_CHAINS      ; ON                ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS   ; OFF               ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS    ; ON                ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS ; OFF               ; IGNORE_CASCADE             ;
; LPM_WIDTH              ; 5                 ; Untyped                    ;
; LPM_DIRECTION          ; UP                ; Untyped                    ;
; LPM_MODULUS            ; 0                 ; Untyped                    ;
; LPM_AVALUE             ; UNUSED            ; Untyped                    ;
; LPM_SVALUE             ; UNUSED            ; Untyped                    ;
; LPM_PORT_UPDOWN        ; PORT_CONNECTIVITY ; Untyped                    ;
; DEVICE_FAMILY          ; MAX7000S          ; Untyped                    ;
; CARRY_CHAIN            ; MANUAL            ; Untyped                    ;
; CARRY_CHAIN_LENGTH     ; 48                ; CARRY_CHAIN_LENGTH         ;
; NOT_GATE_PUSH_BACK     ; ON                ; NOT_GATE_PUSH_BACK         ;
; CARRY_CNT_EN           ; SMART             ; Untyped                    ;
; LABWIDE_SCLR           ; ON                ; Untyped                    ;
; USE_NEW_VERSION        ; TRUE              ; Untyped                    ;
; CBXI_PARAMETER         ; NOTHING           ; Untyped                    ;
+------------------------+-------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_7ql ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 9              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_42m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 9              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_7ql ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 9              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 6              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_42m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 9              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Mod2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_6ql ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 9              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_32m ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 9              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Mon Jan 12 16:57:26 2026
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test
Info: Parallel compilation is enabled and will use 16 of the 32 processors detected
Info: Found 1 design units, including 1 entities, in source file test.v
    Info: Found entity 1: test
Info: Elaborating entity "test" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at test.v(38): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at test.v(41): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at test.v(45): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at test.v(57): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at test.v(58): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at test.v(61): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at test.v(62): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at test.v(65): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at test.v(66): truncated value with size 32 to match size of target (4)
Info: Inferred 3 megafunctions from design logic
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=6) from the following logic: "sec[0]~0"
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=6) from the following logic: "min[0]~0"
    Info: Inferred lpm_counter megafunction (LPM_WIDTH=5) from the following logic: "hour[0]~0"
Info: Inferred 6 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Mod2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2"
Info: Elaborated megafunction instantiation "lpm_counter:sec_rtl_0"
Info: Instantiated megafunction "lpm_counter:sec_rtl_0" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "6"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Elaborated megafunction instantiation "lpm_counter:min_rtl_1"
Info: Instantiated megafunction "lpm_counter:min_rtl_1" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "6"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Elaborated megafunction instantiation "lpm_counter:hour_rtl_2"
Info: Instantiated megafunction "lpm_counter:hour_rtl_2" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "5"
    Info: Parameter "LPM_DIRECTION" = "UP"
    Info: Parameter "LPM_TYPE" = "LPM_COUNTER"
Info: Elaborated megafunction instantiation "lpm_divide:Mod0"
Info: Instantiated megafunction "lpm_divide:Mod0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "6"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_7ql.tdf
    Info: Found entity 1: lpm_divide_7ql
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf
    Info: Found entity 1: sign_div_unsign_dkh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_pke.tdf
    Info: Found entity 1: alt_u_div_pke
Info: Found 1 design units, including 1 entities, in source file db/add_sub_m9c.tdf
    Info: Found entity 1: add_sub_m9c
Info: Found 1 design units, including 1 entities, in source file db/add_sub_n9c.tdf
    Info: Found entity 1: add_sub_n9c
Info: Found 1 design units, including 1 entities, in source file db/add_sub_o9c.tdf
    Info: Found entity 1: add_sub_o9c
Info: Found 1 design units, including 1 entities, in source file db/add_sub_p9c.tdf
    Info: Found entity 1: add_sub_p9c
Info: Found 1 design units, including 1 entities, in source file db/add_sub_q9c.tdf
    Info: Found entity 1: add_sub_q9c
Info: Elaborated megafunction instantiation "lpm_divide:Div0"
Info: Instantiated megafunction "lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "6"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_42m.tdf
    Info: Found entity 1: lpm_divide_42m
Info: Elaborated megafunction instantiation "lpm_divide:Mod2"
Info: Instantiated megafunction "lpm_divide:Mod2" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "5"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_6ql.tdf
    Info: Found entity 1: lpm_divide_6ql
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf
    Info: Found entity 1: sign_div_unsign_ckh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_nke.tdf
    Info: Found entity 1: alt_u_div_nke
Info: Elaborated megafunction instantiation "lpm_divide:Div2"
Info: Instantiated megafunction "lpm_divide:Div2" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "5"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_32m.tdf
    Info: Found entity 1: lpm_divide_32m
Info: Ignored 71 buffer(s)
    Info: Ignored 71 CARRY_SUM buffer(s)
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED7S2[3]" is stuck at GND
    Warning (13410): Pin "LED7S4[3]" is stuck at GND
    Warning (13410): Pin "LED7S6[2]" is stuck at GND
    Warning (13410): Pin "LED7S6[3]" is stuck at GND
Info: Implemented 120 device resources after synthesis - the final resource count might be different
    Info: Implemented 2 input pins
    Info: Implemented 27 output pins
    Info: Implemented 76 macrocells
    Info: Implemented 15 shareable expanders
Info: Generated suppressed messages file E:/quartus/project/test.map.smsg
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 235 megabytes
    Info: Processing ended: Mon Jan 12 16:57:30 2026
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/quartus/project/test.map.smsg.


