ARM GAS  C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f0xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f0xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.code	16
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB40:
   1:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f0xx_hal_msp.c **** /**
   3:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f0xx_hal_msp.c ****   * @file         stm32f0xx_hal_msp.c
   5:Core/Src/stm32f0xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f0xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f0xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f0xx_hal_msp.c ****   *
  10:Core/Src/stm32f0xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/stm32f0xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f0xx_hal_msp.c ****   *
  13:Core/Src/stm32f0xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f0xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f0xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f0xx_hal_msp.c ****   *
  17:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f0xx_hal_msp.c ****   */
  19:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f0xx_hal_msp.c **** 
  21:Core/Src/stm32f0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f0xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f0xx_hal_msp.c **** 
  25:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f0xx_hal_msp.c **** 
  27:Core/Src/stm32f0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f0xx_hal_msp.c **** 
  30:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f0xx_hal_msp.c **** 
  32:Core/Src/stm32f0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s 			page 2


  33:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f0xx_hal_msp.c **** 
  35:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f0xx_hal_msp.c **** 
  37:Core/Src/stm32f0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f0xx_hal_msp.c **** 
  40:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f0xx_hal_msp.c **** 
  42:Core/Src/stm32f0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f0xx_hal_msp.c **** 
  45:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f0xx_hal_msp.c **** 
  47:Core/Src/stm32f0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f0xx_hal_msp.c **** 
  50:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f0xx_hal_msp.c **** 
  52:Core/Src/stm32f0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f0xx_hal_msp.c **** 
  55:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f0xx_hal_msp.c **** 
  57:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f0xx_hal_msp.c **** 
  59:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f0xx_hal_msp.c **** 
  61:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  62:Core/Src/stm32f0xx_hal_msp.c ****                     /**
  63:Core/Src/stm32f0xx_hal_msp.c ****   * Initializes the Global MSP.
  64:Core/Src/stm32f0xx_hal_msp.c ****   */
  65:Core/Src/stm32f0xx_hal_msp.c **** void HAL_MspInit(void)
  66:Core/Src/stm32f0xx_hal_msp.c **** {
  27              		.loc 1 66 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              		.cfi_def_cfa_offset 8
  67:Core/Src/stm32f0xx_hal_msp.c **** 
  68:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32f0xx_hal_msp.c **** 
  70:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32f0xx_hal_msp.c **** 
  72:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  34              		.loc 1 72 3 view .LVU1
  35              	.LBB2:
  36              		.loc 1 72 3 view .LVU2
  37              		.loc 1 72 3 view .LVU3
  38 0002 0C4B     		ldr	r3, .L2
  39 0004 9969     		ldr	r1, [r3, #24]
  40 0006 0122     		movs	r2, #1
  41 0008 1143     		orrs	r1, r2
  42 000a 9961     		str	r1, [r3, #24]
  43              		.loc 1 72 3 view .LVU4
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s 			page 3


  44 000c 9969     		ldr	r1, [r3, #24]
  45 000e 0A40     		ands	r2, r1
  46 0010 0092     		str	r2, [sp]
  47              		.loc 1 72 3 view .LVU5
  48 0012 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 72 3 view .LVU6
  73:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 73 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 73 3 view .LVU8
  54              		.loc 1 73 3 view .LVU9
  55 0014 DA69     		ldr	r2, [r3, #28]
  56 0016 8021     		movs	r1, #128
  57 0018 4905     		lsls	r1, r1, #21
  58 001a 0A43     		orrs	r2, r1
  59 001c DA61     		str	r2, [r3, #28]
  60              		.loc 1 73 3 view .LVU10
  61 001e DB69     		ldr	r3, [r3, #28]
  62 0020 0B40     		ands	r3, r1
  63 0022 0193     		str	r3, [sp, #4]
  64              		.loc 1 73 3 view .LVU11
  65 0024 019B     		ldr	r3, [sp, #4]
  66              	.LBE3:
  67              		.loc 1 73 3 view .LVU12
  74:Core/Src/stm32f0xx_hal_msp.c **** 
  75:Core/Src/stm32f0xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f0xx_hal_msp.c **** 
  77:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_REMAP_PIN_ENABLE(HAL_REMAP_PA11_PA12);
  68              		.loc 1 77 3 view .LVU13
  69              		.loc 1 77 3 view .LVU14
  70              		.loc 1 77 3 view .LVU15
  71 0026 044A     		ldr	r2, .L2+4
  72 0028 1368     		ldr	r3, [r2]
  73 002a 1021     		movs	r1, #16
  74 002c 0B43     		orrs	r3, r1
  75 002e 1360     		str	r3, [r2]
  76              		.loc 1 77 3 view .LVU16
  78:Core/Src/stm32f0xx_hal_msp.c **** 
  79:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32f0xx_hal_msp.c **** 
  81:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32f0xx_hal_msp.c **** }
  77              		.loc 1 82 1 is_stmt 0 view .LVU17
  78 0030 02B0     		add	sp, sp, #8
  79              		@ sp needed
  80 0032 7047     		bx	lr
  81              	.L3:
  82              		.align	2
  83              	.L2:
  84 0034 00100240 		.word	1073876992
  85 0038 00000140 		.word	1073807360
  86              		.cfi_endproc
  87              	.LFE40:
  89              		.section	.text.HAL_CAN_MspInit,"ax",%progbits
  90              		.align	1
  91              		.global	HAL_CAN_MspInit
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s 			page 4


  92              		.syntax unified
  93              		.code	16
  94              		.thumb_func
  96              	HAL_CAN_MspInit:
  97              	.LVL0:
  98              	.LFB41:
  83:Core/Src/stm32f0xx_hal_msp.c **** 
  84:Core/Src/stm32f0xx_hal_msp.c **** /**
  85:Core/Src/stm32f0xx_hal_msp.c **** * @brief CAN MSP Initialization
  86:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
  87:Core/Src/stm32f0xx_hal_msp.c **** * @param hcan: CAN handle pointer
  88:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
  89:Core/Src/stm32f0xx_hal_msp.c **** */
  90:Core/Src/stm32f0xx_hal_msp.c **** void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
  91:Core/Src/stm32f0xx_hal_msp.c **** {
  99              		.loc 1 91 1 is_stmt 1 view -0
 100              		.cfi_startproc
 101              		@ args = 0, pretend = 0, frame = 32
 102              		@ frame_needed = 0, uses_anonymous_args = 0
 103              		.loc 1 91 1 is_stmt 0 view .LVU19
 104 0000 10B5     		push	{r4, lr}
 105              		.cfi_def_cfa_offset 8
 106              		.cfi_offset 4, -8
 107              		.cfi_offset 14, -4
 108 0002 88B0     		sub	sp, sp, #32
 109              		.cfi_def_cfa_offset 40
 110 0004 0400     		movs	r4, r0
  92:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 111              		.loc 1 92 3 is_stmt 1 view .LVU20
 112              		.loc 1 92 20 is_stmt 0 view .LVU21
 113 0006 1422     		movs	r2, #20
 114 0008 0021     		movs	r1, #0
 115 000a 03A8     		add	r0, sp, #12
 116              	.LVL1:
 117              		.loc 1 92 20 view .LVU22
 118 000c FFF7FEFF 		bl	memset
 119              	.LVL2:
  93:Core/Src/stm32f0xx_hal_msp.c ****   if(hcan->Instance==CAN)
 120              		.loc 1 93 3 is_stmt 1 view .LVU23
 121              		.loc 1 93 10 is_stmt 0 view .LVU24
 122 0010 2268     		ldr	r2, [r4]
 123              		.loc 1 93 5 view .LVU25
 124 0012 174B     		ldr	r3, .L7
 125 0014 9A42     		cmp	r2, r3
 126 0016 01D0     		beq	.L6
 127              	.L4:
  94:Core/Src/stm32f0xx_hal_msp.c ****   {
  95:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN CAN_MspInit 0 */
  96:Core/Src/stm32f0xx_hal_msp.c **** 
  97:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END CAN_MspInit 0 */
  98:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
  99:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_ENABLE();
 100:Core/Src/stm32f0xx_hal_msp.c **** 
 101:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 102:Core/Src/stm32f0xx_hal_msp.c ****     /**CAN GPIO Configuration
 103:Core/Src/stm32f0xx_hal_msp.c ****     PA11     ------> CAN_RX
 104:Core/Src/stm32f0xx_hal_msp.c ****     PA12     ------> CAN_TX
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s 			page 5


 105:Core/Src/stm32f0xx_hal_msp.c ****     */
 106:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 107:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 108:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 109:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 110:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 111:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 112:Core/Src/stm32f0xx_hal_msp.c **** 
 113:Core/Src/stm32f0xx_hal_msp.c ****     /* CAN interrupt Init */
 114:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_SetPriority(CEC_CAN_IRQn, 0, 0);
 115:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CEC_CAN_IRQn);
 116:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN CAN_MspInit 1 */
 117:Core/Src/stm32f0xx_hal_msp.c **** 
 118:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END CAN_MspInit 1 */
 119:Core/Src/stm32f0xx_hal_msp.c ****   }
 120:Core/Src/stm32f0xx_hal_msp.c **** 
 121:Core/Src/stm32f0xx_hal_msp.c **** }
 128              		.loc 1 121 1 view .LVU26
 129 0018 08B0     		add	sp, sp, #32
 130              		@ sp needed
 131              	.LVL3:
 132              		.loc 1 121 1 view .LVU27
 133 001a 10BD     		pop	{r4, pc}
 134              	.LVL4:
 135              	.L6:
  99:Core/Src/stm32f0xx_hal_msp.c **** 
 136              		.loc 1 99 5 is_stmt 1 view .LVU28
 137              	.LBB4:
  99:Core/Src/stm32f0xx_hal_msp.c **** 
 138              		.loc 1 99 5 view .LVU29
  99:Core/Src/stm32f0xx_hal_msp.c **** 
 139              		.loc 1 99 5 view .LVU30
 140 001c 154B     		ldr	r3, .L7+4
 141 001e DA69     		ldr	r2, [r3, #28]
 142 0020 8021     		movs	r1, #128
 143 0022 8904     		lsls	r1, r1, #18
 144 0024 0A43     		orrs	r2, r1
 145 0026 DA61     		str	r2, [r3, #28]
  99:Core/Src/stm32f0xx_hal_msp.c **** 
 146              		.loc 1 99 5 view .LVU31
 147 0028 DA69     		ldr	r2, [r3, #28]
 148 002a 0A40     		ands	r2, r1
 149 002c 0192     		str	r2, [sp, #4]
  99:Core/Src/stm32f0xx_hal_msp.c **** 
 150              		.loc 1 99 5 view .LVU32
 151 002e 019A     		ldr	r2, [sp, #4]
 152              	.LBE4:
  99:Core/Src/stm32f0xx_hal_msp.c **** 
 153              		.loc 1 99 5 view .LVU33
 101:Core/Src/stm32f0xx_hal_msp.c ****     /**CAN GPIO Configuration
 154              		.loc 1 101 5 view .LVU34
 155              	.LBB5:
 101:Core/Src/stm32f0xx_hal_msp.c ****     /**CAN GPIO Configuration
 156              		.loc 1 101 5 view .LVU35
 101:Core/Src/stm32f0xx_hal_msp.c ****     /**CAN GPIO Configuration
 157              		.loc 1 101 5 view .LVU36
 158 0030 5A69     		ldr	r2, [r3, #20]
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s 			page 6


 159 0032 8021     		movs	r1, #128
 160 0034 8902     		lsls	r1, r1, #10
 161 0036 0A43     		orrs	r2, r1
 162 0038 5A61     		str	r2, [r3, #20]
 101:Core/Src/stm32f0xx_hal_msp.c ****     /**CAN GPIO Configuration
 163              		.loc 1 101 5 view .LVU37
 164 003a 5B69     		ldr	r3, [r3, #20]
 165 003c 0B40     		ands	r3, r1
 166 003e 0293     		str	r3, [sp, #8]
 101:Core/Src/stm32f0xx_hal_msp.c ****     /**CAN GPIO Configuration
 167              		.loc 1 101 5 view .LVU38
 168 0040 029B     		ldr	r3, [sp, #8]
 169              	.LBE5:
 101:Core/Src/stm32f0xx_hal_msp.c ****     /**CAN GPIO Configuration
 170              		.loc 1 101 5 view .LVU39
 106:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 171              		.loc 1 106 5 view .LVU40
 106:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 172              		.loc 1 106 25 is_stmt 0 view .LVU41
 173 0042 C023     		movs	r3, #192
 174 0044 5B01     		lsls	r3, r3, #5
 175 0046 0393     		str	r3, [sp, #12]
 107:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 176              		.loc 1 107 5 is_stmt 1 view .LVU42
 107:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 177              		.loc 1 107 26 is_stmt 0 view .LVU43
 178 0048 0223     		movs	r3, #2
 179 004a 0493     		str	r3, [sp, #16]
 108:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 180              		.loc 1 108 5 is_stmt 1 view .LVU44
 109:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 181              		.loc 1 109 5 view .LVU45
 109:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 182              		.loc 1 109 27 is_stmt 0 view .LVU46
 183 004c 0133     		adds	r3, r3, #1
 184 004e 0693     		str	r3, [sp, #24]
 110:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 185              		.loc 1 110 5 is_stmt 1 view .LVU47
 110:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 186              		.loc 1 110 31 is_stmt 0 view .LVU48
 187 0050 0133     		adds	r3, r3, #1
 188 0052 0793     		str	r3, [sp, #28]
 111:Core/Src/stm32f0xx_hal_msp.c **** 
 189              		.loc 1 111 5 is_stmt 1 view .LVU49
 190 0054 9020     		movs	r0, #144
 191 0056 03A9     		add	r1, sp, #12
 192 0058 C005     		lsls	r0, r0, #23
 193 005a FFF7FEFF 		bl	HAL_GPIO_Init
 194              	.LVL5:
 114:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CEC_CAN_IRQn);
 195              		.loc 1 114 5 view .LVU50
 196 005e 0022     		movs	r2, #0
 197 0060 0021     		movs	r1, #0
 198 0062 1E20     		movs	r0, #30
 199 0064 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 200              	.LVL6:
 115:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN CAN_MspInit 1 */
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s 			page 7


 201              		.loc 1 115 5 view .LVU51
 202 0068 1E20     		movs	r0, #30
 203 006a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 204              	.LVL7:
 205              		.loc 1 121 1 is_stmt 0 view .LVU52
 206 006e D3E7     		b	.L4
 207              	.L8:
 208              		.align	2
 209              	.L7:
 210 0070 00640040 		.word	1073767424
 211 0074 00100240 		.word	1073876992
 212              		.cfi_endproc
 213              	.LFE41:
 215              		.section	.text.HAL_CAN_MspDeInit,"ax",%progbits
 216              		.align	1
 217              		.global	HAL_CAN_MspDeInit
 218              		.syntax unified
 219              		.code	16
 220              		.thumb_func
 222              	HAL_CAN_MspDeInit:
 223              	.LVL8:
 224              	.LFB42:
 122:Core/Src/stm32f0xx_hal_msp.c **** 
 123:Core/Src/stm32f0xx_hal_msp.c **** /**
 124:Core/Src/stm32f0xx_hal_msp.c **** * @brief CAN MSP De-Initialization
 125:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 126:Core/Src/stm32f0xx_hal_msp.c **** * @param hcan: CAN handle pointer
 127:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 128:Core/Src/stm32f0xx_hal_msp.c **** */
 129:Core/Src/stm32f0xx_hal_msp.c **** void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
 130:Core/Src/stm32f0xx_hal_msp.c **** {
 225              		.loc 1 130 1 is_stmt 1 view -0
 226              		.cfi_startproc
 227              		@ args = 0, pretend = 0, frame = 0
 228              		@ frame_needed = 0, uses_anonymous_args = 0
 229              		.loc 1 130 1 is_stmt 0 view .LVU54
 230 0000 10B5     		push	{r4, lr}
 231              		.cfi_def_cfa_offset 8
 232              		.cfi_offset 4, -8
 233              		.cfi_offset 14, -4
 131:Core/Src/stm32f0xx_hal_msp.c ****   if(hcan->Instance==CAN)
 234              		.loc 1 131 3 is_stmt 1 view .LVU55
 235              		.loc 1 131 10 is_stmt 0 view .LVU56
 236 0002 0268     		ldr	r2, [r0]
 237              		.loc 1 131 5 view .LVU57
 238 0004 094B     		ldr	r3, .L12
 239 0006 9A42     		cmp	r2, r3
 240 0008 00D0     		beq	.L11
 241              	.LVL9:
 242              	.L9:
 132:Core/Src/stm32f0xx_hal_msp.c ****   {
 133:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN CAN_MspDeInit 0 */
 134:Core/Src/stm32f0xx_hal_msp.c **** 
 135:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END CAN_MspDeInit 0 */
 136:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 137:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_DISABLE();
 138:Core/Src/stm32f0xx_hal_msp.c **** 
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s 			page 8


 139:Core/Src/stm32f0xx_hal_msp.c ****     /**CAN GPIO Configuration
 140:Core/Src/stm32f0xx_hal_msp.c ****     PA11     ------> CAN_RX
 141:Core/Src/stm32f0xx_hal_msp.c ****     PA12     ------> CAN_TX
 142:Core/Src/stm32f0xx_hal_msp.c ****     */
 143:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_11|GPIO_PIN_12);
 144:Core/Src/stm32f0xx_hal_msp.c **** 
 145:Core/Src/stm32f0xx_hal_msp.c ****     /* CAN interrupt DeInit */
 146:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CEC_CAN_IRQn);
 147:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN CAN_MspDeInit 1 */
 148:Core/Src/stm32f0xx_hal_msp.c **** 
 149:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END CAN_MspDeInit 1 */
 150:Core/Src/stm32f0xx_hal_msp.c ****   }
 151:Core/Src/stm32f0xx_hal_msp.c **** 
 152:Core/Src/stm32f0xx_hal_msp.c **** }
 243              		.loc 1 152 1 view .LVU58
 244              		@ sp needed
 245 000a 10BD     		pop	{r4, pc}
 246              	.LVL10:
 247              	.L11:
 137:Core/Src/stm32f0xx_hal_msp.c **** 
 248              		.loc 1 137 5 is_stmt 1 view .LVU59
 249 000c 084A     		ldr	r2, .L12+4
 250 000e D369     		ldr	r3, [r2, #28]
 251 0010 0849     		ldr	r1, .L12+8
 252 0012 0B40     		ands	r3, r1
 253 0014 D361     		str	r3, [r2, #28]
 143:Core/Src/stm32f0xx_hal_msp.c **** 
 254              		.loc 1 143 5 view .LVU60
 255 0016 C021     		movs	r1, #192
 256 0018 9020     		movs	r0, #144
 257              	.LVL11:
 143:Core/Src/stm32f0xx_hal_msp.c **** 
 258              		.loc 1 143 5 is_stmt 0 view .LVU61
 259 001a 4901     		lsls	r1, r1, #5
 260 001c C005     		lsls	r0, r0, #23
 261 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 262              	.LVL12:
 146:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN CAN_MspDeInit 1 */
 263              		.loc 1 146 5 is_stmt 1 view .LVU62
 264 0022 1E20     		movs	r0, #30
 265 0024 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 266              	.LVL13:
 267              		.loc 1 152 1 is_stmt 0 view .LVU63
 268 0028 EFE7     		b	.L9
 269              	.L13:
 270 002a C046     		.align	2
 271              	.L12:
 272 002c 00640040 		.word	1073767424
 273 0030 00100240 		.word	1073876992
 274 0034 FFFFFFFD 		.word	-33554433
 275              		.cfi_endproc
 276              	.LFE42:
 278              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 279              		.align	1
 280              		.global	HAL_SPI_MspInit
 281              		.syntax unified
 282              		.code	16
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s 			page 9


 283              		.thumb_func
 285              	HAL_SPI_MspInit:
 286              	.LVL14:
 287              	.LFB43:
 153:Core/Src/stm32f0xx_hal_msp.c **** 
 154:Core/Src/stm32f0xx_hal_msp.c **** /**
 155:Core/Src/stm32f0xx_hal_msp.c **** * @brief SPI MSP Initialization
 156:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 157:Core/Src/stm32f0xx_hal_msp.c **** * @param hspi: SPI handle pointer
 158:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 159:Core/Src/stm32f0xx_hal_msp.c **** */
 160:Core/Src/stm32f0xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 161:Core/Src/stm32f0xx_hal_msp.c **** {
 288              		.loc 1 161 1 is_stmt 1 view -0
 289              		.cfi_startproc
 290              		@ args = 0, pretend = 0, frame = 32
 291              		@ frame_needed = 0, uses_anonymous_args = 0
 292              		.loc 1 161 1 is_stmt 0 view .LVU65
 293 0000 10B5     		push	{r4, lr}
 294              		.cfi_def_cfa_offset 8
 295              		.cfi_offset 4, -8
 296              		.cfi_offset 14, -4
 297 0002 88B0     		sub	sp, sp, #32
 298              		.cfi_def_cfa_offset 40
 299 0004 0400     		movs	r4, r0
 162:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 300              		.loc 1 162 3 is_stmt 1 view .LVU66
 301              		.loc 1 162 20 is_stmt 0 view .LVU67
 302 0006 1422     		movs	r2, #20
 303 0008 0021     		movs	r1, #0
 304 000a 03A8     		add	r0, sp, #12
 305              	.LVL15:
 306              		.loc 1 162 20 view .LVU68
 307 000c FFF7FEFF 		bl	memset
 308              	.LVL16:
 163:Core/Src/stm32f0xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 309              		.loc 1 163 3 is_stmt 1 view .LVU69
 310              		.loc 1 163 10 is_stmt 0 view .LVU70
 311 0010 2268     		ldr	r2, [r4]
 312              		.loc 1 163 5 view .LVU71
 313 0012 124B     		ldr	r3, .L17
 314 0014 9A42     		cmp	r2, r3
 315 0016 01D0     		beq	.L16
 316              	.L14:
 164:Core/Src/stm32f0xx_hal_msp.c ****   {
 165:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 166:Core/Src/stm32f0xx_hal_msp.c **** 
 167:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 168:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 169:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 170:Core/Src/stm32f0xx_hal_msp.c **** 
 171:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 172:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 173:Core/Src/stm32f0xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 174:Core/Src/stm32f0xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 175:Core/Src/stm32f0xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 176:Core/Src/stm32f0xx_hal_msp.c ****     */
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s 			page 10


 177:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 178:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 179:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 180:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 181:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 182:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 183:Core/Src/stm32f0xx_hal_msp.c **** 
 184:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 185:Core/Src/stm32f0xx_hal_msp.c **** 
 186:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 187:Core/Src/stm32f0xx_hal_msp.c ****   }
 188:Core/Src/stm32f0xx_hal_msp.c **** 
 189:Core/Src/stm32f0xx_hal_msp.c **** }
 317              		.loc 1 189 1 view .LVU72
 318 0018 08B0     		add	sp, sp, #32
 319              		@ sp needed
 320              	.LVL17:
 321              		.loc 1 189 1 view .LVU73
 322 001a 10BD     		pop	{r4, pc}
 323              	.LVL18:
 324              	.L16:
 169:Core/Src/stm32f0xx_hal_msp.c **** 
 325              		.loc 1 169 5 is_stmt 1 view .LVU74
 326              	.LBB6:
 169:Core/Src/stm32f0xx_hal_msp.c **** 
 327              		.loc 1 169 5 view .LVU75
 169:Core/Src/stm32f0xx_hal_msp.c **** 
 328              		.loc 1 169 5 view .LVU76
 329 001c 104B     		ldr	r3, .L17+4
 330 001e 9A69     		ldr	r2, [r3, #24]
 331 0020 8021     		movs	r1, #128
 332 0022 4901     		lsls	r1, r1, #5
 333 0024 0A43     		orrs	r2, r1
 334 0026 9A61     		str	r2, [r3, #24]
 169:Core/Src/stm32f0xx_hal_msp.c **** 
 335              		.loc 1 169 5 view .LVU77
 336 0028 9A69     		ldr	r2, [r3, #24]
 337 002a 0A40     		ands	r2, r1
 338 002c 0192     		str	r2, [sp, #4]
 169:Core/Src/stm32f0xx_hal_msp.c **** 
 339              		.loc 1 169 5 view .LVU78
 340 002e 019A     		ldr	r2, [sp, #4]
 341              	.LBE6:
 169:Core/Src/stm32f0xx_hal_msp.c **** 
 342              		.loc 1 169 5 view .LVU79
 171:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 343              		.loc 1 171 5 view .LVU80
 344              	.LBB7:
 171:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 345              		.loc 1 171 5 view .LVU81
 171:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 346              		.loc 1 171 5 view .LVU82
 347 0030 5A69     		ldr	r2, [r3, #20]
 348 0032 8021     		movs	r1, #128
 349 0034 8902     		lsls	r1, r1, #10
 350 0036 0A43     		orrs	r2, r1
 351 0038 5A61     		str	r2, [r3, #20]
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s 			page 11


 171:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 352              		.loc 1 171 5 view .LVU83
 353 003a 5B69     		ldr	r3, [r3, #20]
 354 003c 0B40     		ands	r3, r1
 355 003e 0293     		str	r3, [sp, #8]
 171:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 356              		.loc 1 171 5 view .LVU84
 357 0040 029B     		ldr	r3, [sp, #8]
 358              	.LBE7:
 171:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 359              		.loc 1 171 5 view .LVU85
 177:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 360              		.loc 1 177 5 view .LVU86
 177:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 361              		.loc 1 177 25 is_stmt 0 view .LVU87
 362 0042 E023     		movs	r3, #224
 363 0044 0393     		str	r3, [sp, #12]
 178:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 364              		.loc 1 178 5 is_stmt 1 view .LVU88
 178:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 365              		.loc 1 178 26 is_stmt 0 view .LVU89
 366 0046 DE3B     		subs	r3, r3, #222
 367 0048 0493     		str	r3, [sp, #16]
 179:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 368              		.loc 1 179 5 is_stmt 1 view .LVU90
 180:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 369              		.loc 1 180 5 view .LVU91
 180:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 370              		.loc 1 180 27 is_stmt 0 view .LVU92
 371 004a 0133     		adds	r3, r3, #1
 372 004c 0693     		str	r3, [sp, #24]
 181:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 373              		.loc 1 181 5 is_stmt 1 view .LVU93
 182:Core/Src/stm32f0xx_hal_msp.c **** 
 374              		.loc 1 182 5 view .LVU94
 375 004e 9020     		movs	r0, #144
 376 0050 03A9     		add	r1, sp, #12
 377 0052 C005     		lsls	r0, r0, #23
 378 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 379              	.LVL19:
 380              		.loc 1 189 1 is_stmt 0 view .LVU95
 381 0058 DEE7     		b	.L14
 382              	.L18:
 383 005a C046     		.align	2
 384              	.L17:
 385 005c 00300140 		.word	1073819648
 386 0060 00100240 		.word	1073876992
 387              		.cfi_endproc
 388              	.LFE43:
 390              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 391              		.align	1
 392              		.global	HAL_SPI_MspDeInit
 393              		.syntax unified
 394              		.code	16
 395              		.thumb_func
 397              	HAL_SPI_MspDeInit:
 398              	.LVL20:
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s 			page 12


 399              	.LFB44:
 190:Core/Src/stm32f0xx_hal_msp.c **** 
 191:Core/Src/stm32f0xx_hal_msp.c **** /**
 192:Core/Src/stm32f0xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 193:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 194:Core/Src/stm32f0xx_hal_msp.c **** * @param hspi: SPI handle pointer
 195:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 196:Core/Src/stm32f0xx_hal_msp.c **** */
 197:Core/Src/stm32f0xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 198:Core/Src/stm32f0xx_hal_msp.c **** {
 400              		.loc 1 198 1 is_stmt 1 view -0
 401              		.cfi_startproc
 402              		@ args = 0, pretend = 0, frame = 0
 403              		@ frame_needed = 0, uses_anonymous_args = 0
 404              		.loc 1 198 1 is_stmt 0 view .LVU97
 405 0000 10B5     		push	{r4, lr}
 406              		.cfi_def_cfa_offset 8
 407              		.cfi_offset 4, -8
 408              		.cfi_offset 14, -4
 199:Core/Src/stm32f0xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 409              		.loc 1 199 3 is_stmt 1 view .LVU98
 410              		.loc 1 199 10 is_stmt 0 view .LVU99
 411 0002 0268     		ldr	r2, [r0]
 412              		.loc 1 199 5 view .LVU100
 413 0004 074B     		ldr	r3, .L22
 414 0006 9A42     		cmp	r2, r3
 415 0008 00D0     		beq	.L21
 416              	.LVL21:
 417              	.L19:
 200:Core/Src/stm32f0xx_hal_msp.c ****   {
 201:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 202:Core/Src/stm32f0xx_hal_msp.c **** 
 203:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 204:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 205:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 206:Core/Src/stm32f0xx_hal_msp.c **** 
 207:Core/Src/stm32f0xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 208:Core/Src/stm32f0xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 209:Core/Src/stm32f0xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 210:Core/Src/stm32f0xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 211:Core/Src/stm32f0xx_hal_msp.c ****     */
 212:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 213:Core/Src/stm32f0xx_hal_msp.c **** 
 214:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 215:Core/Src/stm32f0xx_hal_msp.c **** 
 216:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 217:Core/Src/stm32f0xx_hal_msp.c ****   }
 218:Core/Src/stm32f0xx_hal_msp.c **** 
 219:Core/Src/stm32f0xx_hal_msp.c **** }
 418              		.loc 1 219 1 view .LVU101
 419              		@ sp needed
 420 000a 10BD     		pop	{r4, pc}
 421              	.LVL22:
 422              	.L21:
 205:Core/Src/stm32f0xx_hal_msp.c **** 
 423              		.loc 1 205 5 is_stmt 1 view .LVU102
 424 000c 064A     		ldr	r2, .L22+4
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s 			page 13


 425 000e 9369     		ldr	r3, [r2, #24]
 426 0010 0649     		ldr	r1, .L22+8
 427 0012 0B40     		ands	r3, r1
 428 0014 9361     		str	r3, [r2, #24]
 212:Core/Src/stm32f0xx_hal_msp.c **** 
 429              		.loc 1 212 5 view .LVU103
 430 0016 9020     		movs	r0, #144
 431              	.LVL23:
 212:Core/Src/stm32f0xx_hal_msp.c **** 
 432              		.loc 1 212 5 is_stmt 0 view .LVU104
 433 0018 E021     		movs	r1, #224
 434 001a C005     		lsls	r0, r0, #23
 435 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 436              	.LVL24:
 437              		.loc 1 219 1 view .LVU105
 438 0020 F3E7     		b	.L19
 439              	.L23:
 440 0022 C046     		.align	2
 441              	.L22:
 442 0024 00300140 		.word	1073819648
 443 0028 00100240 		.word	1073876992
 444 002c FFEFFFFF 		.word	-4097
 445              		.cfi_endproc
 446              	.LFE44:
 448              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 449              		.align	1
 450              		.global	HAL_TIM_Base_MspInit
 451              		.syntax unified
 452              		.code	16
 453              		.thumb_func
 455              	HAL_TIM_Base_MspInit:
 456              	.LVL25:
 457              	.LFB45:
 220:Core/Src/stm32f0xx_hal_msp.c **** 
 221:Core/Src/stm32f0xx_hal_msp.c **** /**
 222:Core/Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 223:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
 224:Core/Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 225:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 226:Core/Src/stm32f0xx_hal_msp.c **** */
 227:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 228:Core/Src/stm32f0xx_hal_msp.c **** {
 458              		.loc 1 228 1 is_stmt 1 view -0
 459              		.cfi_startproc
 460              		@ args = 0, pretend = 0, frame = 8
 461              		@ frame_needed = 0, uses_anonymous_args = 0
 462              		@ link register save eliminated.
 463              		.loc 1 228 1 is_stmt 0 view .LVU107
 464 0000 82B0     		sub	sp, sp, #8
 465              		.cfi_def_cfa_offset 8
 229:Core/Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 466              		.loc 1 229 3 is_stmt 1 view .LVU108
 467              		.loc 1 229 15 is_stmt 0 view .LVU109
 468 0002 0368     		ldr	r3, [r0]
 469              		.loc 1 229 5 view .LVU110
 470 0004 0E4A     		ldr	r2, .L29
 471 0006 9342     		cmp	r3, r2
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s 			page 14


 472 0008 04D0     		beq	.L27
 230:Core/Src/stm32f0xx_hal_msp.c ****   {
 231:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 232:Core/Src/stm32f0xx_hal_msp.c **** 
 233:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 234:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 235:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 236:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 237:Core/Src/stm32f0xx_hal_msp.c **** 
 238:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 239:Core/Src/stm32f0xx_hal_msp.c ****   }
 240:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM16)
 473              		.loc 1 240 8 is_stmt 1 view .LVU111
 474              		.loc 1 240 10 is_stmt 0 view .LVU112
 475 000a 0E4A     		ldr	r2, .L29+4
 476 000c 9342     		cmp	r3, r2
 477 000e 0BD0     		beq	.L28
 478              	.L24:
 241:Core/Src/stm32f0xx_hal_msp.c ****   {
 242:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 0 */
 243:Core/Src/stm32f0xx_hal_msp.c **** 
 244:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 0 */
 245:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 246:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_ENABLE();
 247:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 248:Core/Src/stm32f0xx_hal_msp.c **** 
 249:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 1 */
 250:Core/Src/stm32f0xx_hal_msp.c ****   }
 251:Core/Src/stm32f0xx_hal_msp.c **** 
 252:Core/Src/stm32f0xx_hal_msp.c **** }
 479              		.loc 1 252 1 view .LVU113
 480 0010 02B0     		add	sp, sp, #8
 481              		@ sp needed
 482 0012 7047     		bx	lr
 483              	.L27:
 235:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 484              		.loc 1 235 5 is_stmt 1 view .LVU114
 485              	.LBB8:
 235:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 486              		.loc 1 235 5 view .LVU115
 235:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 487              		.loc 1 235 5 view .LVU116
 488 0014 0C4A     		ldr	r2, .L29+8
 489 0016 D169     		ldr	r1, [r2, #28]
 490 0018 0223     		movs	r3, #2
 491 001a 1943     		orrs	r1, r3
 492 001c D161     		str	r1, [r2, #28]
 235:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 493              		.loc 1 235 5 view .LVU117
 494 001e D269     		ldr	r2, [r2, #28]
 495 0020 1340     		ands	r3, r2
 496 0022 0093     		str	r3, [sp]
 235:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 497              		.loc 1 235 5 view .LVU118
 498 0024 009B     		ldr	r3, [sp]
 499              	.LBE8:
 235:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s 			page 15


 500              		.loc 1 235 5 view .LVU119
 501 0026 F3E7     		b	.L24
 502              	.L28:
 246:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 503              		.loc 1 246 5 view .LVU120
 504              	.LBB9:
 246:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 505              		.loc 1 246 5 view .LVU121
 246:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 506              		.loc 1 246 5 view .LVU122
 507 0028 074B     		ldr	r3, .L29+8
 508 002a 9A69     		ldr	r2, [r3, #24]
 509 002c 8021     		movs	r1, #128
 510 002e 8902     		lsls	r1, r1, #10
 511 0030 0A43     		orrs	r2, r1
 512 0032 9A61     		str	r2, [r3, #24]
 246:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 513              		.loc 1 246 5 view .LVU123
 514 0034 9B69     		ldr	r3, [r3, #24]
 515 0036 0B40     		ands	r3, r1
 516 0038 0193     		str	r3, [sp, #4]
 246:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 517              		.loc 1 246 5 view .LVU124
 518 003a 019B     		ldr	r3, [sp, #4]
 519              	.LBE9:
 246:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 520              		.loc 1 246 5 view .LVU125
 521              		.loc 1 252 1 is_stmt 0 view .LVU126
 522 003c E8E7     		b	.L24
 523              	.L30:
 524 003e C046     		.align	2
 525              	.L29:
 526 0040 00040040 		.word	1073742848
 527 0044 00440140 		.word	1073824768
 528 0048 00100240 		.word	1073876992
 529              		.cfi_endproc
 530              	.LFE45:
 532              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 533              		.align	1
 534              		.global	HAL_TIM_MspPostInit
 535              		.syntax unified
 536              		.code	16
 537              		.thumb_func
 539              	HAL_TIM_MspPostInit:
 540              	.LVL26:
 541              	.LFB46:
 253:Core/Src/stm32f0xx_hal_msp.c **** 
 254:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 255:Core/Src/stm32f0xx_hal_msp.c **** {
 542              		.loc 1 255 1 is_stmt 1 view -0
 543              		.cfi_startproc
 544              		@ args = 0, pretend = 0, frame = 24
 545              		@ frame_needed = 0, uses_anonymous_args = 0
 546              		.loc 1 255 1 is_stmt 0 view .LVU128
 547 0000 10B5     		push	{r4, lr}
 548              		.cfi_def_cfa_offset 8
 549              		.cfi_offset 4, -8
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s 			page 16


 550              		.cfi_offset 14, -4
 551 0002 86B0     		sub	sp, sp, #24
 552              		.cfi_def_cfa_offset 32
 553 0004 0400     		movs	r4, r0
 256:Core/Src/stm32f0xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 554              		.loc 1 256 3 is_stmt 1 view .LVU129
 555              		.loc 1 256 20 is_stmt 0 view .LVU130
 556 0006 1422     		movs	r2, #20
 557 0008 0021     		movs	r1, #0
 558 000a 01A8     		add	r0, sp, #4
 559              	.LVL27:
 560              		.loc 1 256 20 view .LVU131
 561 000c FFF7FEFF 		bl	memset
 562              	.LVL28:
 257:Core/Src/stm32f0xx_hal_msp.c ****   if(htim->Instance==TIM3)
 563              		.loc 1 257 3 is_stmt 1 view .LVU132
 564              		.loc 1 257 10 is_stmt 0 view .LVU133
 565 0010 2268     		ldr	r2, [r4]
 566              		.loc 1 257 5 view .LVU134
 567 0012 0C4B     		ldr	r3, .L34
 568 0014 9A42     		cmp	r2, r3
 569 0016 01D0     		beq	.L33
 570              	.L31:
 258:Core/Src/stm32f0xx_hal_msp.c ****   {
 259:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 260:Core/Src/stm32f0xx_hal_msp.c **** 
 261:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 262:Core/Src/stm32f0xx_hal_msp.c **** 
 263:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 264:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 265:Core/Src/stm32f0xx_hal_msp.c ****     PB1     ------> TIM3_CH4
 266:Core/Src/stm32f0xx_hal_msp.c ****     */
 267:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pin = CLKOUT_Pin;
 268:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 269:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 270:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 271:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 272:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(CLKOUT_GPIO_Port, &GPIO_InitStruct);
 273:Core/Src/stm32f0xx_hal_msp.c **** 
 274:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 275:Core/Src/stm32f0xx_hal_msp.c **** 
 276:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 277:Core/Src/stm32f0xx_hal_msp.c ****   }
 278:Core/Src/stm32f0xx_hal_msp.c **** 
 279:Core/Src/stm32f0xx_hal_msp.c **** }
 571              		.loc 1 279 1 view .LVU135
 572 0018 06B0     		add	sp, sp, #24
 573              		@ sp needed
 574              	.LVL29:
 575              		.loc 1 279 1 view .LVU136
 576 001a 10BD     		pop	{r4, pc}
 577              	.LVL30:
 578              	.L33:
 263:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 579              		.loc 1 263 5 is_stmt 1 view .LVU137
 580              	.LBB10:
 263:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s 			page 17


 581              		.loc 1 263 5 view .LVU138
 263:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 582              		.loc 1 263 5 view .LVU139
 583 001c 0A4B     		ldr	r3, .L34+4
 584 001e 5A69     		ldr	r2, [r3, #20]
 585 0020 8021     		movs	r1, #128
 586 0022 C902     		lsls	r1, r1, #11
 587 0024 0A43     		orrs	r2, r1
 588 0026 5A61     		str	r2, [r3, #20]
 263:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 589              		.loc 1 263 5 view .LVU140
 590 0028 5B69     		ldr	r3, [r3, #20]
 591 002a 0B40     		ands	r3, r1
 592 002c 0093     		str	r3, [sp]
 263:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 593              		.loc 1 263 5 view .LVU141
 594 002e 009B     		ldr	r3, [sp]
 595              	.LBE10:
 263:Core/Src/stm32f0xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 596              		.loc 1 263 5 view .LVU142
 267:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 597              		.loc 1 267 5 view .LVU143
 267:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 598              		.loc 1 267 25 is_stmt 0 view .LVU144
 599 0030 0223     		movs	r3, #2
 600 0032 0193     		str	r3, [sp, #4]
 268:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 601              		.loc 1 268 5 is_stmt 1 view .LVU145
 268:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 602              		.loc 1 268 26 is_stmt 0 view .LVU146
 603 0034 0293     		str	r3, [sp, #8]
 269:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 604              		.loc 1 269 5 is_stmt 1 view .LVU147
 270:Core/Src/stm32f0xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 605              		.loc 1 270 5 view .LVU148
 271:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(CLKOUT_GPIO_Port, &GPIO_InitStruct);
 606              		.loc 1 271 5 view .LVU149
 271:Core/Src/stm32f0xx_hal_msp.c ****     HAL_GPIO_Init(CLKOUT_GPIO_Port, &GPIO_InitStruct);
 607              		.loc 1 271 31 is_stmt 0 view .LVU150
 608 0036 013B     		subs	r3, r3, #1
 609 0038 0593     		str	r3, [sp, #20]
 272:Core/Src/stm32f0xx_hal_msp.c **** 
 610              		.loc 1 272 5 is_stmt 1 view .LVU151
 611 003a 01A9     		add	r1, sp, #4
 612 003c 0348     		ldr	r0, .L34+8
 613 003e FFF7FEFF 		bl	HAL_GPIO_Init
 614              	.LVL31:
 615              		.loc 1 279 1 is_stmt 0 view .LVU152
 616 0042 E9E7     		b	.L31
 617              	.L35:
 618              		.align	2
 619              	.L34:
 620 0044 00040040 		.word	1073742848
 621 0048 00100240 		.word	1073876992
 622 004c 00040048 		.word	1207960576
 623              		.cfi_endproc
 624              	.LFE46:
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s 			page 18


 626              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 627              		.align	1
 628              		.global	HAL_TIM_Base_MspDeInit
 629              		.syntax unified
 630              		.code	16
 631              		.thumb_func
 633              	HAL_TIM_Base_MspDeInit:
 634              	.LVL32:
 635              	.LFB47:
 280:Core/Src/stm32f0xx_hal_msp.c **** /**
 281:Core/Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 282:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 283:Core/Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 284:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 285:Core/Src/stm32f0xx_hal_msp.c **** */
 286:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 287:Core/Src/stm32f0xx_hal_msp.c **** {
 636              		.loc 1 287 1 is_stmt 1 view -0
 637              		.cfi_startproc
 638              		@ args = 0, pretend = 0, frame = 0
 639              		@ frame_needed = 0, uses_anonymous_args = 0
 640              		@ link register save eliminated.
 288:Core/Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 641              		.loc 1 288 3 view .LVU154
 642              		.loc 1 288 15 is_stmt 0 view .LVU155
 643 0000 0368     		ldr	r3, [r0]
 644              		.loc 1 288 5 view .LVU156
 645 0002 094A     		ldr	r2, .L41
 646 0004 9342     		cmp	r3, r2
 647 0006 03D0     		beq	.L39
 289:Core/Src/stm32f0xx_hal_msp.c ****   {
 290:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 291:Core/Src/stm32f0xx_hal_msp.c **** 
 292:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 293:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 294:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 295:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 296:Core/Src/stm32f0xx_hal_msp.c **** 
 297:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 298:Core/Src/stm32f0xx_hal_msp.c ****   }
 299:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM16)
 648              		.loc 1 299 8 is_stmt 1 view .LVU157
 649              		.loc 1 299 10 is_stmt 0 view .LVU158
 650 0008 084A     		ldr	r2, .L41+4
 651 000a 9342     		cmp	r3, r2
 652 000c 06D0     		beq	.L40
 653              	.L36:
 300:Core/Src/stm32f0xx_hal_msp.c ****   {
 301:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 0 */
 302:Core/Src/stm32f0xx_hal_msp.c **** 
 303:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 0 */
 304:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 305:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_DISABLE();
 306:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 307:Core/Src/stm32f0xx_hal_msp.c **** 
 308:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 1 */
 309:Core/Src/stm32f0xx_hal_msp.c ****   }
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s 			page 19


 310:Core/Src/stm32f0xx_hal_msp.c **** 
 311:Core/Src/stm32f0xx_hal_msp.c **** }
 654              		.loc 1 311 1 view .LVU159
 655              		@ sp needed
 656 000e 7047     		bx	lr
 657              	.L39:
 294:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 658              		.loc 1 294 5 is_stmt 1 view .LVU160
 659 0010 074A     		ldr	r2, .L41+8
 660 0012 D369     		ldr	r3, [r2, #28]
 661 0014 0221     		movs	r1, #2
 662 0016 8B43     		bics	r3, r1
 663 0018 D361     		str	r3, [r2, #28]
 664 001a F8E7     		b	.L36
 665              	.L40:
 305:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 666              		.loc 1 305 5 view .LVU161
 667 001c 044A     		ldr	r2, .L41+8
 668 001e 9369     		ldr	r3, [r2, #24]
 669 0020 0449     		ldr	r1, .L41+12
 670 0022 0B40     		ands	r3, r1
 671 0024 9361     		str	r3, [r2, #24]
 672              		.loc 1 311 1 is_stmt 0 view .LVU162
 673 0026 F2E7     		b	.L36
 674              	.L42:
 675              		.align	2
 676              	.L41:
 677 0028 00040040 		.word	1073742848
 678 002c 00440140 		.word	1073824768
 679 0030 00100240 		.word	1073876992
 680 0034 FFFFFDFF 		.word	-131073
 681              		.cfi_endproc
 682              	.LFE47:
 684              		.text
 685              	.Letext0:
 686              		.file 2 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f042x6.h"
 687              		.file 3 "c:\\users\\xhex8\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 688              		.file 4 "c:\\users\\xhex8\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@xpa
 689              		.file 5 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f0xx.h"
 690              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 691              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_gpio.h"
 692              		.file 8 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 693              		.file 9 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_can.h"
 694              		.file 10 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_spi.h"
 695              		.file 11 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
 696              		.file 12 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_cortex.h"
 697              		.file 13 "<built-in>"
ARM GAS  C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s 			page 20


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f0xx_hal_msp.c
C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s:19     .text.HAL_MspInit:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s:84     .text.HAL_MspInit:00000034 $d
C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s:90     .text.HAL_CAN_MspInit:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s:96     .text.HAL_CAN_MspInit:00000000 HAL_CAN_MspInit
C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s:210    .text.HAL_CAN_MspInit:00000070 $d
C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s:216    .text.HAL_CAN_MspDeInit:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s:222    .text.HAL_CAN_MspDeInit:00000000 HAL_CAN_MspDeInit
C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s:272    .text.HAL_CAN_MspDeInit:0000002c $d
C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s:279    .text.HAL_SPI_MspInit:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s:285    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s:385    .text.HAL_SPI_MspInit:0000005c $d
C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s:391    .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s:397    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s:442    .text.HAL_SPI_MspDeInit:00000024 $d
C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s:449    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s:455    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s:526    .text.HAL_TIM_Base_MspInit:00000040 $d
C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s:533    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s:539    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s:620    .text.HAL_TIM_MspPostInit:00000044 $d
C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s:627    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s:633    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\xhex8\AppData\Local\Temp\cc7Ad3q4.s:677    .text.HAL_TIM_Base_MspDeInit:00000028 $d

UNDEFINED SYMBOLS
memset
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
