Analysis & Synthesis report for MidiSynth
Mon Mar 26 17:23:50 2012
Quartus II Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis IP Cores Summary
  7. Partition Status Summary
  8. Dependent File Changes for Partition Top
  9. Partition for Top-Level Resource Utilization by Entity
 10. State Machine - |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen5|state
 11. State Machine - |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen4|state
 12. State Machine - |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen3|state
 13. State Machine - |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen2|state
 14. State Machine - |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen1|state
 15. State Machine - |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen0|state
 16. State Machine - |DE1_Audio_AdcDac|I2C_AV_Config:avconfig|mSetup_ST
 17. Registers Protected by Synthesis
 18. User-Specified and Inferred Latches
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. Registers Packed Into Inferred Megafunctions
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for SOPC_File:mainSystem|altpll_0:the_altpll_0
 24. Source assignments for SOPC_File:mainSystem|altpll_0:the_altpll_0|altpll_0_stdsync_sv6:stdsync2|altpll_0_dffpipe_l2c:dffpipe3
 25. Source assignments for SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_vaf1:auto_generated
 26. Source assignments for SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_0bf1:auto_generated
 27. Source assignments for SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated
 28. Source assignments for SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated
 29. Source assignments for SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 30. Source assignments for SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 31. Source assignments for SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 32. Source assignments for SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 33. Source assignments for SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 34. Source assignments for SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2
 35. Source assignments for SOPC_File:mainSystem|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated
 36. Source assignments for SOPC_File:mainSystem|sdram_0:the_sdram_0
 37. Source assignments for SOPC_File:mainSystem|uart_0:the_uart_0
 38. Source assignments for SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 39. Source assignments for SOPC_File:mainSystem|SOPC_File_reset_clk_0_domain_synch_module:SOPC_File_reset_clk_0_domain_synch
 40. Source assignments for adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|altsyncram:Mux22_rtl_0|altsyncram_4k01:auto_generated
 41. Source assignments for adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|altsyncram:Mux10_rtl_1|altsyncram_5k01:auto_generated
 42. Parameter Settings for User Entity Instance: SOPC_File:mainSystem|altpll_0:the_altpll_0|altpll:sd1
 43. Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a
 44. Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram
 45. Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b
 46. Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram
 47. Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component
 48. Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 49. Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component
 50. Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
 51. Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 52. Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 53. Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 54. Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 55. Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy
 56. Parameter Settings for User Entity Instance: SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo
 57. Parameter Settings for User Entity Instance: SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo
 58. Parameter Settings for User Entity Instance: SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic
 59. Parameter Settings for User Entity Instance: SOPC_File:mainSystem|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram
 60. Parameter Settings for User Entity Instance: SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 61. Parameter Settings for User Entity Instance: I2C_AV_Config:avconfig
 62. Parameter Settings for User Entity Instance: audioPLL:audioPllClockGen|altpll:altpll_component
 63. Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|altsyncram:Mux22_rtl_0
 64. Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|altsyncram:Mux10_rtl_1
 65. Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|adsr:adsrGen3|lpm_mult:Mult0
 66. Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|adsr:adsrGen5|lpm_mult:Mult0
 67. Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|adsr:adsrGen4|lpm_mult:Mult0
 68. Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|adsr:adsrGen2|lpm_mult:Mult0
 69. Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|adsr:adsrGen1|lpm_mult:Mult0
 70. Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|adsr:adsrGen0|lpm_mult:Mult0
 71. Partition Dependent Files
 72. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
 73. Port Connectivity Checks: "adc_dac_controller:adcDacController|adsr:adsrGen5"
 74. Port Connectivity Checks: "adc_dac_controller:adcDacController|adsr:adsrGen4"
 75. Port Connectivity Checks: "adc_dac_controller:adcDacController|adsr:adsrGen3"
 76. Port Connectivity Checks: "adc_dac_controller:adcDacController|adsr:adsrGen2"
 77. Port Connectivity Checks: "adc_dac_controller:adcDacController|adsr:adsrGen1"
 78. Port Connectivity Checks: "adc_dac_controller:adcDacController|adsr:adsrGen0"
 79. Port Connectivity Checks: "adc_dac_controller:adcDacController|waveform_gen:waveGen"
 80. Port Connectivity Checks: "SOPC_File:mainSystem|SOPC_File_reset_clk_0_domain_synch_module:SOPC_File_reset_clk_0_domain_synch"
 81. Port Connectivity Checks: "SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs"
 82. Port Connectivity Checks: "SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx"
 83. Port Connectivity Checks: "SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx"
 84. Port Connectivity Checks: "SOPC_File:mainSystem|uart_0_s1_arbitrator:the_uart_0_s1"
 85. Port Connectivity Checks: "SOPC_File:mainSystem|sysid:the_sysid"
 86. Port Connectivity Checks: "SOPC_File:mainSystem|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"
 87. Port Connectivity Checks: "SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1"
 88. Port Connectivity Checks: "SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1"
 89. Port Connectivity Checks: "SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
 90. Port Connectivity Checks: "SOPC_File:mainSystem|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"
 91. Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
 92. Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
 93. Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2"
 94. Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1"
 95. Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
 96. Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component"
 97. Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib"
 98. Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp"
 99. Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode"
100. Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk"
101. Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk"
102. Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component"
103. Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug"
104. Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci"
105. Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench"
106. Port Connectivity Checks: "SOPC_File:mainSystem"
107. Elapsed Time Per Partition
108. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Mar 26 17:23:50 2012         ;
; Quartus II Version                 ; 10.1 Build 197 01/19/2011 SP 1 SJ Web Edition ;
; Revision Name                      ; MidiSynth                                     ;
; Top-level Entity Name              ; DE1_Audio_AdcDac                              ;
; Family                             ; Cyclone II                                    ;
; Total logic elements               ; N/A until Partition Merge                     ;
;     Total combinational functions  ; N/A until Partition Merge                     ;
;     Dedicated logic registers      ; N/A until Partition Merge                     ;
; Total registers                    ; N/A until Partition Merge                     ;
; Total pins                         ; N/A until Partition Merge                     ;
; Total virtual pins                 ; N/A until Partition Merge                     ;
; Total memory bits                  ; N/A until Partition Merge                     ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                     ;
; Total PLLs                         ; N/A until Partition Merge                     ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; DE1_Audio_AdcDac   ; MidiSynth          ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; VHDL Show LMF Mapping Messages                                             ; Off                ;                    ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+-------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+
; File Name with User-Entered Path    ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                           ;
+-------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+
; sin_lut.vhd                         ; yes             ; User VHDL File                         ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/sin_lut.vhd                         ;
; I2C_AV_Config.v                     ; yes             ; User Verilog HDL File                  ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/I2C_AV_Config.v                     ;
; i2c_controller.v                    ; yes             ; User Verilog HDL File                  ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/i2c_controller.v                    ;
; note_5.vhd                          ; yes             ; User VHDL File                         ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/note_5.vhd                          ;
; note_4.vhd                          ; yes             ; User VHDL File                         ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/note_4.vhd                          ;
; note_3.vhd                          ; yes             ; User VHDL File                         ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/note_3.vhd                          ;
; note_2.vhd                          ; yes             ; User VHDL File                         ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/note_2.vhd                          ;
; note_1.vhd                          ; yes             ; User VHDL File                         ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/note_1.vhd                          ;
; note_0.vhd                          ; yes             ; User VHDL File                         ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/note_0.vhd                          ;
; LEDR.vhd                            ; yes             ; User VHDL File                         ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/LEDR.vhd                            ;
; LEDG.vhd                            ; yes             ; User VHDL File                         ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/LEDG.vhd                            ;
; adsr.vhd                            ; yes             ; User VHDL File                         ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/adsr.vhd                            ;
; uart_0.vhd                          ; yes             ; User VHDL File                         ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/uart_0.vhd                          ;
; waveform_gen.vhd                    ; yes             ; User VHDL File                         ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/waveform_gen.vhd                    ;
; uC_timer.vhd                        ; yes             ; User VHDL File                         ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/uC_timer.vhd                        ;
; sysid.vhd                           ; yes             ; User VHDL File                         ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/sysid.vhd                           ;
; SOPC_File.vhd                       ; yes             ; User VHDL File                         ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/SOPC_File.vhd                       ;
; sdram_0.vhd                         ; yes             ; User VHDL File                         ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/sdram_0.vhd                         ;
; onchip_memory2_0.vhd                ; yes             ; User VHDL File                         ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/onchip_memory2_0.vhd                ;
; jtag_uart_0.vhd                     ; yes             ; User VHDL File                         ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/jtag_uart_0.vhd                     ;
; delayCounter.vhd                    ; yes             ; User VHDL File                         ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/delayCounter.vhd                    ;
; DE1_Audio_AdcDac.vhd                ; yes             ; User VHDL File                         ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/DE1_Audio_AdcDac.vhd                ;
; cpu_0_test_bench.vhd                ; yes             ; User VHDL File                         ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/cpu_0_test_bench.vhd                ;
; cpu_0_oci_test_bench.vhd            ; yes             ; User VHDL File                         ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/cpu_0_oci_test_bench.vhd            ;
; cpu_0_jtag_debug_module_wrapper.vhd ; yes             ; User VHDL File                         ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/cpu_0_jtag_debug_module_wrapper.vhd ;
; cpu_0_jtag_debug_module_tck.vhd     ; yes             ; User VHDL File                         ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/cpu_0_jtag_debug_module_tck.vhd     ;
; cpu_0_jtag_debug_module_sysclk.vhd  ; yes             ; User VHDL File                         ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/cpu_0_jtag_debug_module_sysclk.vhd  ;
; cpu_0.vhd                           ; yes             ; User VHDL File                         ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/cpu_0.vhd                           ;
; char_lcd.vhd                        ; yes             ; User VHDL File                         ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/char_lcd.vhd                        ;
; audioPLL.vhd                        ; yes             ; User Wizard-Generated File             ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/audioPLL.vhd                        ;
; adc_dac_controller.vhd              ; yes             ; User VHDL File                         ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/adc_dac_controller.vhd              ;
; altpll_0.vhd                        ; yes             ; User VHDL File                         ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/altpll_0.vhd                        ;
; altpll.tdf                          ; yes             ; Megafunction                           ; /opt/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf                         ;
; altsyncram.tdf                      ; yes             ; Megafunction                           ; /opt/altera/10.1sp1/quartus/libraries/megafunctions/altsyncram.tdf                     ;
; db/altsyncram_vaf1.tdf              ; yes             ; Auto-Generated Megafunction            ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/altsyncram_vaf1.tdf              ;
; cpu_0_rf_ram_a.mif                  ; yes             ; Auto-Found Memory Initialization File  ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/cpu_0_rf_ram_a.mif                  ;
; db/altsyncram_0bf1.tdf              ; yes             ; Auto-Generated Megafunction            ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/altsyncram_0bf1.tdf              ;
; cpu_0_rf_ram_b.mif                  ; yes             ; Auto-Found Memory Initialization File  ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/cpu_0_rf_ram_b.mif                  ;
; db/altsyncram_c572.tdf              ; yes             ; Auto-Generated Megafunction            ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/altsyncram_c572.tdf              ;
; cpu_0_ociram_default_contents.mif   ; yes             ; Auto-Found Memory Initialization File  ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/cpu_0_ociram_default_contents.mif   ;
; db/altsyncram_e502.tdf              ; yes             ; Auto-Generated Megafunction            ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/altsyncram_e502.tdf              ;
; altera_std_synchronizer.v           ; yes             ; Megafunction                           ; /opt/altera/10.1sp1/quartus/libraries/megafunctions/altera_std_synchronizer.v          ;
; sld_virtual_jtag_basic.v            ; yes             ; Megafunction                           ; /opt/altera/10.1sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v           ;
; scfifo.tdf                          ; yes             ; Megafunction                           ; /opt/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf                         ;
; db/scfifo_1n21.tdf                  ; yes             ; Auto-Generated Megafunction            ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/scfifo_1n21.tdf                  ;
; db/a_dpfifo_8t21.tdf                ; yes             ; Auto-Generated Megafunction            ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/a_dpfifo_8t21.tdf                ;
; db/a_fefifo_7cf.tdf                 ; yes             ; Auto-Generated Megafunction            ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/a_fefifo_7cf.tdf                 ;
; db/cntr_rj7.tdf                     ; yes             ; Auto-Generated Megafunction            ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/cntr_rj7.tdf                     ;
; db/dpram_5h21.tdf                   ; yes             ; Auto-Generated Megafunction            ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/dpram_5h21.tdf                   ;
; db/altsyncram_9tl1.tdf              ; yes             ; Auto-Generated Megafunction            ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/altsyncram_9tl1.tdf              ;
; db/cntr_fjb.tdf                     ; yes             ; Auto-Generated Megafunction            ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/cntr_fjb.tdf                     ;
; alt_jtag_atlantic.v                 ; yes             ; Encrypted Megafunction                 ; /opt/altera/10.1sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                ;
; db/altsyncram_u3c1.tdf              ; yes             ; Auto-Generated Megafunction            ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/altsyncram_u3c1.tdf              ;
; onchip_memory2_0.hex                ; yes             ; Auto-Found Memory Initialization File  ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/onchip_memory2_0.hex                ;
; sld_hub.vhd                         ; yes             ; Encrypted Megafunction                 ; /opt/altera/10.1sp1/quartus/libraries/megafunctions/sld_hub.vhd                        ;
; sld_rom_sr.vhd                      ; yes             ; Encrypted Megafunction                 ; /opt/altera/10.1sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd                     ;
; db/altsyncram_4k01.tdf              ; yes             ; Auto-Generated Megafunction            ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/altsyncram_4k01.tdf              ;
; db/altsyncram_5k01.tdf              ; yes             ; Auto-Generated Megafunction            ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/altsyncram_5k01.tdf              ;
; lpm_mult.tdf                        ; yes             ; Megafunction                           ; /opt/altera/10.1sp1/quartus/libraries/megafunctions/lpm_mult.tdf                       ;
; db/mult_d8t.tdf                     ; yes             ; Auto-Generated Megafunction            ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/db/mult_d8t.tdf                     ;
+-------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+-----------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                              ; IP Include File                                                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+-----------------------------------------------------------------+
; Altera ; N/A          ; N/A     ; N/A          ; N/A          ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|altpll_0:the_altpll_0 ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/altpll_0.vhd ;
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |DE1_Audio_AdcDac|audioPLL:audioPllClockGen                  ; /afs/ualberta.ca/home/e/l/elunty/CMPE490/MidiSynth/audioPLL.vhd ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------+-----------------------------------------------------------------+


+----------------------------------------------------------+
; Partition Status Summary                                 ;
+------------------+-------------+-------------------------+
; Partition Name   ; Synthesized ; Reason                  ;
+------------------+-------------+-------------------------+
; Top              ; yes         ; Dependent files changed ;
; sld_hub:auto_hub ; no          ; No relevant changes     ;
+------------------+-------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition Top                                                                                                                                      ;
+----------------------------------------------------------+------------------+-------------------+----------+--------------------------------+---------------------------------+
; Hierarchy                                                ; File Name        ; Relative Location ; Change   ; Old                            ; New                             ;
+----------------------------------------------------------+------------------+-------------------+----------+--------------------------------+---------------------------------+
; adc_dac_controller:adcdaccontroller|waveform_gen:wavegen ; waveform_gen.vhd ; Project Directory ; Checksum ; 3d1cff65c210fe41adff09714f1590 ; 5d904e617268bc7187d9b32de7abf2b ;
+----------------------------------------------------------+------------------+-------------------+----------+--------------------------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                   ; Library Name ;
+---------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE1_Audio_AdcDac                                                                                                         ; 2968 (2)          ; 1712 (0)     ; 175104      ; 12           ; 0       ; 6         ; 61   ; 0            ; |DE1_Audio_AdcDac                                                                                                                                                                                                                                                                     ; work         ;
;    |I2C_AV_Config:avconfig|                                                                                               ; 166 (116)         ; 73 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|I2C_AV_Config:avconfig                                                                                                                                                                                                                                              ; work         ;
;       |I2C_Controller:u0|                                                                                                 ; 50 (50)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|I2C_AV_Config:avconfig|I2C_Controller:u0                                                                                                                                                                                                                            ; work         ;
;    |SOPC_File:mainSystem|                                                                                                 ; 2342 (1)          ; 1338 (0)     ; 76800       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem                                                                                                                                                                                                                                                ; work         ;
;       |LEDG:the_LEDG|                                                                                                     ; 1 (1)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|LEDG:the_LEDG                                                                                                                                                                                                                                  ; work         ;
;       |LEDG_s1_arbitrator:the_LEDG_s1|                                                                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|LEDG_s1_arbitrator:the_LEDG_s1                                                                                                                                                                                                                 ; work         ;
;       |LEDR:the_LEDR|                                                                                                     ; 1 (1)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|LEDR:the_LEDR                                                                                                                                                                                                                                  ; work         ;
;       |LEDR_s1_arbitrator:the_LEDR_s1|                                                                                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|LEDR_s1_arbitrator:the_LEDR_s1                                                                                                                                                                                                                 ; work         ;
;       |SOPC_File_reset_clk_0_domain_synch_module:SOPC_File_reset_clk_0_domain_synch|                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|SOPC_File_reset_clk_0_domain_synch_module:SOPC_File_reset_clk_0_domain_synch                                                                                                                                                                   ; work         ;
;       |altpll_0:the_altpll_0|                                                                                             ; 4 (4)             ; 5 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|altpll_0:the_altpll_0                                                                                                                                                                                                                          ; work         ;
;          |altpll:sd1|                                                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|altpll_0:the_altpll_0|altpll:sd1                                                                                                                                                                                                               ; work         ;
;          |altpll_0_stdsync_sv6:stdsync2|                                                                                  ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|altpll_0:the_altpll_0|altpll_0_stdsync_sv6:stdsync2                                                                                                                                                                                            ; work         ;
;             |altpll_0_dffpipe_l2c:dffpipe3|                                                                               ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|altpll_0:the_altpll_0|altpll_0_stdsync_sv6:stdsync2|altpll_0_dffpipe_l2c:dffpipe3                                                                                                                                                              ; work         ;
;       |altpll_0_pll_slave_arbitrator:the_altpll_0_pll_slave|                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|altpll_0_pll_slave_arbitrator:the_altpll_0_pll_slave                                                                                                                                                                                           ; work         ;
;       |char_lcd:the_char_lcd|                                                                                             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|char_lcd:the_char_lcd                                                                                                                                                                                                                          ; work         ;
;       |char_lcd_control_slave_arbitrator:the_char_lcd_control_slave|                                                      ; 21 (21)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|char_lcd_control_slave_arbitrator:the_char_lcd_control_slave                                                                                                                                                                                   ; work         ;
;       |cpu_0:the_cpu_0|                                                                                                   ; 947 (727)         ; 501 (317)    ; 10240       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0                                                                                                                                                                                                                                ; work         ;
;          |cpu_0_nios2_oci:the_cpu_0_nios2_oci|                                                                            ; 220 (19)          ; 183 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci                                                                                                                                                                                            ; work         ;
;             |cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|                                         ; 97 (0)            ; 95 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper                                                                                                                        ; work         ;
;                |cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|                                        ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk                                                      ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                |cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|                                              ; 86 (86)           ; 46 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck                                                            ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                   ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer        ; work         ;
;                |sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|                                                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy                                                                     ; work         ;
;             |cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|                                                           ; 10 (10)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg                                                                                                                                          ; work         ;
;             |cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|                                                             ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break                                                                                                                                            ; work         ;
;             |cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug                                                                                                                                            ; work         ;
;             |cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|                                                                   ; 53 (53)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem                                                                                                                                                  ; work         ;
;                |cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component                                                                   ; work         ;
;                   |altsyncram:the_altsyncram|                                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                         ; work         ;
;                      |altsyncram_c572:auto_generated|                                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated          ; work         ;
;          |cpu_0_register_bank_a_module:cpu_0_register_bank_a|                                                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a                                                                                                                                                                             ; work         ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                   ; work         ;
;                |altsyncram_vaf1:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_vaf1:auto_generated                                                                                                                    ; work         ;
;          |cpu_0_register_bank_b_module:cpu_0_register_bank_b|                                                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b                                                                                                                                                                             ; work         ;
;             |altsyncram:the_altsyncram|                                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                   ; work         ;
;                |altsyncram_0bf1:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_0bf1:auto_generated                                                                                                                    ; work         ;
;          |cpu_0_test_bench:the_cpu_0_test_bench|                                                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench                                                                                                                                                                                          ; work         ;
;       |cpu_0_data_master_arbitrator:the_cpu_0_data_master|                                                                ; 310 (310)         ; 51 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0_data_master_arbitrator:the_cpu_0_data_master                                                                                                                                                                                             ; work         ;
;       |cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|                                                  ; 24 (24)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master                                                                                                                                                                               ; work         ;
;       |cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|                                                    ; 30 (30)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module                                                                                                                                                                                 ; work         ;
;       |jtag_uart_0:the_jtag_uart_0|                                                                                       ; 143 (41)          ; 108 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0                                                                                                                                                                                                                    ; work         ;
;          |alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|                                                                ; 51 (51)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                    ; work         ;
;          |jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|                                                                  ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r                                                                                                                                                                      ; work         ;
;             |scfifo:rfifo|                                                                                                ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                         ; work         ;
;                |scfifo_1n21:auto_generated|                                                                               ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated                                                                                                                              ; work         ;
;                   |a_dpfifo_8t21:dpfifo|                                                                                  ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                         ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                            ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                 ; work         ;
;                         |cntr_rj7:count_usedw|                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                            ; work         ;
;                      |cntr_fjb:rd_ptr_count|                                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                   ; work         ;
;                      |cntr_fjb:wr_ptr|                                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                         ; work         ;
;                      |dpram_5h21:FIFOram|                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                      ; work         ;
;                         |altsyncram_9tl1:altsyncram2|                                                                     ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                          ; work         ;
;          |jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|                                                                  ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w                                                                                                                                                                      ; work         ;
;             |scfifo:wfifo|                                                                                                ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                         ; work         ;
;                |scfifo_1n21:auto_generated|                                                                               ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated                                                                                                                              ; work         ;
;                   |a_dpfifo_8t21:dpfifo|                                                                                  ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                         ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                            ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                 ; work         ;
;                         |cntr_rj7:count_usedw|                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                            ; work         ;
;                      |cntr_fjb:rd_ptr_count|                                                                              ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                   ; work         ;
;                      |cntr_fjb:wr_ptr|                                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                         ; work         ;
;                      |dpram_5h21:FIFOram|                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                      ; work         ;
;                         |altsyncram_9tl1:altsyncram2|                                                                     ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                          ; work         ;
;       |jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave|                                        ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave                                                                                                                                                                     ; work         ;
;       |note_0:the_note_0|                                                                                                 ; 4 (4)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|note_0:the_note_0                                                                                                                                                                                                                              ; work         ;
;       |note_0_s1_arbitrator:the_note_0_s1|                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|note_0_s1_arbitrator:the_note_0_s1                                                                                                                                                                                                             ; work         ;
;       |note_1:the_note_1|                                                                                                 ; 3 (3)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|note_1:the_note_1                                                                                                                                                                                                                              ; work         ;
;       |note_1_s1_arbitrator:the_note_1_s1|                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|note_1_s1_arbitrator:the_note_1_s1                                                                                                                                                                                                             ; work         ;
;       |note_2:the_note_2|                                                                                                 ; 1 (1)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|note_2:the_note_2                                                                                                                                                                                                                              ; work         ;
;       |note_2_s1_arbitrator:the_note_2_s1|                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|note_2_s1_arbitrator:the_note_2_s1                                                                                                                                                                                                             ; work         ;
;       |note_3:the_note_3|                                                                                                 ; 1 (1)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|note_3:the_note_3                                                                                                                                                                                                                              ; work         ;
;       |note_3_s1_arbitrator:the_note_3_s1|                                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|note_3_s1_arbitrator:the_note_3_s1                                                                                                                                                                                                             ; work         ;
;       |note_4:the_note_4|                                                                                                 ; 1 (1)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|note_4:the_note_4                                                                                                                                                                                                                              ; work         ;
;       |note_4_s1_arbitrator:the_note_4_s1|                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|note_4_s1_arbitrator:the_note_4_s1                                                                                                                                                                                                             ; work         ;
;       |note_5:the_note_5|                                                                                                 ; 1 (1)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|note_5:the_note_5                                                                                                                                                                                                                              ; work         ;
;       |note_5_s1_arbitrator:the_note_5_s1|                                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|note_5_s1_arbitrator:the_note_5_s1                                                                                                                                                                                                             ; work         ;
;       |onchip_memory2_0:the_onchip_memory2_0|                                                                             ; 1 (1)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|onchip_memory2_0:the_onchip_memory2_0                                                                                                                                                                                                          ; work         ;
;          |altsyncram:the_altsyncram|                                                                                      ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                ; work         ;
;             |altsyncram_u3c1:auto_generated|                                                                              ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated                                                                                                                                                 ; work         ;
;       |onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|                                                            ; 31 (31)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1                                                                                                                                                                                         ; work         ;
;       |sdram_0:the_sdram_0|                                                                                               ; 420 (369)         ; 235 (149)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0:the_sdram_0                                                                                                                                                                                                                            ; work         ;
;          |sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|                                                      ; 51 (51)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module                                                                                                                                                                  ; work         ;
;       |sdram_0_s1_arbitrator:the_sdram_0_s1|                                                                              ; 110 (59)          ; 42 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1                                                                                                                                                                                                           ; work         ;
;          |rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|               ; 33 (33)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1                                                                                                          ; work         ;
;          |rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1| ; 18 (18)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1                                                                                            ; work         ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                                         ; work         ;
;       |uC_timer:the_uC_timer|                                                                                             ; 122 (122)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|uC_timer:the_uC_timer                                                                                                                                                                                                                          ; work         ;
;       |uC_timer_s1_arbitrator:the_uC_timer_s1|                                                                            ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|uC_timer_s1_arbitrator:the_uC_timer_s1                                                                                                                                                                                                         ; work         ;
;       |uart_0:the_uart_0|                                                                                                 ; 132 (0)           ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|uart_0:the_uart_0                                                                                                                                                                                                                              ; work         ;
;          |uart_0_regs:the_uart_0_regs|                                                                                    ; 41 (41)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs                                                                                                                                                                                                  ; work         ;
;          |uart_0_rx:the_uart_0_rx|                                                                                        ; 49 (49)           ; 39 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx                                                                                                                                                                                                      ; work         ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                  ; work         ;
;          |uart_0_tx:the_uart_0_tx|                                                                                        ; 42 (42)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx                                                                                                                                                                                                      ; work         ;
;       |uart_0_s1_arbitrator:the_uart_0_s1|                                                                                ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|uart_0_s1_arbitrator:the_uart_0_s1                                                                                                                                                                                                             ; work         ;
;    |adc_dac_controller:adcDacController|                                                                                  ; 386 (249)         ; 268 (60)     ; 98304       ; 12           ; 0       ; 6         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController                                                                                                                                                                                                                                 ; work         ;
;       |adsr:adsrGen0|                                                                                                     ; 49 (49)           ; 43 (43)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen0                                                                                                                                                                                                                   ; work         ;
;          |lpm_mult:Mult0|                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen0|lpm_mult:Mult0                                                                                                                                                                                                    ; work         ;
;             |mult_d8t:auto_generated|                                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen0|lpm_mult:Mult0|mult_d8t:auto_generated                                                                                                                                                                            ; work         ;
;       |adsr:adsrGen1|                                                                                                     ; 27 (27)           ; 32 (32)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen1                                                                                                                                                                                                                   ; work         ;
;          |lpm_mult:Mult0|                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen1|lpm_mult:Mult0                                                                                                                                                                                                    ; work         ;
;             |mult_d8t:auto_generated|                                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen1|lpm_mult:Mult0|mult_d8t:auto_generated                                                                                                                                                                            ; work         ;
;       |adsr:adsrGen2|                                                                                                     ; 0 (0)             ; 12 (12)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen2                                                                                                                                                                                                                   ; work         ;
;          |lpm_mult:Mult0|                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen2|lpm_mult:Mult0                                                                                                                                                                                                    ; work         ;
;             |mult_d8t:auto_generated|                                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen2|lpm_mult:Mult0|mult_d8t:auto_generated                                                                                                                                                                            ; work         ;
;       |adsr:adsrGen3|                                                                                                     ; 0 (0)             ; 12 (12)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen3                                                                                                                                                                                                                   ; work         ;
;          |lpm_mult:Mult0|                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen3|lpm_mult:Mult0                                                                                                                                                                                                    ; work         ;
;             |mult_d8t:auto_generated|                                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen3|lpm_mult:Mult0|mult_d8t:auto_generated                                                                                                                                                                            ; work         ;
;       |adsr:adsrGen4|                                                                                                     ; 0 (0)             ; 12 (12)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen4                                                                                                                                                                                                                   ; work         ;
;          |lpm_mult:Mult0|                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen4|lpm_mult:Mult0                                                                                                                                                                                                    ; work         ;
;             |mult_d8t:auto_generated|                                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen4|lpm_mult:Mult0|mult_d8t:auto_generated                                                                                                                                                                            ; work         ;
;       |adsr:adsrGen5|                                                                                                     ; 0 (0)             ; 12 (12)      ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen5                                                                                                                                                                                                                   ; work         ;
;          |lpm_mult:Mult0|                                                                                                 ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen5|lpm_mult:Mult0                                                                                                                                                                                                    ; work         ;
;             |mult_d8t:auto_generated|                                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen5|lpm_mult:Mult0|mult_d8t:auto_generated                                                                                                                                                                            ; work         ;
;       |waveform_gen:waveGen|                                                                                              ; 61 (61)           ; 85 (85)      ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|waveform_gen:waveGen                                                                                                                                                                                                            ; work         ;
;          |sin_lut:lut|                                                                                                    ; 0 (0)             ; 0 (0)        ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut                                                                                                                                                                                                ; work         ;
;             |altsyncram:Mux10_rtl_1|                                                                                      ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|altsyncram:Mux10_rtl_1                                                                                                                                                                         ; work         ;
;                |altsyncram_5k01:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|altsyncram:Mux10_rtl_1|altsyncram_5k01:auto_generated                                                                                                                                          ; work         ;
;             |altsyncram:Mux22_rtl_0|                                                                                      ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|altsyncram:Mux22_rtl_0                                                                                                                                                                         ; work         ;
;                |altsyncram_4k01:auto_generated|                                                                           ; 0 (0)             ; 0 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|altsyncram:Mux22_rtl_0|altsyncram_4k01:auto_generated                                                                                                                                          ; work         ;
;    |audioPLL:audioPllClockGen|                                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|audioPLL:audioPllClockGen                                                                                                                                                                                                                                           ; work         ;
;       |altpll:altpll_component|                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|audioPLL:audioPllClockGen|altpll:altpll_component                                                                                                                                                                                                                   ; work         ;
;    |delayCounter:adcDacControllerStartDelay|                                                                              ; 72 (72)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_Audio_AdcDac|delayCounter:adcDacControllerStartDelay                                                                                                                                                                                                                             ; work         ;
+---------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen5|state ;
+-----------------+----------------+-----------------+---------------+----------------------+
; Name            ; state.s_attack ; state.s_sustain ; state.s_decay ; state.s_release      ;
+-----------------+----------------+-----------------+---------------+----------------------+
; state.s_release ; 0              ; 0               ; 0             ; 0                    ;
; state.s_decay   ; 0              ; 0               ; 1             ; 1                    ;
; state.s_sustain ; 0              ; 1               ; 0             ; 1                    ;
; state.s_attack  ; 1              ; 0               ; 0             ; 1                    ;
+-----------------+----------------+-----------------+---------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen4|state ;
+-----------------+----------------+-----------------+---------------+----------------------+
; Name            ; state.s_attack ; state.s_sustain ; state.s_decay ; state.s_release      ;
+-----------------+----------------+-----------------+---------------+----------------------+
; state.s_release ; 0              ; 0               ; 0             ; 0                    ;
; state.s_decay   ; 0              ; 0               ; 1             ; 1                    ;
; state.s_sustain ; 0              ; 1               ; 0             ; 1                    ;
; state.s_attack  ; 1              ; 0               ; 0             ; 1                    ;
+-----------------+----------------+-----------------+---------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen3|state ;
+-----------------+----------------+-----------------+---------------+----------------------+
; Name            ; state.s_attack ; state.s_sustain ; state.s_decay ; state.s_release      ;
+-----------------+----------------+-----------------+---------------+----------------------+
; state.s_release ; 0              ; 0               ; 0             ; 0                    ;
; state.s_decay   ; 0              ; 0               ; 1             ; 1                    ;
; state.s_sustain ; 0              ; 1               ; 0             ; 1                    ;
; state.s_attack  ; 1              ; 0               ; 0             ; 1                    ;
+-----------------+----------------+-----------------+---------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen2|state ;
+-----------------+----------------+-----------------+---------------+----------------------+
; Name            ; state.s_attack ; state.s_sustain ; state.s_decay ; state.s_release      ;
+-----------------+----------------+-----------------+---------------+----------------------+
; state.s_release ; 0              ; 0               ; 0             ; 0                    ;
; state.s_decay   ; 0              ; 0               ; 1             ; 1                    ;
; state.s_sustain ; 0              ; 1               ; 0             ; 1                    ;
; state.s_attack  ; 1              ; 0               ; 0             ; 1                    ;
+-----------------+----------------+-----------------+---------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen1|state ;
+-----------------+----------------+-----------------+---------------+----------------------+
; Name            ; state.s_attack ; state.s_sustain ; state.s_decay ; state.s_release      ;
+-----------------+----------------+-----------------+---------------+----------------------+
; state.s_release ; 0              ; 0               ; 0             ; 0                    ;
; state.s_decay   ; 0              ; 0               ; 1             ; 1                    ;
; state.s_sustain ; 0              ; 1               ; 0             ; 1                    ;
; state.s_attack  ; 1              ; 0               ; 0             ; 1                    ;
+-----------------+----------------+-----------------+---------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen0|state ;
+-----------------+----------------+-----------------+---------------+----------------------+
; Name            ; state.s_attack ; state.s_sustain ; state.s_decay ; state.s_release      ;
+-----------------+----------------+-----------------+---------------+----------------------+
; state.s_release ; 0              ; 0               ; 0             ; 0                    ;
; state.s_decay   ; 0              ; 0               ; 1             ; 1                    ;
; state.s_sustain ; 0              ; 1               ; 0             ; 1                    ;
; state.s_attack  ; 1              ; 0               ; 0             ; 1                    ;
+-----------------+----------------+-----------------+---------------+----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |DE1_Audio_AdcDac|I2C_AV_Config:avconfig|mSetup_ST ;
+----------------+----------------+----------------+-----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001  ;
+----------------+----------------+----------------+-----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0               ;
; mSetup_ST.0001 ; 1              ; 0              ; 1               ;
; mSetup_ST.0010 ; 1              ; 1              ; 0               ;
+----------------+----------------+----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                               ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|SOPC_File_reset_clk_0_domain_synch_module:SOPC_File_reset_clk_0_domain_synch|data_out                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                            ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|SOPC_File_reset_clk_0_domain_synch_module:SOPC_File_reset_clk_0_domain_synch|data_in_d1                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                              ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_write                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                  ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                               ;
+-----------------------------------------------------+----------------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                                ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------------------------------+------------------------+
; adc_dac_controller:adcDacController|waveform[3][0]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[3][1]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[3][2]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[3][3]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[3][4]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[3][5]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[3][6]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[3][7]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[3][8]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[3][9]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[3][10] ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[3][11] ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[1][0]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[1][1]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[1][2]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[1][3]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[1][4]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[1][5]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[1][6]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[1][7]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[1][8]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[1][9]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[1][10] ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[1][11] ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[0][0]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[0][1]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[0][2]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[0][3]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[0][4]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[0][5]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[0][6]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[0][7]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[0][8]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[0][9]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[0][10] ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[0][11] ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[2][0]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[2][1]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[2][2]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[2][3]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[2][4]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[2][5]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[2][6]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[2][7]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[2][8]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[2][9]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[2][10] ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[2][11] ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[5][0]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[5][1]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[5][2]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[5][3]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[5][4]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[5][5]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[5][6]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[5][7]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[5][8]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[5][9]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[5][10] ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[5][11] ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[4][0]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[4][1]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[4][2]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[4][3]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[4][4]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[4][5]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[4][6]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[4][7]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[4][8]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[4][9]  ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[4][10] ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; adc_dac_controller:adcDacController|waveform[4][11] ; adc_dac_controller:adcDacController|waveform[1][9] ; yes                    ;
; Number of user-specified and inferred latches = 72  ;                                                    ;                        ;
+-----------------------------------------------------+----------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                      ; Reason for Removal                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[0..35]                                                                              ; Lost fanout                                                                                                                                                                                                                    ;
; adc_dac_controller:adcDacController|LEDR[12]                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; adc_dac_controller:adcDacController|LEDR[13]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; adc_dac_controller:adcDacController|LEDR[14]                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; adc_dac_controller:adcDacController|LEDR[15]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; adc_dac_controller:adcDacController|LEDR[16]                                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; adc_dac_controller:adcDacController|LEDR[17]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; adc_dac_controller:adcDacController|LEDG[7]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; adc_dac_controller:adcDacController|velocityValue[0][0]                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; adc_dac_controller:adcDacController|velocityValue[0][1]                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; adc_dac_controller:adcDacController|velocityValue[0][2]                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; adc_dac_controller:adcDacController|velocityValue[0][3]                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; adc_dac_controller:adcDacController|velocityValue[0][4]                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; adc_dac_controller:adcDacController|velocityValue[0][5]                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; adc_dac_controller:adcDacController|velocityValue[0][6]                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; adc_dac_controller:adcDacController|velocityValue[0][7]                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; adc_dac_controller:adcDacController|velocityValue[0][8]                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; adc_dac_controller:adcDacController|velocityValue[0][9]                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; adc_dac_controller:adcDacController|velocityValue[0][10]                                                                                                                                                           ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; adc_dac_controller:adcDacController|velocityValue[0][11]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|readdata[10..15]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|sdram_0:the_sdram_0|i_addr[4..5]                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|d1_reasons_to_wait                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|W_ienable_reg[3..31]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|W_ipending_reg[3..31]                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|R_ctrl_custom                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|internal_trc_im_addr[0..6]                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|internal_trc_wrap                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto1                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_break_pulse                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto0                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|xbrk_break                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; adc_dac_controller:adcDacController|LEDR[0..10]                                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                         ;
; adc_dac_controller:adcDacController|LEDR[11]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|W_control_rd_data[3..31]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[0..16]                                                                            ; Lost fanout                                                                                                                                                                                                                    ;
; I2C_AV_Config:avconfig|mI2C_DATA[16..17,19,23]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; I2C_AV_Config:avconfig|I2C_Controller:u0|SD[16..17,19,23]                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[3]                                                                ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[4]                                                                ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[4]                                                                ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[5]                                                                ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[5]                                                                ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[6]                                                                ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[6]                                                                ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[7]                                                                ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[7]                                                                ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[8]                                                                ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[8]                                                                ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[9]                                                                ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[9]                                                                ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[10]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[10]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[11]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[11]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[12]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[12]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[13]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[13]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[14]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[14]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[15]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[15]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[16]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[16]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[17]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[17]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[18]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[18]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[19]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[19]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[20]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[20]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[21]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[21]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[22]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[22]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[23]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[23]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[24]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[24]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[25]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[25]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[26]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[26]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[27]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[27]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[28]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[28]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[29]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[29]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[30]                                                               ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[30]                                                               ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[31]                                                               ;
; adc_dac_controller:adcDacController|note[0][3]                                                                                                                                                                     ; Merged with adc_dac_controller:adcDacController|note[0][2]                                                                                                                                                                     ;
; adc_dac_controller:adcDacController|note[0][4]                                                                                                                                                                     ; Merged with adc_dac_controller:adcDacController|note[0][2]                                                                                                                                                                     ;
; adc_dac_controller:adcDacController|note[0][5]                                                                                                                                                                     ; Merged with adc_dac_controller:adcDacController|note[0][2]                                                                                                                                                                     ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc4[1]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[1]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc6[0]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[1]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc3[1]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[1]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc5[0]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[1]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc6[1]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[1]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc3[0]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[1]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc4[0]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[1]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[0]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[1]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc5[1]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[1]                                                                                                                                             ;
; SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|delayed_unxsync_rxdxx2                                                                                                                              ; Merged with SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|delayed_unxsync_rxdxx1                                                                                                                              ;
; SOPC_File:mainSystem|sdram_0:the_sdram_0|i_addr[0..3,6..10]                                                                                                                                                        ; Merged with SOPC_File:mainSystem|sdram_0:the_sdram_0|i_addr[11]                                                                                                                                                                ;
; SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[0]                                                                                                      ; Merged with SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_addend[1]                                                                                                      ;
; SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_cpu_0_jtag_debug_module_end_xfer                                                                                            ; Merged with SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_reasons_to_wait                                                                                                             ;
; adc_dac_controller:adcDacController|dacDataRightChannelRegister[15]                                                                                                                                                ; Merged with adc_dac_controller:adcDacController|dacDataLeftChannelRegister[15]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|dacDataRightChannelRegister[14]                                                                                                                                                ; Merged with adc_dac_controller:adcDacController|dacDataLeftChannelRegister[14]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|dacDataRightChannelRegister[13]                                                                                                                                                ; Merged with adc_dac_controller:adcDacController|dacDataLeftChannelRegister[13]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|dacDataRightChannelRegister[12]                                                                                                                                                ; Merged with adc_dac_controller:adcDacController|dacDataLeftChannelRegister[12]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|dacDataRightChannelRegister[11]                                                                                                                                                ; Merged with adc_dac_controller:adcDacController|dacDataLeftChannelRegister[11]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|dacDataRightChannelRegister[10]                                                                                                                                                ; Merged with adc_dac_controller:adcDacController|dacDataLeftChannelRegister[10]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|dacDataRightChannelRegister[9]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|dacDataLeftChannelRegister[9]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|dacDataRightChannelRegister[8]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|dacDataLeftChannelRegister[8]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|dacDataRightChannelRegister[7]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|dacDataLeftChannelRegister[7]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|dacDataRightChannelRegister[6]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|dacDataLeftChannelRegister[6]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|dacDataRightChannelRegister[5]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|dacDataLeftChannelRegister[5]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|dacDataRightChannelRegister[4]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|dacDataLeftChannelRegister[4]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|dacDataRightChannelRegister[3]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|dacDataLeftChannelRegister[3]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|dacDataRightChannelRegister[2]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|dacDataLeftChannelRegister[2]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|dacDataRightChannelRegister[1]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|dacDataLeftChannelRegister[1]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|dacDataRightChannelRegister[0]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|dacDataLeftChannelRegister[0]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:adsrGen1|step_divider[5]                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen0|step_divider[5]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:adsrGen2|step_divider[5]                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen0|step_divider[5]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:adsrGen3|step_divider[5]                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen0|step_divider[5]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:adsrGen4|step_divider[5]                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen0|step_divider[5]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:adsrGen5|step_divider[5]                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen0|step_divider[5]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:adsrGen1|step_divider[4]                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen0|step_divider[4]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:adsrGen2|step_divider[4]                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen0|step_divider[4]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:adsrGen3|step_divider[4]                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen0|step_divider[4]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:adsrGen4|step_divider[4]                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen0|step_divider[4]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:adsrGen5|step_divider[4]                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen0|step_divider[4]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:adsrGen1|step_divider[3]                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen0|step_divider[3]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:adsrGen2|step_divider[3]                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen0|step_divider[3]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:adsrGen3|step_divider[3]                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen0|step_divider[3]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:adsrGen4|step_divider[3]                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen0|step_divider[3]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:adsrGen5|step_divider[3]                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen0|step_divider[3]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:adsrGen1|step_divider[2]                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen0|step_divider[2]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:adsrGen2|step_divider[2]                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen0|step_divider[2]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:adsrGen3|step_divider[2]                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen0|step_divider[2]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:adsrGen4|step_divider[2]                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen0|step_divider[2]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:adsrGen5|step_divider[2]                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen0|step_divider[2]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:adsrGen1|step_divider[1]                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen0|step_divider[1]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:adsrGen2|step_divider[1]                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen0|step_divider[1]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:adsrGen3|step_divider[1]                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen0|step_divider[1]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:adsrGen4|step_divider[1]                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen0|step_divider[1]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:adsrGen5|step_divider[1]                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen0|step_divider[1]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:adsrGen1|step_divider[0]                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen0|step_divider[0]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:adsrGen2|step_divider[0]                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen0|step_divider[0]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:adsrGen3|step_divider[0]                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen0|step_divider[0]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:adsrGen4|step_divider[0]                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen0|step_divider[0]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:adsrGen5|step_divider[0]                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen0|step_divider[0]                                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:adsrGen1|step_pulse                                                                                                                                                       ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen0|step_pulse                                                                                                                                                       ;
; adc_dac_controller:adcDacController|adsr:adsrGen2|step_pulse                                                                                                                                                       ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen0|step_pulse                                                                                                                                                       ;
; adc_dac_controller:adcDacController|adsr:adsrGen3|step_pulse                                                                                                                                                       ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen0|step_pulse                                                                                                                                                       ;
; adc_dac_controller:adcDacController|adsr:adsrGen4|step_pulse                                                                                                                                                       ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen0|step_pulse                                                                                                                                                       ;
; adc_dac_controller:adcDacController|adsr:adsrGen5|step_pulse                                                                                                                                                       ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen0|step_pulse                                                                                                                                                       ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc3[31]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[31]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc4[31]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[31]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc5[31]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[31]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc6[31]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[31]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc3[30]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[30]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc4[30]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[30]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc5[30]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[30]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc6[30]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[30]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc3[29]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[29]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc4[29]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[29]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc5[29]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[29]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc6[29]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[29]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc3[28]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[28]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc4[28]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[28]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc5[28]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[28]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc6[28]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[28]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc3[27]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[27]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc4[27]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[27]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc5[27]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[27]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc6[27]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[27]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc3[26]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[26]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc4[26]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[26]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc5[26]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[26]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc6[26]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[26]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc3[25]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[25]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc4[25]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[25]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc5[25]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[25]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc6[25]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[25]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc3[24]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[24]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc4[24]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[24]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc5[24]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[24]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc6[24]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[24]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc3[23]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[23]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc4[23]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[23]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc5[23]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[23]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc6[23]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[23]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc3[22]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[22]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc4[22]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[22]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc5[22]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[22]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc6[22]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[22]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc3[21]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[21]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc4[21]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[21]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc5[21]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[21]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc6[21]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[21]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc3[20]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[20]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc4[20]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[20]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc5[20]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[20]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc6[20]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[20]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc3[19]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[19]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc4[19]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[19]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc5[19]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[19]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc6[19]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[19]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc3[18]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[18]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc4[18]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[18]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc5[18]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[18]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc6[18]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[18]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc3[17]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[17]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc4[17]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[17]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc5[17]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[17]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc6[17]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[17]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc3[16]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[16]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc4[16]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[16]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc5[16]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[16]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc6[16]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[16]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc3[15]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[15]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc4[15]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[15]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc5[15]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[15]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc6[15]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[15]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc3[14]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[14]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc4[14]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[14]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc5[14]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[14]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc6[14]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[14]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc3[13]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[13]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc4[13]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[13]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc5[13]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[13]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc6[13]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[13]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc3[12]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[12]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc4[12]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[12]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc5[12]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[12]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc6[12]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[12]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc3[11]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[11]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc4[11]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[11]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc5[11]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[11]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc6[11]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[11]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc3[10]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[10]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc4[10]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[10]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc5[10]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[10]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc6[10]                                                                                                                                            ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[10]                                                                                                                                            ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc3[9]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[9]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc4[9]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[9]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc5[9]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[9]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc6[9]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[9]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc3[8]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[8]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc4[8]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[8]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc5[8]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[8]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc6[8]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[8]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc3[7]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[7]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc4[7]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[7]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc5[7]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[7]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc6[7]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[7]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc3[6]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[6]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc4[6]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[6]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc5[6]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[6]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc6[6]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[6]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc3[5]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[5]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc4[5]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[5]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc5[5]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[5]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc6[5]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[5]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc3[4]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[4]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc4[4]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[4]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc5[4]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[4]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc6[4]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[4]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc3[3]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[3]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc4[3]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[3]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc5[3]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[3]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc6[3]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[3]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc3[2]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[2]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc4[2]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[2]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc5[2]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[2]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc6[2]                                                                                                                                             ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[2]                                                                                                                                             ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg3[0]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[0]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg4[0]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[0]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg5[0]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[0]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg6[0]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[0]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg3[1]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[1]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg4[1]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[1]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg5[1]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[1]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg6[1]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[1]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg3[2]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[2]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg4[2]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[2]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg5[2]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[2]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg6[2]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[2]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg3[3]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[3]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg4[3]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[3]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg5[3]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[3]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg6[3]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[3]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg3[4]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[4]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg4[4]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[4]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg5[4]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[4]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg6[4]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[4]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg3[5]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[5]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg4[5]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[5]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg5[5]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[5]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg6[5]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[5]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg3[6]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[6]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg4[6]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[6]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg5[6]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[6]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg6[6]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[6]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg3[7]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[7]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg4[7]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[7]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg5[7]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[7]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg6[7]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[7]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg3[8]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[8]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg4[8]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[8]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg5[8]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[8]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg6[8]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[8]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg3[9]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[9]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg4[9]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[9]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg5[9]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[9]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg6[9]                                                                                                                                          ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[9]                                                                                                                                          ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg3[10]                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[10]                                                                                                                                         ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg4[10]                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[10]                                                                                                                                         ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg5[10]                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[10]                                                                                                                                         ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg6[10]                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[10]                                                                                                                                         ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg3[11]                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[11]                                                                                                                                         ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg4[11]                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[11]                                                                                                                                         ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg5[11]                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[11]                                                                                                                                         ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg6[11]                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|lut_addr_reg2[11]                                                                                                                                         ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out3[0]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[0]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out4[0]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[0]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out5[0]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[0]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out6[0]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[0]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out3[1]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[1]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out4[1]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[1]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out5[1]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[1]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out6[1]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[1]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out3[2]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[2]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out4[2]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[2]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out5[2]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[2]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out6[2]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[2]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out3[3]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[3]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out4[3]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[3]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out5[3]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[3]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out6[3]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[3]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out3[5]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[5]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out4[5]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[5]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out5[5]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[5]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out6[5]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[5]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out3[6]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[6]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out4[6]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[6]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out5[6]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[6]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out6[6]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[6]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out3[7]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[7]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out4[7]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[7]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out5[7]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[7]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out6[7]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[7]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out3[9]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[9]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out4[9]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[9]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out5[9]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[9]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out6[9]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[9]                                                                                                                                   ;
; I2C_AV_Config:avconfig|mI2C_DATA[20..21]                                                                                                                                                                           ; Merged with I2C_AV_Config:avconfig|mI2C_DATA[18]                                                                                                                                                                               ;
; I2C_AV_Config:avconfig|I2C_Controller:u0|SD[20..21]                                                                                                                                                                ; Merged with I2C_AV_Config:avconfig|I2C_Controller:u0|SD[18]                                                                                                                                                                    ;
; SOPC_File:mainSystem|sdram_0:the_sdram_0|i_next[2]                                                                                                                                                                 ; Merged with SOPC_File:mainSystem|sdram_0:the_sdram_0|i_next[0]                                                                                                                                                                 ;
; SOPC_File:mainSystem|sdram_0:the_sdram_0|m_next[2,5..6,8]                                                                                                                                                          ; Merged with SOPC_File:mainSystem|sdram_0:the_sdram_0|m_next[1]                                                                                                                                                                 ;
; SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_6                                    ; Merged with SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_6                                                  ;
; SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_5                                    ; Merged with SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_5                                                  ;
; SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_4                                    ; Merged with SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_4                                                  ;
; SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_3                                    ; Merged with SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_3                                                  ;
; SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_2                                    ; Merged with SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_2                                                  ;
; SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_1                                    ; Merged with SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_1                                                  ;
; SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|full_0                                    ; Merged with SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|full_0                                                  ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out3[4]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[4]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out4[4]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[4]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out5[4]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[4]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out6[4]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[4]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out3[8]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[8]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out4[8]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[8]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out5[8]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[8]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out6[8]                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[8]                                                                                                                                   ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out3[10]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[10]                                                                                                                                  ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out4[10]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[10]                                                                                                                                  ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out5[10]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[10]                                                                                                                                  ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out6[10]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[10]                                                                                                                                  ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out3[11]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[11]                                                                                                                                  ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out4[11]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[11]                                                                                                                                  ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out5[11]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[11]                                                                                                                                  ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out6[11]                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[11]                                                                                                                                  ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc2[1]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigger_state                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|internal_cpu_0_instruction_master_dbs_address[0]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|cpu_0_data_master_arbitrator:the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address[0]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|internal_dbrk_break                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|phase_acc1[0]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigbrktype                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; I2C_AV_Config:avconfig|mI2C_DATA[18]                                                                                                                                                                               ; Merged with I2C_AV_Config:avconfig|mI2C_DATA[22]                                                                                                                                                                               ;
; I2C_AV_Config:avconfig|I2C_Controller:u0|SD[18]                                                                                                                                                                    ; Merged with I2C_AV_Config:avconfig|I2C_Controller:u0|SD[22]                                                                                                                                                                    ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize[2] ; Merged with SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|DRsize[1] ;
; SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[1]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_share_counter[1]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[0]                                                                                   ; Lost fanout                                                                                                                                                                                                                    ;
; SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_slavearbiterlockenable                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module                                                      ; Lost fanout                                                                                                                                                                                                                    ;
; SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module                                                             ; Lost fanout                                                                                                                                                                                                                    ;
; SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1                                                                  ; Lost fanout                                                                                                                                                                                                                    ;
; SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_data_master_granted_slave_onchip_memory2_0_s1                                                                         ; Lost fanout                                                                                                                                                                                                                    ;
; SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer                                                                                      ; Lost fanout                                                                                                                                                                                                                    ;
; SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[1]                                                                          ; Lost fanout                                                                                                                                                                                                                    ;
; SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_share_counter[0]                                                                                               ; Lost fanout                                                                                                                                                                                                                    ;
; SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_reg_firsttransfer                                                                                                  ; Lost fanout                                                                                                                                                                                                                    ;
; SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_saved_chosen_master_vector[0..1]                                                                                   ; Lost fanout                                                                                                                                                                                                                    ;
; I2C_AV_Config:avconfig|mSetup_ST~9                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                    ;
; I2C_AV_Config:avconfig|mSetup_ST~10                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                    ;
; adc_dac_controller:adcDacController|adsr:adsrGen2|level[11]                                                                                                                                                        ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[11]                                                                                                                                                        ;
; adc_dac_controller:adcDacController|adsr:adsrGen3|level[11]                                                                                                                                                        ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[11]                                                                                                                                                        ;
; adc_dac_controller:adcDacController|adsr:adsrGen4|level[11]                                                                                                                                                        ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[11]                                                                                                                                                        ;
; adc_dac_controller:adcDacController|adsr:adsrGen5|level[11]                                                                                                                                                        ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[11]                                                                                                                                                        ;
; adc_dac_controller:adcDacController|adsr:adsrGen2|level[10]                                                                                                                                                        ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[10]                                                                                                                                                        ;
; adc_dac_controller:adcDacController|adsr:adsrGen3|level[10]                                                                                                                                                        ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[10]                                                                                                                                                        ;
; adc_dac_controller:adcDacController|adsr:adsrGen4|level[10]                                                                                                                                                        ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[10]                                                                                                                                                        ;
; adc_dac_controller:adcDacController|adsr:adsrGen5|level[10]                                                                                                                                                        ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[10]                                                                                                                                                        ;
; adc_dac_controller:adcDacController|adsr:adsrGen2|level[9]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[9]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen3|level[9]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[9]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen4|level[9]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[9]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen5|level[9]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[9]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen2|level[8]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[8]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen3|level[8]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[8]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen4|level[8]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[8]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen5|level[8]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[8]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen2|level[7]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[7]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen3|level[7]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[7]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen4|level[7]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[7]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen5|level[7]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[7]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen2|level[6]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[6]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen3|level[6]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[6]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen4|level[6]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[6]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen5|level[6]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[6]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen2|level[5]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[5]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen3|level[5]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[5]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen4|level[5]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[5]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen5|level[5]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[5]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen2|level[4]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[4]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen3|level[4]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[4]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen4|level[4]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[4]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen5|level[4]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[4]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen2|level[3]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[3]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen3|level[3]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[3]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen4|level[3]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[3]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen5|level[3]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[3]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen2|level[2]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[2]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen3|level[2]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[2]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen4|level[2]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[2]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen5|level[2]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[2]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen2|level[1]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[1]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen3|level[1]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[1]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen4|level[1]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[1]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen5|level[1]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[1]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen2|level[0]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[0]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen3|level[0]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[0]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen4|level[0]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[0]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen5|level[0]                                                                                                                                                         ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|level[0]                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen2|phase_counter[0]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|phase_counter[0]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|adsr:adsrGen3|phase_counter[0]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|phase_counter[0]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|adsr:adsrGen4|phase_counter[0]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|phase_counter[0]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|adsr:adsrGen5|phase_counter[0]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|phase_counter[0]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|adsr:adsrGen2|phase_counter[7]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|phase_counter[7]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|adsr:adsrGen3|phase_counter[7]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|phase_counter[7]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|adsr:adsrGen4|phase_counter[7]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|phase_counter[7]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|adsr:adsrGen5|phase_counter[7]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|phase_counter[7]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|adsr:adsrGen2|phase_counter[6]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|phase_counter[6]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|adsr:adsrGen3|phase_counter[6]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|phase_counter[6]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|adsr:adsrGen4|phase_counter[6]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|phase_counter[6]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|adsr:adsrGen5|phase_counter[6]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|phase_counter[6]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|adsr:adsrGen2|phase_counter[5]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|phase_counter[5]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|adsr:adsrGen3|phase_counter[5]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|phase_counter[5]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|adsr:adsrGen4|phase_counter[5]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|phase_counter[5]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|adsr:adsrGen5|phase_counter[5]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|phase_counter[5]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|adsr:adsrGen2|phase_counter[4]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|phase_counter[4]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|adsr:adsrGen3|phase_counter[4]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|phase_counter[4]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|adsr:adsrGen4|phase_counter[4]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|phase_counter[4]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|adsr:adsrGen5|phase_counter[4]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|phase_counter[4]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|adsr:adsrGen2|phase_counter[3]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|phase_counter[3]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|adsr:adsrGen3|phase_counter[3]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|phase_counter[3]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|adsr:adsrGen4|phase_counter[3]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|phase_counter[3]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|adsr:adsrGen5|phase_counter[3]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|phase_counter[3]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|adsr:adsrGen2|phase_counter[2]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|phase_counter[2]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|adsr:adsrGen3|phase_counter[2]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|phase_counter[2]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|adsr:adsrGen4|phase_counter[2]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|phase_counter[2]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|adsr:adsrGen5|phase_counter[2]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|phase_counter[2]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|adsr:adsrGen2|phase_counter[1]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|phase_counter[1]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|adsr:adsrGen3|phase_counter[1]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|phase_counter[1]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|adsr:adsrGen4|phase_counter[1]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|phase_counter[1]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|adsr:adsrGen5|phase_counter[1]                                                                                                                                                 ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|phase_counter[1]                                                                                                                                                 ;
; adc_dac_controller:adcDacController|adsr:adsrGen1|state.s_decay                                                                                                                                                    ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|state.s_attack                                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:adsrGen1|state.s_sustain                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|state.s_attack                                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:adsrGen2|state.s_attack                                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|state.s_attack                                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:adsrGen2|state.s_decay                                                                                                                                                    ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|state.s_attack                                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:adsrGen2|state.s_sustain                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|state.s_attack                                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:adsrGen3|state.s_attack                                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|state.s_attack                                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:adsrGen3|state.s_decay                                                                                                                                                    ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|state.s_attack                                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:adsrGen3|state.s_sustain                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|state.s_attack                                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:adsrGen4|state.s_attack                                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|state.s_attack                                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:adsrGen4|state.s_decay                                                                                                                                                    ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|state.s_attack                                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:adsrGen4|state.s_sustain                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|state.s_attack                                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:adsrGen5|state.s_attack                                                                                                                                                   ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|state.s_attack                                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:adsrGen5|state.s_decay                                                                                                                                                    ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|state.s_attack                                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:adsrGen5|state.s_sustain                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|state.s_attack                                                                                                                                                   ;
; adc_dac_controller:adcDacController|adsr:adsrGen2|state.s_release                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|state.s_release                                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:adsrGen3|state.s_release                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|state.s_release                                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:adsrGen4|state.s_release                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|state.s_release                                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:adsrGen5|state.s_release                                                                                                                                                  ; Merged with adc_dac_controller:adcDacController|adsr:adsrGen1|state.s_release                                                                                                                                                  ;
; adc_dac_controller:adcDacController|adsr:adsrGen1|state.s_attack                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; adc_dac_controller:adcDacController|adsr:adsrGen1|state.s_release                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                         ;
; Total Number of Removed Registers = 663                                                                                                                                                                            ;                                                                                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                           ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|d1_reasons_to_wait                                          ; Stuck at GND              ; SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_share_counter[1],                                          ;
;                                                                                                                                         ; due to stuck port data_in ; SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_slavearbiterlockenable,                                        ;
;                                                                                                                                         ;                           ; SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1,             ;
;                                                                                                                                         ;                           ; SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_reg_firsttransfer,                                             ;
;                                                                                                                                         ;                           ; SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_saved_chosen_master_vector[1],                                 ;
;                                                                                                                                         ;                           ; SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_saved_chosen_master_vector[0]                                  ;
; SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[1]        ; Stuck at GND              ; SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module, ;
;                                                                                                                                         ; due to stuck port data_in ; SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer                                  ;
; adc_dac_controller:adcDacController|velocityValue[0][0]                                                                                 ; Stuck at VCC              ; adc_dac_controller:adcDacController|LEDR[0]                                                                                                                    ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                ;
; adc_dac_controller:adcDacController|velocityValue[0][1]                                                                                 ; Stuck at VCC              ; adc_dac_controller:adcDacController|LEDR[1]                                                                                                                    ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                ;
; adc_dac_controller:adcDacController|velocityValue[0][2]                                                                                 ; Stuck at VCC              ; adc_dac_controller:adcDacController|LEDR[2]                                                                                                                    ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                ;
; adc_dac_controller:adcDacController|velocityValue[0][3]                                                                                 ; Stuck at VCC              ; adc_dac_controller:adcDacController|LEDR[3]                                                                                                                    ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                ;
; adc_dac_controller:adcDacController|velocityValue[0][4]                                                                                 ; Stuck at VCC              ; adc_dac_controller:adcDacController|LEDR[4]                                                                                                                    ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                ;
; adc_dac_controller:adcDacController|velocityValue[0][5]                                                                                 ; Stuck at VCC              ; adc_dac_controller:adcDacController|LEDR[5]                                                                                                                    ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                ;
; adc_dac_controller:adcDacController|velocityValue[0][6]                                                                                 ; Stuck at VCC              ; adc_dac_controller:adcDacController|LEDR[6]                                                                                                                    ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                ;
; adc_dac_controller:adcDacController|velocityValue[0][7]                                                                                 ; Stuck at VCC              ; adc_dac_controller:adcDacController|LEDR[7]                                                                                                                    ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                ;
; adc_dac_controller:adcDacController|velocityValue[0][8]                                                                                 ; Stuck at VCC              ; adc_dac_controller:adcDacController|LEDR[8]                                                                                                                    ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                ;
; adc_dac_controller:adcDacController|velocityValue[0][9]                                                                                 ; Stuck at VCC              ; adc_dac_controller:adcDacController|LEDR[9]                                                                                                                    ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                ;
; adc_dac_controller:adcDacController|velocityValue[0][10]                                                                                ; Stuck at VCC              ; adc_dac_controller:adcDacController|LEDR[10]                                                                                                                   ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                ;
; adc_dac_controller:adcDacController|velocityValue[0][11]                                                                                ; Stuck at GND              ; adc_dac_controller:adcDacController|LEDR[11]                                                                                                                   ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                ;
; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_break_pulse ; Stuck at GND              ; SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|internal_dbrk_break                     ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                ;
; I2C_AV_Config:avconfig|mI2C_DATA[23]                                                                                                    ; Stuck at GND              ; I2C_AV_Config:avconfig|I2C_Controller:u0|SD[23]                                                                                                                ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                ;
; I2C_AV_Config:avconfig|mI2C_DATA[19]                                                                                                    ; Stuck at GND              ; I2C_AV_Config:avconfig|I2C_Controller:u0|SD[19]                                                                                                                ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                ;
; I2C_AV_Config:avconfig|mI2C_DATA[17]                                                                                                    ; Stuck at GND              ; I2C_AV_Config:avconfig|I2C_Controller:u0|SD[17]                                                                                                                ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                ;
; I2C_AV_Config:avconfig|mI2C_DATA[16]                                                                                                    ; Stuck at GND              ; I2C_AV_Config:avconfig|I2C_Controller:u0|SD[16]                                                                                                                ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                ;
; SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable      ; Stuck at GND              ; SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[1]                      ;
;                                                                                                                                         ; due to stuck port data_in ;                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                            ;
+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------+------+
; Register Name                                                                     ; Megafunction                                                                 ; Type ;
+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------+------+
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[1]  ; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|Mux22~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[2]  ; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|Mux22~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[3]  ; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|Mux22~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[4]  ; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|Mux22~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[5]  ; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|Mux22~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[6]  ; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|Mux22~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[7]  ; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|Mux22~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[8]  ; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|Mux22~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[9]  ; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|Mux22~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[10] ; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|Mux22~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[11] ; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|Mux22~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out2[0]  ; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|Mux22~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out1[1]  ; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out1[2]  ; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out1[3]  ; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out1[4]  ; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out1[5]  ; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out1[6]  ; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out1[7]  ; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out1[8]  ; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out1[9]  ; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out1[10] ; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out1[11] ; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|Mux10~0 ; ROM  ;
; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|sin_out1[0]  ; adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|Mux10~0 ; ROM  ;
+-----------------------------------------------------------------------------------+------------------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|internal_d_byteenable[1]                                                                                                                                                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[2]                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|E_src2[14]                                                                                                                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|E_src1[27]                                                                                                                                                                          ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|E_src1[8]                                                                                                                                                                           ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|E_shift_rot_result[24]                                                                                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|D_iw[17]                                                                                                                                                                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|LRCounter[0]                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|av_ld_byte0_data[0]                                                                                                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|av_ld_byte1_data[1]                                                                                                                                                                 ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|F_pc[7]                                                                                                                                                                             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|bitClockCounter[6]                                                                                                                                                                   ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|W_alu_result[22]                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                             ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|E_src2[21]                                                                                                                                                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|W_control_rd_data[1]                                                                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0:the_sdram_0|i_refs[2]                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]                                                                                            ;
; 4:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[19]                                                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen3|phase_counter[0]                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen1|phase_counter[2]                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen2|phase_counter[0]                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen5|phase_counter[0]                                                                                                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen4|phase_counter[6]                                                                                                                                                       ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|char_lcd_control_slave_arbitrator:the_char_lcd_control_slave|char_lcd_control_slave_wait_counter[0]                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|d_writedata[26]                                                                                                                                                                     ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[0]                                                                                   ;
; 5:1                ; 7 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|W_alu_result[30]                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[33] ;
; 6:1                ; 14 bits   ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[3]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[17] ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[6]                                                                                            ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0:the_sdram_0|i_count[2]                                                                                                                                                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|internal_d_byteenable[2]                                                                                                                                                            ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0:the_sdram_0|i_state[0]                                                                                                                                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[13]                                                                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; Yes        ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen0|phase_counter[6]                                                                                                                                                       ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                             ;
; 258:1              ; 4 bits    ; 688 LEs       ; 4 LEs                ; 684 LEs                ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0:the_sdram_0|m_dqm[0]                                                                                                                                                                        ;
; 260:1              ; 4 bits    ; 692 LEs       ; 8 LEs                ; 684 LEs                ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0:the_sdram_0|m_addr[10]                                                                                                                                                                      ;
; 261:1              ; 2 bits    ; 348 LEs       ; 4 LEs                ; 344 LEs                ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0:the_sdram_0|m_addr[4]                                                                                                                                                                       ;
; 261:1              ; 6 bits    ; 1044 LEs      ; 18 LEs               ; 1026 LEs               ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0:the_sdram_0|m_addr[0]                                                                                                                                                                       ;
; 517:1              ; 2 bits    ; 688 LEs       ; 26 LEs               ; 662 LEs                ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0:the_sdram_0|m_state[8]                                                                                                                                                                      ;
; 519:1              ; 8 bits    ; 2768 LEs      ; 0 LEs                ; 2768 LEs               ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0:the_sdram_0|active_addr[2]                                                                                                                                                                  ;
; 518:1              ; 2 bits    ; 690 LEs       ; 54 LEs               ; 636 LEs                ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0:the_sdram_0|m_state[6]                                                                                                                                                                      ;
; 266:1              ; 33 bits   ; 5841 LEs      ; 0 LEs                ; 5841 LEs               ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0:the_sdram_0|active_addr[10]                                                                                                                                                                 ;
; 521:1              ; 2 bits    ; 694 LEs       ; 12 LEs               ; 682 LEs                ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0:the_sdram_0|m_state[3]                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|F_pc[11]                                                                                                                                                                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|index[1]                                                                                                                                                                             ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0:the_sdram_0|i_cmd[0]                                                                                                                                                                        ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen3|level[11]                                                                                                                                                              ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen1|level[2]                                                                                                                                                               ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen2|level[10]                                                                                                                                                              ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen5|level[3]                                                                                                                                                               ;
; 4:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen4|level[4]                                                                                                                                                               ;
; 5:1                ; 12 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen0|level[1]                                                                                                                                                               ;
; 259:1              ; 16 bits   ; 2752 LEs      ; 32 LEs               ; 2720 LEs               ; Yes        ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0:the_sdram_0|m_data[9]                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|E_logic_result[19]                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0:the_sdram_0|module_input1[17]                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter_next_value[0]                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_share_counter_next_value[1]                                                                                          ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|W_rf_wr_data[10]                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|W_rf_wr_data[2]                                                                                                                                                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[1]                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1|A_WE_StdLogicVector                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1|A_WE_StdLogicVector                             ;
; 3:1                ; 23 bits   ; 46 LEs        ; 46 LEs               ; 0 LEs                  ; No         ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|waveform[0][3]                                                                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE1_Audio_AdcDac|SOPC_File:mainSystem|cpu_0:the_cpu_0|D_dst_regnum[4]                                                                                                                                                                     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen0|state                                                                                                                                                                  ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |DE1_Audio_AdcDac|adc_dac_controller:adcDacController|adsr:adsrGen0|state                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for SOPC_File:mainSystem|altpll_0:the_altpll_0 ;
+----------------+-------+------+-----------------------------------+
; Assignment     ; Value ; From ; To                                ;
+----------------+-------+------+-----------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                        ;
+----------------+-------+------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_File:mainSystem|altpll_0:the_altpll_0|altpll_0_stdsync_sv6:stdsync2|altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                           ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                            ;
+---------------------------------+-------+------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_vaf1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_0bf1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                  ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                   ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_File:mainSystem|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                           ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                            ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Source assignments for SOPC_File:mainSystem|sdram_0:the_sdram_0 ;
+----------------------+-------+------+---------------------------+
; Assignment           ; Value ; From ; To                        ;
+----------------------+-------+------+---------------------------+
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[15]               ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[14]               ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[13]               ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[12]               ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[11]               ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[10]               ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[9]                ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[8]                ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[7]                ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[6]                ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[5]                ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[4]                ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[3]                ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[2]                ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[1]                ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[0]                ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[3]                  ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[2]                  ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[1]                  ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[0]                  ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_bank[1]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_bank[0]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[11]                ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[10]                ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[9]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[8]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[7]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[6]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[5]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[4]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[3]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[2]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[1]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[0]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[15]                ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[14]                ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[13]                ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[12]                ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[11]                ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[10]                ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[9]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[8]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[7]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[6]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[5]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[4]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[3]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[2]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[1]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[0]                 ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_dqm[1]                  ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_dqm[0]                  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[15]~reg0          ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[14]~reg0          ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[13]~reg0          ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[12]~reg0          ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[11]~reg0          ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[10]~reg0          ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[9]~reg0           ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[8]~reg0           ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[7]~reg0           ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[6]~reg0           ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[5]~reg0           ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[4]~reg0           ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[3]~reg0           ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[2]~reg0           ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[1]~reg0           ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[0]~reg0           ;
+----------------------+-------+------+---------------------------+


+---------------------------------------------------------------+
; Source assignments for SOPC_File:mainSystem|uart_0:the_uart_0 ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                ;
+-----------------------------+-------+------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SOPC_File:mainSystem|SOPC_File_reset_clk_0_domain_synch_module:SOPC_File_reset_clk_0_domain_synch ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                         ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|altsyncram:Mux22_rtl_0|altsyncram_4k01:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|altsyncram:Mux10_rtl_1|altsyncram_5k01:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_File:mainSystem|altpll_0:the_altpll_0|altpll:sd1 ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; normal            ; Untyped                                        ;
; PLL_TYPE                      ; AUTO              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                 ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; -167              ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                        ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                                        ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a ;
+----------------+--------------------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                           ;
+----------------+--------------------+------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_rf_ram_a.mif ; String                                                                                         ;
+----------------+--------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                               ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                     ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                     ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                            ;
; INIT_FILE                          ; cpu_0_rf_ram_a.mif   ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_vaf1      ; Untyped                                                                                            ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b ;
+----------------+--------------------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                           ;
+----------------+--------------------+------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_rf_ram_b.mif ; String                                                                                         ;
+----------------+--------------------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                               ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                     ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                     ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                            ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                     ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                     ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                            ;
; INIT_FILE                          ; cpu_0_rf_ram_b.mif   ; Untyped                                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_0bf1      ; Untyped                                                                                            ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component ;
+----------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                             ; Type                                                                                                                                                                                      ;
+----------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_ociram_default_contents.mif ; String                                                                                                                                                                                    ;
+----------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                                                                                                                                                            ;
+------------------------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                                                                                                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                                                                                                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                                                                                                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                                                                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                                                                                                                                                                  ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                                                                                                                                                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                   ; Untyped                                                                                                                                                                                         ;
; WIDTH_A                            ; 32                                ; Signed Integer                                                                                                                                                                                  ;
; WIDTHAD_A                          ; 8                                 ; Signed Integer                                                                                                                                                                                  ;
; NUMWORDS_A                         ; 256                               ; Signed Integer                                                                                                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                                                                                                                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                                                                                                                                                                         ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                                                                                                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                                         ;
; WIDTH_B                            ; 32                                ; Signed Integer                                                                                                                                                                                  ;
; WIDTHAD_B                          ; 8                                 ; Signed Integer                                                                                                                                                                                  ;
; NUMWORDS_B                         ; 256                               ; Signed Integer                                                                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                                                                                                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                                                                                                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                                                                                                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                                                                                                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                                                                                                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                                                                                                                                                                         ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                                                                                                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                                         ;
; WIDTH_BYTEENA_A                    ; 4                                 ; Signed Integer                                                                                                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                                                                                                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                                                                                                                                                                         ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                          ; Untyped                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                                                                                                         ;
; INIT_FILE                          ; cpu_0_ociram_default_contents.mif ; Untyped                                                                                                                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                                                                                                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                            ; Untyped                                                                                                                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                            ; Untyped                                                                                                                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                                                                                                         ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                                                                                                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                                                                                                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone II                        ; Untyped                                                                                                                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_c572                   ; Untyped                                                                                                                                                                                         ;
+------------------------------------+-----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ;       ; String                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                          ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                                          ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                                                   ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                                                   ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                                                   ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                                                   ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                          ;
; INIT_FILE                          ;                      ; Untyped                                                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_e502      ; Untyped                                                                                                                                                                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                      ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                            ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                            ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                            ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                            ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                    ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                            ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                            ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                    ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                            ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                    ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                    ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                             ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                   ;
; lpm_width               ; 8           ; Signed Integer                                                                                                   ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                   ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                          ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                             ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                       ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                     ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                     ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                   ;
; lpm_width               ; 8           ; Signed Integer                                                                                                   ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                   ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                   ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                          ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                          ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                          ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                          ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                          ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                          ;
; USE_EAB                 ; ON          ; Untyped                                                                                                          ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                          ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                                                                                          ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                          ;
; CBXI_PARAMETER          ; scfifo_1n21 ; Untyped                                                                                                          ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic ;
+-------------------------+----------------------------------+----------------------------------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                                             ;
+-------------------------+----------------------------------+----------------------------------------------------------------------------------+
; INSTANCE_ID             ; 0                                ; Signed Integer                                                                   ;
; SLD_NODE_INFO           ; 00001100000000000110111000000000 ; Unsigned Binary                                                                  ;
; SLD_AUTO_INSTANCE_INDEX ; YES                              ; String                                                                           ;
; LOG2_TXFIFO_DEPTH       ; 6                                ; Signed Integer                                                                   ;
; LOG2_RXFIFO_DEPTH       ; 6                                ; Signed Integer                                                                   ;
; RESERVED                ; 0                                ; Signed Integer                                                                   ;
; DATA_WIDTH              ; 8                                ; Signed Integer                                                                   ;
; NODE_IR_WIDTH           ; 1                                ; Signed Integer                                                                   ;
; SCAN_LENGTH             ; 11                               ; Signed Integer                                                                   ;
+-------------------------+----------------------------------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_File:mainSystem|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                  ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                        ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                        ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                               ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                               ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                               ;
; INIT_FILE                          ; onchip_memory2_0.hex ; Untyped                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                               ;
; MAXIMUM_DEPTH                      ; 2048                 ; Signed Integer                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                               ;
; CBXI_PARAMETER                     ; altsyncram_u3c1      ; Untyped                                                               ;
+------------------------------------+----------------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_AV_Config:avconfig ;
+----------------+----------+-----------------------------------------+
; Parameter Name ; Value    ; Type                                    ;
+----------------+----------+-----------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                          ;
; I2C_Freq       ; 20000    ; Signed Integer                          ;
; LUT_SIZE       ; 51       ; Signed Integer                          ;
; Dummy_DATA     ; 0        ; Signed Integer                          ;
; SET_LIN_L      ; 1        ; Signed Integer                          ;
; SET_LIN_R      ; 2        ; Signed Integer                          ;
; SET_HEAD_L     ; 3        ; Signed Integer                          ;
; SET_HEAD_R     ; 4        ; Signed Integer                          ;
; A_PATH_CTRL    ; 5        ; Signed Integer                          ;
; D_PATH_CTRL    ; 6        ; Signed Integer                          ;
; POWER_ON       ; 7        ; Signed Integer                          ;
; SET_FORMAT     ; 8        ; Signed Integer                          ;
; SAMPLE_CTRL    ; 9        ; Signed Integer                          ;
; SET_ACTIVE     ; 10       ; Signed Integer                          ;
; SET_VIDEO      ; 11       ; Signed Integer                          ;
+----------------+----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audioPLL:audioPllClockGen|altpll:altpll_component ;
+-------------------------------+----------------------------+-----------------------------------+
; Parameter Name                ; Value                      ; Type                              ;
+-------------------------------+----------------------------+-----------------------------------+
; OPERATION_MODE                ; NORMAL                     ; Untyped                           ;
; PLL_TYPE                      ; AUTO                       ; Untyped                           ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=audioPLL ; Untyped                           ;
; QUALIFY_CONF_DONE             ; OFF                        ; Untyped                           ;
; COMPENSATE_CLOCK              ; CLK0                       ; Untyped                           ;
; SCAN_CHAIN                    ; LONG                       ; Untyped                           ;
; PRIMARY_CLOCK                 ; INCLK0                     ; Untyped                           ;
; INCLK0_INPUT_FREQUENCY        ; 37037                      ; Signed Integer                    ;
; INCLK1_INPUT_FREQUENCY        ; 0                          ; Untyped                           ;
; GATE_LOCK_SIGNAL              ; NO                         ; Untyped                           ;
; GATE_LOCK_COUNTER             ; 0                          ; Untyped                           ;
; LOCK_HIGH                     ; 1                          ; Untyped                           ;
; LOCK_LOW                      ; 1                          ; Untyped                           ;
; VALID_LOCK_MULTIPLIER         ; 1                          ; Untyped                           ;
; INVALID_LOCK_MULTIPLIER       ; 5                          ; Untyped                           ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                        ; Untyped                           ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                        ; Untyped                           ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                        ; Untyped                           ;
; SKIP_VCO                      ; OFF                        ; Untyped                           ;
; SWITCH_OVER_COUNTER           ; 0                          ; Untyped                           ;
; SWITCH_OVER_TYPE              ; AUTO                       ; Untyped                           ;
; FEEDBACK_SOURCE               ; EXTCLK0                    ; Untyped                           ;
; BANDWIDTH                     ; 0                          ; Untyped                           ;
; BANDWIDTH_TYPE                ; AUTO                       ; Untyped                           ;
; SPREAD_FREQUENCY              ; 0                          ; Untyped                           ;
; DOWN_SPREAD                   ; 0                          ; Untyped                           ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                        ; Untyped                           ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                        ; Untyped                           ;
; CLK9_MULTIPLY_BY              ; 0                          ; Untyped                           ;
; CLK8_MULTIPLY_BY              ; 0                          ; Untyped                           ;
; CLK7_MULTIPLY_BY              ; 0                          ; Untyped                           ;
; CLK6_MULTIPLY_BY              ; 0                          ; Untyped                           ;
; CLK5_MULTIPLY_BY              ; 1                          ; Untyped                           ;
; CLK4_MULTIPLY_BY              ; 1                          ; Untyped                           ;
; CLK3_MULTIPLY_BY              ; 1                          ; Untyped                           ;
; CLK2_MULTIPLY_BY              ; 1                          ; Untyped                           ;
; CLK1_MULTIPLY_BY              ; 1                          ; Untyped                           ;
; CLK0_MULTIPLY_BY              ; 2                          ; Signed Integer                    ;
; CLK9_DIVIDE_BY                ; 0                          ; Untyped                           ;
; CLK8_DIVIDE_BY                ; 0                          ; Untyped                           ;
; CLK7_DIVIDE_BY                ; 0                          ; Untyped                           ;
; CLK6_DIVIDE_BY                ; 0                          ; Untyped                           ;
; CLK5_DIVIDE_BY                ; 1                          ; Untyped                           ;
; CLK4_DIVIDE_BY                ; 1                          ; Untyped                           ;
; CLK3_DIVIDE_BY                ; 1                          ; Untyped                           ;
; CLK2_DIVIDE_BY                ; 1                          ; Untyped                           ;
; CLK1_DIVIDE_BY                ; 1                          ; Untyped                           ;
; CLK0_DIVIDE_BY                ; 3                          ; Signed Integer                    ;
; CLK9_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK8_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK7_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK6_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK5_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK4_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK3_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK2_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK1_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK0_PHASE_SHIFT              ; 0                          ; Untyped                           ;
; CLK5_TIME_DELAY               ; 0                          ; Untyped                           ;
; CLK4_TIME_DELAY               ; 0                          ; Untyped                           ;
; CLK3_TIME_DELAY               ; 0                          ; Untyped                           ;
; CLK2_TIME_DELAY               ; 0                          ; Untyped                           ;
; CLK1_TIME_DELAY               ; 0                          ; Untyped                           ;
; CLK0_TIME_DELAY               ; 0                          ; Untyped                           ;
; CLK9_DUTY_CYCLE               ; 50                         ; Untyped                           ;
; CLK8_DUTY_CYCLE               ; 50                         ; Untyped                           ;
; CLK7_DUTY_CYCLE               ; 50                         ; Untyped                           ;
; CLK6_DUTY_CYCLE               ; 50                         ; Untyped                           ;
; CLK5_DUTY_CYCLE               ; 50                         ; Untyped                           ;
; CLK4_DUTY_CYCLE               ; 50                         ; Untyped                           ;
; CLK3_DUTY_CYCLE               ; 50                         ; Untyped                           ;
; CLK2_DUTY_CYCLE               ; 50                         ; Untyped                           ;
; CLK1_DUTY_CYCLE               ; 50                         ; Untyped                           ;
; CLK0_DUTY_CYCLE               ; 50                         ; Signed Integer                    ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                        ; Untyped                           ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                        ; Untyped                           ;
; LOCK_WINDOW_UI                ;  0.05                      ; Untyped                           ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                     ; Untyped                           ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                     ; Untyped                           ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                     ; Untyped                           ;
; DPA_MULTIPLY_BY               ; 0                          ; Untyped                           ;
; DPA_DIVIDE_BY                 ; 1                          ; Untyped                           ;
; DPA_DIVIDER                   ; 0                          ; Untyped                           ;
; EXTCLK3_MULTIPLY_BY           ; 1                          ; Untyped                           ;
; EXTCLK2_MULTIPLY_BY           ; 1                          ; Untyped                           ;
; EXTCLK1_MULTIPLY_BY           ; 1                          ; Untyped                           ;
; EXTCLK0_MULTIPLY_BY           ; 1                          ; Untyped                           ;
; EXTCLK3_DIVIDE_BY             ; 1                          ; Untyped                           ;
; EXTCLK2_DIVIDE_BY             ; 1                          ; Untyped                           ;
; EXTCLK1_DIVIDE_BY             ; 1                          ; Untyped                           ;
; EXTCLK0_DIVIDE_BY             ; 1                          ; Untyped                           ;
; EXTCLK3_PHASE_SHIFT           ; 0                          ; Untyped                           ;
; EXTCLK2_PHASE_SHIFT           ; 0                          ; Untyped                           ;
; EXTCLK1_PHASE_SHIFT           ; 0                          ; Untyped                           ;
; EXTCLK0_PHASE_SHIFT           ; 0                          ; Untyped                           ;
; EXTCLK3_TIME_DELAY            ; 0                          ; Untyped                           ;
; EXTCLK2_TIME_DELAY            ; 0                          ; Untyped                           ;
; EXTCLK1_TIME_DELAY            ; 0                          ; Untyped                           ;
; EXTCLK0_TIME_DELAY            ; 0                          ; Untyped                           ;
; EXTCLK3_DUTY_CYCLE            ; 50                         ; Untyped                           ;
; EXTCLK2_DUTY_CYCLE            ; 50                         ; Untyped                           ;
; EXTCLK1_DUTY_CYCLE            ; 50                         ; Untyped                           ;
; EXTCLK0_DUTY_CYCLE            ; 50                         ; Untyped                           ;
; VCO_MULTIPLY_BY               ; 0                          ; Untyped                           ;
; VCO_DIVIDE_BY                 ; 0                          ; Untyped                           ;
; SCLKOUT0_PHASE_SHIFT          ; 0                          ; Untyped                           ;
; SCLKOUT1_PHASE_SHIFT          ; 0                          ; Untyped                           ;
; VCO_MIN                       ; 0                          ; Untyped                           ;
; VCO_MAX                       ; 0                          ; Untyped                           ;
; VCO_CENTER                    ; 0                          ; Untyped                           ;
; PFD_MIN                       ; 0                          ; Untyped                           ;
; PFD_MAX                       ; 0                          ; Untyped                           ;
; M_INITIAL                     ; 0                          ; Untyped                           ;
; M                             ; 0                          ; Untyped                           ;
; N                             ; 1                          ; Untyped                           ;
; M2                            ; 1                          ; Untyped                           ;
; N2                            ; 1                          ; Untyped                           ;
; SS                            ; 1                          ; Untyped                           ;
; C0_HIGH                       ; 0                          ; Untyped                           ;
; C1_HIGH                       ; 0                          ; Untyped                           ;
; C2_HIGH                       ; 0                          ; Untyped                           ;
; C3_HIGH                       ; 0                          ; Untyped                           ;
; C4_HIGH                       ; 0                          ; Untyped                           ;
; C5_HIGH                       ; 0                          ; Untyped                           ;
; C6_HIGH                       ; 0                          ; Untyped                           ;
; C7_HIGH                       ; 0                          ; Untyped                           ;
; C8_HIGH                       ; 0                          ; Untyped                           ;
; C9_HIGH                       ; 0                          ; Untyped                           ;
; C0_LOW                        ; 0                          ; Untyped                           ;
; C1_LOW                        ; 0                          ; Untyped                           ;
; C2_LOW                        ; 0                          ; Untyped                           ;
; C3_LOW                        ; 0                          ; Untyped                           ;
; C4_LOW                        ; 0                          ; Untyped                           ;
; C5_LOW                        ; 0                          ; Untyped                           ;
; C6_LOW                        ; 0                          ; Untyped                           ;
; C7_LOW                        ; 0                          ; Untyped                           ;
; C8_LOW                        ; 0                          ; Untyped                           ;
; C9_LOW                        ; 0                          ; Untyped                           ;
; C0_INITIAL                    ; 0                          ; Untyped                           ;
; C1_INITIAL                    ; 0                          ; Untyped                           ;
; C2_INITIAL                    ; 0                          ; Untyped                           ;
; C3_INITIAL                    ; 0                          ; Untyped                           ;
; C4_INITIAL                    ; 0                          ; Untyped                           ;
; C5_INITIAL                    ; 0                          ; Untyped                           ;
; C6_INITIAL                    ; 0                          ; Untyped                           ;
; C7_INITIAL                    ; 0                          ; Untyped                           ;
; C8_INITIAL                    ; 0                          ; Untyped                           ;
; C9_INITIAL                    ; 0                          ; Untyped                           ;
; C0_MODE                       ; BYPASS                     ; Untyped                           ;
; C1_MODE                       ; BYPASS                     ; Untyped                           ;
; C2_MODE                       ; BYPASS                     ; Untyped                           ;
; C3_MODE                       ; BYPASS                     ; Untyped                           ;
; C4_MODE                       ; BYPASS                     ; Untyped                           ;
; C5_MODE                       ; BYPASS                     ; Untyped                           ;
; C6_MODE                       ; BYPASS                     ; Untyped                           ;
; C7_MODE                       ; BYPASS                     ; Untyped                           ;
; C8_MODE                       ; BYPASS                     ; Untyped                           ;
; C9_MODE                       ; BYPASS                     ; Untyped                           ;
; C0_PH                         ; 0                          ; Untyped                           ;
; C1_PH                         ; 0                          ; Untyped                           ;
; C2_PH                         ; 0                          ; Untyped                           ;
; C3_PH                         ; 0                          ; Untyped                           ;
; C4_PH                         ; 0                          ; Untyped                           ;
; C5_PH                         ; 0                          ; Untyped                           ;
; C6_PH                         ; 0                          ; Untyped                           ;
; C7_PH                         ; 0                          ; Untyped                           ;
; C8_PH                         ; 0                          ; Untyped                           ;
; C9_PH                         ; 0                          ; Untyped                           ;
; L0_HIGH                       ; 1                          ; Untyped                           ;
; L1_HIGH                       ; 1                          ; Untyped                           ;
; G0_HIGH                       ; 1                          ; Untyped                           ;
; G1_HIGH                       ; 1                          ; Untyped                           ;
; G2_HIGH                       ; 1                          ; Untyped                           ;
; G3_HIGH                       ; 1                          ; Untyped                           ;
; E0_HIGH                       ; 1                          ; Untyped                           ;
; E1_HIGH                       ; 1                          ; Untyped                           ;
; E2_HIGH                       ; 1                          ; Untyped                           ;
; E3_HIGH                       ; 1                          ; Untyped                           ;
; L0_LOW                        ; 1                          ; Untyped                           ;
; L1_LOW                        ; 1                          ; Untyped                           ;
; G0_LOW                        ; 1                          ; Untyped                           ;
; G1_LOW                        ; 1                          ; Untyped                           ;
; G2_LOW                        ; 1                          ; Untyped                           ;
; G3_LOW                        ; 1                          ; Untyped                           ;
; E0_LOW                        ; 1                          ; Untyped                           ;
; E1_LOW                        ; 1                          ; Untyped                           ;
; E2_LOW                        ; 1                          ; Untyped                           ;
; E3_LOW                        ; 1                          ; Untyped                           ;
; L0_INITIAL                    ; 1                          ; Untyped                           ;
; L1_INITIAL                    ; 1                          ; Untyped                           ;
; G0_INITIAL                    ; 1                          ; Untyped                           ;
; G1_INITIAL                    ; 1                          ; Untyped                           ;
; G2_INITIAL                    ; 1                          ; Untyped                           ;
; G3_INITIAL                    ; 1                          ; Untyped                           ;
; E0_INITIAL                    ; 1                          ; Untyped                           ;
; E1_INITIAL                    ; 1                          ; Untyped                           ;
; E2_INITIAL                    ; 1                          ; Untyped                           ;
; E3_INITIAL                    ; 1                          ; Untyped                           ;
; L0_MODE                       ; BYPASS                     ; Untyped                           ;
; L1_MODE                       ; BYPASS                     ; Untyped                           ;
; G0_MODE                       ; BYPASS                     ; Untyped                           ;
; G1_MODE                       ; BYPASS                     ; Untyped                           ;
; G2_MODE                       ; BYPASS                     ; Untyped                           ;
; G3_MODE                       ; BYPASS                     ; Untyped                           ;
; E0_MODE                       ; BYPASS                     ; Untyped                           ;
; E1_MODE                       ; BYPASS                     ; Untyped                           ;
; E2_MODE                       ; BYPASS                     ; Untyped                           ;
; E3_MODE                       ; BYPASS                     ; Untyped                           ;
; L0_PH                         ; 0                          ; Untyped                           ;
; L1_PH                         ; 0                          ; Untyped                           ;
; G0_PH                         ; 0                          ; Untyped                           ;
; G1_PH                         ; 0                          ; Untyped                           ;
; G2_PH                         ; 0                          ; Untyped                           ;
; G3_PH                         ; 0                          ; Untyped                           ;
; E0_PH                         ; 0                          ; Untyped                           ;
; E1_PH                         ; 0                          ; Untyped                           ;
; E2_PH                         ; 0                          ; Untyped                           ;
; E3_PH                         ; 0                          ; Untyped                           ;
; M_PH                          ; 0                          ; Untyped                           ;
; C1_USE_CASC_IN                ; OFF                        ; Untyped                           ;
; C2_USE_CASC_IN                ; OFF                        ; Untyped                           ;
; C3_USE_CASC_IN                ; OFF                        ; Untyped                           ;
; C4_USE_CASC_IN                ; OFF                        ; Untyped                           ;
; C5_USE_CASC_IN                ; OFF                        ; Untyped                           ;
; C6_USE_CASC_IN                ; OFF                        ; Untyped                           ;
; C7_USE_CASC_IN                ; OFF                        ; Untyped                           ;
; C8_USE_CASC_IN                ; OFF                        ; Untyped                           ;
; C9_USE_CASC_IN                ; OFF                        ; Untyped                           ;
; CLK0_COUNTER                  ; G0                         ; Untyped                           ;
; CLK1_COUNTER                  ; G0                         ; Untyped                           ;
; CLK2_COUNTER                  ; G0                         ; Untyped                           ;
; CLK3_COUNTER                  ; G0                         ; Untyped                           ;
; CLK4_COUNTER                  ; G0                         ; Untyped                           ;
; CLK5_COUNTER                  ; G0                         ; Untyped                           ;
; CLK6_COUNTER                  ; E0                         ; Untyped                           ;
; CLK7_COUNTER                  ; E1                         ; Untyped                           ;
; CLK8_COUNTER                  ; E2                         ; Untyped                           ;
; CLK9_COUNTER                  ; E3                         ; Untyped                           ;
; L0_TIME_DELAY                 ; 0                          ; Untyped                           ;
; L1_TIME_DELAY                 ; 0                          ; Untyped                           ;
; G0_TIME_DELAY                 ; 0                          ; Untyped                           ;
; G1_TIME_DELAY                 ; 0                          ; Untyped                           ;
; G2_TIME_DELAY                 ; 0                          ; Untyped                           ;
; G3_TIME_DELAY                 ; 0                          ; Untyped                           ;
; E0_TIME_DELAY                 ; 0                          ; Untyped                           ;
; E1_TIME_DELAY                 ; 0                          ; Untyped                           ;
; E2_TIME_DELAY                 ; 0                          ; Untyped                           ;
; E3_TIME_DELAY                 ; 0                          ; Untyped                           ;
; M_TIME_DELAY                  ; 0                          ; Untyped                           ;
; N_TIME_DELAY                  ; 0                          ; Untyped                           ;
; EXTCLK3_COUNTER               ; E3                         ; Untyped                           ;
; EXTCLK2_COUNTER               ; E2                         ; Untyped                           ;
; EXTCLK1_COUNTER               ; E1                         ; Untyped                           ;
; EXTCLK0_COUNTER               ; E0                         ; Untyped                           ;
; ENABLE0_COUNTER               ; L0                         ; Untyped                           ;
; ENABLE1_COUNTER               ; L0                         ; Untyped                           ;
; CHARGE_PUMP_CURRENT           ; 2                          ; Untyped                           ;
; LOOP_FILTER_R                 ;  1.000000                  ; Untyped                           ;
; LOOP_FILTER_C                 ; 5                          ; Untyped                           ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                       ; Untyped                           ;
; LOOP_FILTER_R_BITS            ; 9999                       ; Untyped                           ;
; LOOP_FILTER_C_BITS            ; 9999                       ; Untyped                           ;
; VCO_POST_SCALE                ; 0                          ; Untyped                           ;
; CLK2_OUTPUT_FREQUENCY         ; 0                          ; Untyped                           ;
; CLK1_OUTPUT_FREQUENCY         ; 0                          ; Untyped                           ;
; CLK0_OUTPUT_FREQUENCY         ; 0                          ; Untyped                           ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II                 ; Untyped                           ;
; PORT_CLKENA0                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLKENA1                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLKENA2                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLKENA3                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLKENA4                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLKENA5                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_EXTCLK0                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_EXTCLK1                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_EXTCLK2                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_EXTCLK3                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLKBAD0                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLKBAD1                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLK0                     ; PORT_USED                  ; Untyped                           ;
; PORT_CLK1                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLK2                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLK3                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLK4                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLK5                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLK6                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLK7                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLK8                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLK9                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_SCANDATA                 ; PORT_UNUSED                ; Untyped                           ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                ; Untyped                           ;
; PORT_SCANDONE                 ; PORT_UNUSED                ; Untyped                           ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLKLOSS                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_INCLK1                   ; PORT_UNUSED                ; Untyped                           ;
; PORT_INCLK0                   ; PORT_USED                  ; Untyped                           ;
; PORT_FBIN                     ; PORT_UNUSED                ; Untyped                           ;
; PORT_PLLENA                   ; PORT_UNUSED                ; Untyped                           ;
; PORT_CLKSWITCH                ; PORT_UNUSED                ; Untyped                           ;
; PORT_ARESET                   ; PORT_USED                  ; Untyped                           ;
; PORT_PFDENA                   ; PORT_UNUSED                ; Untyped                           ;
; PORT_SCANCLK                  ; PORT_UNUSED                ; Untyped                           ;
; PORT_SCANACLR                 ; PORT_UNUSED                ; Untyped                           ;
; PORT_SCANREAD                 ; PORT_UNUSED                ; Untyped                           ;
; PORT_SCANWRITE                ; PORT_UNUSED                ; Untyped                           ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_LOCKED                   ; PORT_UNUSED                ; Untyped                           ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                ; Untyped                           ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_PHASEDONE                ; PORT_UNUSED                ; Untyped                           ;
; PORT_PHASESTEP                ; PORT_UNUSED                ; Untyped                           ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                ; Untyped                           ;
; PORT_SCANCLKENA               ; PORT_UNUSED                ; Untyped                           ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                ; Untyped                           ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY          ; Untyped                           ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY          ; Untyped                           ;
; M_TEST_SOURCE                 ; 5                          ; Untyped                           ;
; C0_TEST_SOURCE                ; 5                          ; Untyped                           ;
; C1_TEST_SOURCE                ; 5                          ; Untyped                           ;
; C2_TEST_SOURCE                ; 5                          ; Untyped                           ;
; C3_TEST_SOURCE                ; 5                          ; Untyped                           ;
; C4_TEST_SOURCE                ; 5                          ; Untyped                           ;
; C5_TEST_SOURCE                ; 5                          ; Untyped                           ;
; C6_TEST_SOURCE                ; 5                          ; Untyped                           ;
; C7_TEST_SOURCE                ; 5                          ; Untyped                           ;
; C8_TEST_SOURCE                ; 5                          ; Untyped                           ;
; C9_TEST_SOURCE                ; 5                          ; Untyped                           ;
; CBXI_PARAMETER                ; NOTHING                    ; Untyped                           ;
; VCO_FREQUENCY_CONTROL         ; AUTO                       ; Untyped                           ;
; VCO_PHASE_SHIFT_STEP          ; 0                          ; Untyped                           ;
; WIDTH_CLOCK                   ; 6                          ; Untyped                           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                          ; Untyped                           ;
; USING_FBMIMICBIDIR_PORT       ; OFF                        ; Untyped                           ;
; DEVICE_FAMILY                 ; Cyclone II                 ; Untyped                           ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                     ; Untyped                           ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                        ; Untyped                           ;
; AUTO_CARRY_CHAINS             ; ON                         ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS          ; OFF                        ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS           ; ON                         ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS        ; OFF                        ; IGNORE_CASCADE                    ;
+-------------------------------+----------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|altsyncram:Mux22_rtl_0 ;
+------------------------------------+-------------------------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                               ; Type                                                              ;
+------------------------------------+-------------------------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                                 ; Untyped                                                           ;
; WIDTH_A                            ; 12                                  ; Untyped                                                           ;
; WIDTHAD_A                          ; 12                                  ; Untyped                                                           ;
; NUMWORDS_A                         ; 4096                                ; Untyped                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped                                                           ;
; WIDTH_B                            ; 1                                   ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                                   ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                                   ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Untyped                                                           ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                                   ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                           ;
; INIT_FILE                          ; MidiSynth.DE1_Audio_AdcDac0.rtl.mif ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                              ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                              ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                               ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone II                          ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_4k01                     ; Untyped                                                           ;
+------------------------------------+-------------------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|altsyncram:Mux10_rtl_1 ;
+------------------------------------+-------------------------------------+-------------------------------------------------------------------+
; Parameter Name                     ; Value                               ; Type                                                              ;
+------------------------------------+-------------------------------------+-------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                   ; Untyped                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                                  ; AUTO_CARRY                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                                 ; IGNORE_CARRY                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                                  ; AUTO_CASCADE                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                 ; IGNORE_CASCADE                                                    ;
; WIDTH_BYTEENA                      ; 1                                   ; Untyped                                                           ;
; OPERATION_MODE                     ; ROM                                 ; Untyped                                                           ;
; WIDTH_A                            ; 12                                  ; Untyped                                                           ;
; WIDTHAD_A                          ; 12                                  ; Untyped                                                           ;
; NUMWORDS_A                         ; 4096                                ; Untyped                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                        ; Untyped                                                           ;
; ADDRESS_ACLR_A                     ; NONE                                ; Untyped                                                           ;
; OUTDATA_ACLR_A                     ; NONE                                ; Untyped                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                                ; Untyped                                                           ;
; INDATA_ACLR_A                      ; NONE                                ; Untyped                                                           ;
; BYTEENA_ACLR_A                     ; NONE                                ; Untyped                                                           ;
; WIDTH_B                            ; 1                                   ; Untyped                                                           ;
; WIDTHAD_B                          ; 1                                   ; Untyped                                                           ;
; NUMWORDS_B                         ; 1                                   ; Untyped                                                           ;
; INDATA_REG_B                       ; CLOCK1                              ; Untyped                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                              ; Untyped                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1                              ; Untyped                                                           ;
; ADDRESS_REG_B                      ; CLOCK1                              ; Untyped                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED                        ; Untyped                                                           ;
; BYTEENA_REG_B                      ; CLOCK1                              ; Untyped                                                           ;
; INDATA_ACLR_B                      ; NONE                                ; Untyped                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                           ;
; ADDRESS_ACLR_B                     ; NONE                                ; Untyped                                                           ;
; OUTDATA_ACLR_B                     ; NONE                                ; Untyped                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                                ; Untyped                                                           ;
; BYTEENA_ACLR_B                     ; NONE                                ; Untyped                                                           ;
; WIDTH_BYTEENA_A                    ; 1                                   ; Untyped                                                           ;
; WIDTH_BYTEENA_B                    ; 1                                   ; Untyped                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                                ; Untyped                                                           ;
; BYTE_SIZE                          ; 8                                   ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                           ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                ; Untyped                                                           ;
; INIT_FILE                          ; MidiSynth.DE1_Audio_AdcDac1.rtl.mif ; Untyped                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                              ; Untyped                                                           ;
; MAXIMUM_DEPTH                      ; 0                                   ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                              ; Untyped                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                              ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                              ; Untyped                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                              ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                     ; Untyped                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                     ; Untyped                                                           ;
; ENABLE_ECC                         ; FALSE                               ; Untyped                                                           ;
; WIDTH_ECCSTATUS                    ; 3                                   ; Untyped                                                           ;
; DEVICE_FAMILY                      ; Cyclone II                          ; Untyped                                                           ;
; CBXI_PARAMETER                     ; altsyncram_5k01                     ; Untyped                                                           ;
+------------------------------------+-------------------------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|adsr:adsrGen3|lpm_mult:Mult0 ;
+------------------------------------------------+------------+-----------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                ;
+------------------------------------------------+------------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                      ;
; LPM_WIDTHA                                     ; 12         ; Untyped                                             ;
; LPM_WIDTHB                                     ; 12         ; Untyped                                             ;
; LPM_WIDTHP                                     ; 24         ; Untyped                                             ;
; LPM_WIDTHR                                     ; 24         ; Untyped                                             ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                             ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                             ;
; LATENCY                                        ; 0          ; Untyped                                             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                             ;
; USE_EAB                                        ; OFF        ; Untyped                                             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                             ;
; CBXI_PARAMETER                                 ; mult_d8t   ; Untyped                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                             ;
+------------------------------------------------+------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|adsr:adsrGen5|lpm_mult:Mult0 ;
+------------------------------------------------+------------+-----------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                ;
+------------------------------------------------+------------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                      ;
; LPM_WIDTHA                                     ; 12         ; Untyped                                             ;
; LPM_WIDTHB                                     ; 12         ; Untyped                                             ;
; LPM_WIDTHP                                     ; 24         ; Untyped                                             ;
; LPM_WIDTHR                                     ; 24         ; Untyped                                             ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                             ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                             ;
; LATENCY                                        ; 0          ; Untyped                                             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                             ;
; USE_EAB                                        ; OFF        ; Untyped                                             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                             ;
; CBXI_PARAMETER                                 ; mult_d8t   ; Untyped                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                             ;
+------------------------------------------------+------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|adsr:adsrGen4|lpm_mult:Mult0 ;
+------------------------------------------------+------------+-----------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                ;
+------------------------------------------------+------------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                      ;
; LPM_WIDTHA                                     ; 12         ; Untyped                                             ;
; LPM_WIDTHB                                     ; 12         ; Untyped                                             ;
; LPM_WIDTHP                                     ; 24         ; Untyped                                             ;
; LPM_WIDTHR                                     ; 24         ; Untyped                                             ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                             ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                             ;
; LATENCY                                        ; 0          ; Untyped                                             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                             ;
; USE_EAB                                        ; OFF        ; Untyped                                             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                             ;
; CBXI_PARAMETER                                 ; mult_d8t   ; Untyped                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                             ;
+------------------------------------------------+------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|adsr:adsrGen2|lpm_mult:Mult0 ;
+------------------------------------------------+------------+-----------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                ;
+------------------------------------------------+------------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                      ;
; LPM_WIDTHA                                     ; 12         ; Untyped                                             ;
; LPM_WIDTHB                                     ; 12         ; Untyped                                             ;
; LPM_WIDTHP                                     ; 24         ; Untyped                                             ;
; LPM_WIDTHR                                     ; 24         ; Untyped                                             ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                             ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                             ;
; LATENCY                                        ; 0          ; Untyped                                             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                             ;
; USE_EAB                                        ; OFF        ; Untyped                                             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                             ;
; CBXI_PARAMETER                                 ; mult_d8t   ; Untyped                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                             ;
+------------------------------------------------+------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|adsr:adsrGen1|lpm_mult:Mult0 ;
+------------------------------------------------+------------+-----------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                ;
+------------------------------------------------+------------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                      ;
; LPM_WIDTHA                                     ; 12         ; Untyped                                             ;
; LPM_WIDTHB                                     ; 12         ; Untyped                                             ;
; LPM_WIDTHP                                     ; 24         ; Untyped                                             ;
; LPM_WIDTHR                                     ; 24         ; Untyped                                             ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                             ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                             ;
; LATENCY                                        ; 0          ; Untyped                                             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                             ;
; USE_EAB                                        ; OFF        ; Untyped                                             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                             ;
; CBXI_PARAMETER                                 ; mult_d8t   ; Untyped                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                             ;
+------------------------------------------------+------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: adc_dac_controller:adcDacController|adsr:adsrGen0|lpm_mult:Mult0 ;
+------------------------------------------------+------------+-----------------------------------------------------+
; Parameter Name                                 ; Value      ; Type                                                ;
+------------------------------------------------+------------+-----------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                                      ;
; LPM_WIDTHA                                     ; 12         ; Untyped                                             ;
; LPM_WIDTHB                                     ; 12         ; Untyped                                             ;
; LPM_WIDTHP                                     ; 24         ; Untyped                                             ;
; LPM_WIDTHR                                     ; 24         ; Untyped                                             ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                             ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                             ;
; LATENCY                                        ; 0          ; Untyped                                             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                             ;
; USE_EAB                                        ; OFF        ; Untyped                                             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                             ;
; CBXI_PARAMETER                                 ; mult_d8t   ; Untyped                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                             ;
+------------------------------------------------+------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Partition Dependent Files                                                                                           ;
+---------------------------------------------------+--------------------+---------+----------------------------------+
; File                                              ; Location           ; Library ; Checksum                         ;
+---------------------------------------------------+--------------------+---------+----------------------------------+
; DE1_Audio_AdcDac.vhd                              ; Project Directory  ; work    ; 6f61552ed4ae659b4d95915f36b548f9 ;
; I2C_AV_Config.v                                   ; Project Directory  ; work    ; 71ed6d11a8a4ad1ae1b41fbf3d14511d ;
; LEDG.vhd                                          ; Project Directory  ; work    ; c5109c98828f6aed3124f3946455fff  ;
; LEDR.vhd                                          ; Project Directory  ; work    ; 15fcc8995c74b9968127f16834917ed  ;
; SOPC_File.vhd                                     ; Project Directory  ; work    ; a7bfea5b2732743cddce89c058ae93   ;
; adc_dac_controller.vhd                            ; Project Directory  ; work    ; fee5d0a2c17817a9ddc28755eb15e94b ;
; adsr.vhd                                          ; Project Directory  ; work    ; 8091aa511cd2a92ca483da16c27750   ;
; altpll_0.vhd                                      ; Project Directory  ; work    ; 315caa32f0c71547ae50f1ff332ea3b6 ;
; audioPLL.vhd                                      ; Project Directory  ; work    ; a68ebbe3ffd9e874af65adeb7d7edd   ;
; char_lcd.vhd                                      ; Project Directory  ; work    ; 1d17cf6a6d2cb22616b970fee2c55224 ;
; cpu_0.vhd                                         ; Project Directory  ; work    ; 65fb2f540cccb4c51a07cbede6691df  ;
; cpu_0_jtag_debug_module_sysclk.vhd                ; Project Directory  ; work    ; e332aa76945d2cbcfebd3b8c8293e5   ;
; cpu_0_jtag_debug_module_tck.vhd                   ; Project Directory  ; work    ; 61bd3fe31849463472b06f62fbe3a0   ;
; cpu_0_jtag_debug_module_wrapper.vhd               ; Project Directory  ; work    ; 7c78d325cfba1358355967442409db5  ;
; cpu_0_oci_test_bench.vhd                          ; Project Directory  ; work    ; 7bf5aeb5b4548f1a974778a3b55410a0 ;
; cpu_0_ociram_default_contents.mif                 ; Project Directory  ; work    ; 4b668e785a53895c4573ebda5f7565b0 ;
; cpu_0_rf_ram_a.mif                                ; Project Directory  ; work    ; 55d713de4db17accc269d4dfa42c9c44 ;
; cpu_0_rf_ram_b.mif                                ; Project Directory  ; work    ; 55d713de4db17accc269d4dfa42c9c44 ;
; cpu_0_test_bench.vhd                              ; Project Directory  ; work    ; 4f6dacc35fa84afd4dbbb2ba93b9ded  ;
; db/a_dpfifo_8t21.tdf                              ; Project Directory  ; work    ; fdd1682bdde46f9ab46558f268a66caf ;
; db/a_fefifo_7cf.tdf                               ; Project Directory  ; work    ; ed78757424b9fbf8dcb540fb78c9c9b  ;
; db/altsyncram_0bf1.tdf                            ; Project Directory  ; work    ; 4461cb151214aa10db6f382696e38199 ;
; db/altsyncram_9tl1.tdf                            ; Project Directory  ; work    ; 6b1cad82d88da2ad5df021b571ff32   ;
; db/altsyncram_c572.tdf                            ; Project Directory  ; work    ; c14676c529d45f29be971aaa248c96   ;
; db/altsyncram_e502.tdf                            ; Project Directory  ; work    ; 217292c7e6c17b7a6bb3301381a27d17 ;
; db/altsyncram_u3c1.tdf                            ; Project Directory  ; work    ; cc10aa8b4c78cc5393b576c1b1b4dc7f ;
; db/altsyncram_vaf1.tdf                            ; Project Directory  ; work    ; f8e5b6d9c1b591e644263cf15a5c1df8 ;
; db/cntr_fjb.tdf                                   ; Project Directory  ; work    ; 59eba190849130db9f76d8022202978  ;
; db/cntr_rj7.tdf                                   ; Project Directory  ; work    ; 738a54762eeff7911036eabe438c59e3 ;
; db/dpram_5h21.tdf                                 ; Project Directory  ; work    ; 2c8261da11bc706c87c1b1afe4824833 ;
; db/scfifo_1n21.tdf                                ; Project Directory  ; work    ; 88d4456827a3c2d44d430a057d2ef30  ;
; delayCounter.vhd                                  ; Project Directory  ; work    ; 7cdbebecfec86faa65fbb346c22e1bf  ;
; i2c_controller.v                                  ; Project Directory  ; work    ; bb12598e12a85de7f06ef3fd035f911  ;
; jtag_uart_0.vhd                                   ; Project Directory  ; work    ; a574e178a8dc55eee4028c27731efb   ;
; note_0.vhd                                        ; Project Directory  ; work    ; 4b8dba291ab8df76802153dd4cae178f ;
; note_1.vhd                                        ; Project Directory  ; work    ; c6c23836f7a2b9a2a7d4021f3c7d22f  ;
; note_2.vhd                                        ; Project Directory  ; work    ; 90ae6d86c9de9b47fdd223330e718ee  ;
; note_3.vhd                                        ; Project Directory  ; work    ; d6bb31b5f56330c49d4a8c24292b69b6 ;
; note_4.vhd                                        ; Project Directory  ; work    ; dae93f94ea13a19723c7ba52123b3bed ;
; note_5.vhd                                        ; Project Directory  ; work    ; afe55e62f69734e8bf3f6440c297635  ;
; onchip_memory2_0.hex                              ; Project Directory  ; work    ; f2e49885583f6c6e52847968eab9dbf  ;
; onchip_memory2_0.vhd                              ; Project Directory  ; work    ; eea6ea9ae437e2c4bdc839eeafea2    ;
; sdram_0.vhd                                       ; Project Directory  ; work    ; 68c34790435ede46bc9f6c732e9ab    ;
; sin_lut.vhd                                       ; Project Directory  ; work    ; 7e5ab0fead5714c9ade754cafaa163   ;
; sysid.vhd                                         ; Project Directory  ; work    ; 63e489eaf96e7bd0483c3955122a45   ;
; uC_timer.vhd                                      ; Project Directory  ; work    ; e4dbc2b871453cfa673c6eae7a4185e2 ;
; uart_0.vhd                                        ; Project Directory  ; work    ; 843ed3f6dab9e2cdbf5fc69ab12a389  ;
; waveform_gen.vhd                                  ; Project Directory  ; work    ; 5d904e617268bc7187d9b32de7abf2b  ;
; libraries/megafunctions/alt_jtag_atlantic.v       ; Quartus II Install ; work    ; d86551e05817d27f31e31fe2c53f393e ;
; libraries/megafunctions/altera_std_synchronizer.v ; Quartus II Install ; work    ; d77aac9f8f4ad0b3b3f1ef8b7ca34f8a ;
; libraries/megafunctions/altpll.tdf                ; Quartus II Install ; work    ; 2edfab7fd52cb567d9dca9f62da13c   ;
; libraries/megafunctions/altsyncram.tdf            ; Quartus II Install ; work    ; 16d928f7e81377a1ba693df1a44d2a83 ;
; libraries/megafunctions/scfifo.tdf                ; Quartus II Install ; work    ; 38d2ef3d596cd2c32ff7173349fd89ee ;
; libraries/megafunctions/sld_virtual_jtag_basic.v  ; Quartus II Install ; work    ; a594e070231d4480d281add39f7efa5f ;
+---------------------------------------------------+--------------------+---------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub                                             ;
+--------------------------+------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                            ; Type            ;
+--------------------------+------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                ; Untyped         ;
; device_family            ; Cyclone II                                                       ; Untyped         ;
; n_nodes                  ; 2                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                ; Untyped         ;
; n_node_ir_bits           ; 5                                                                ; Untyped         ;
; node_info                ; 0000110000000000011011100000000000011001000100000100011000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                ; Signed Integer  ;
+--------------------------+------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_dac_controller:adcDacController|adsr:adsrGen5" ;
+---------------------+-------+----------+--------------------------------------+
; Port                ; Type  ; Severity ; Details                              ;
+---------------------+-------+----------+--------------------------------------+
; reset               ; Input ; Info     ; Stuck at GND                         ;
; attacktime[7..2]    ; Input ; Info     ; Stuck at GND                         ;
; attacktime[1]       ; Input ; Info     ; Stuck at VCC                         ;
; attacktime[0]       ; Input ; Info     ; Stuck at GND                         ;
; decaytime[6..0]     ; Input ; Info     ; Stuck at VCC                         ;
; decaytime[7]        ; Input ; Info     ; Stuck at GND                         ;
; sustainlevel[10..0] ; Input ; Info     ; Stuck at VCC                         ;
; sustainlevel[11]    ; Input ; Info     ; Stuck at GND                         ;
; releasetime         ; Input ; Info     ; Stuck at VCC                         ;
; velocity            ; Input ; Info     ; Stuck at GND                         ;
+---------------------+-------+----------+--------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_dac_controller:adcDacController|adsr:adsrGen4" ;
+---------------------+-------+----------+--------------------------------------+
; Port                ; Type  ; Severity ; Details                              ;
+---------------------+-------+----------+--------------------------------------+
; reset               ; Input ; Info     ; Stuck at GND                         ;
; attacktime[7..2]    ; Input ; Info     ; Stuck at GND                         ;
; attacktime[1]       ; Input ; Info     ; Stuck at VCC                         ;
; attacktime[0]       ; Input ; Info     ; Stuck at GND                         ;
; decaytime[6..0]     ; Input ; Info     ; Stuck at VCC                         ;
; decaytime[7]        ; Input ; Info     ; Stuck at GND                         ;
; sustainlevel[10..0] ; Input ; Info     ; Stuck at VCC                         ;
; sustainlevel[11]    ; Input ; Info     ; Stuck at GND                         ;
; releasetime         ; Input ; Info     ; Stuck at VCC                         ;
; velocity            ; Input ; Info     ; Stuck at GND                         ;
+---------------------+-------+----------+--------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_dac_controller:adcDacController|adsr:adsrGen3" ;
+---------------------+-------+----------+--------------------------------------+
; Port                ; Type  ; Severity ; Details                              ;
+---------------------+-------+----------+--------------------------------------+
; reset               ; Input ; Info     ; Stuck at GND                         ;
; attacktime[7..2]    ; Input ; Info     ; Stuck at GND                         ;
; attacktime[1]       ; Input ; Info     ; Stuck at VCC                         ;
; attacktime[0]       ; Input ; Info     ; Stuck at GND                         ;
; decaytime[6..0]     ; Input ; Info     ; Stuck at VCC                         ;
; decaytime[7]        ; Input ; Info     ; Stuck at GND                         ;
; sustainlevel[10..0] ; Input ; Info     ; Stuck at VCC                         ;
; sustainlevel[11]    ; Input ; Info     ; Stuck at GND                         ;
; releasetime         ; Input ; Info     ; Stuck at VCC                         ;
; velocity            ; Input ; Info     ; Stuck at GND                         ;
+---------------------+-------+----------+--------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_dac_controller:adcDacController|adsr:adsrGen2" ;
+---------------------+-------+----------+--------------------------------------+
; Port                ; Type  ; Severity ; Details                              ;
+---------------------+-------+----------+--------------------------------------+
; reset               ; Input ; Info     ; Stuck at GND                         ;
; attacktime[7..2]    ; Input ; Info     ; Stuck at GND                         ;
; attacktime[1]       ; Input ; Info     ; Stuck at VCC                         ;
; attacktime[0]       ; Input ; Info     ; Stuck at GND                         ;
; decaytime[6..0]     ; Input ; Info     ; Stuck at VCC                         ;
; decaytime[7]        ; Input ; Info     ; Stuck at GND                         ;
; sustainlevel[10..0] ; Input ; Info     ; Stuck at VCC                         ;
; sustainlevel[11]    ; Input ; Info     ; Stuck at GND                         ;
; releasetime         ; Input ; Info     ; Stuck at VCC                         ;
; velocity            ; Input ; Info     ; Stuck at GND                         ;
+---------------------+-------+----------+--------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_dac_controller:adcDacController|adsr:adsrGen1" ;
+---------------------+-------+----------+--------------------------------------+
; Port                ; Type  ; Severity ; Details                              ;
+---------------------+-------+----------+--------------------------------------+
; reset               ; Input ; Info     ; Stuck at GND                         ;
; attacktime[7..2]    ; Input ; Info     ; Stuck at GND                         ;
; attacktime[1]       ; Input ; Info     ; Stuck at VCC                         ;
; attacktime[0]       ; Input ; Info     ; Stuck at GND                         ;
; decaytime[6..0]     ; Input ; Info     ; Stuck at VCC                         ;
; decaytime[7]        ; Input ; Info     ; Stuck at GND                         ;
; sustainlevel[10..0] ; Input ; Info     ; Stuck at VCC                         ;
; sustainlevel[11]    ; Input ; Info     ; Stuck at GND                         ;
; releasetime         ; Input ; Info     ; Stuck at VCC                         ;
; velocity            ; Input ; Info     ; Stuck at GND                         ;
+---------------------+-------+----------+--------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_dac_controller:adcDacController|adsr:adsrGen0" ;
+---------------------+-------+----------+--------------------------------------+
; Port                ; Type  ; Severity ; Details                              ;
+---------------------+-------+----------+--------------------------------------+
; reset               ; Input ; Info     ; Stuck at GND                         ;
; attacktime[7..2]    ; Input ; Info     ; Stuck at GND                         ;
; attacktime[1]       ; Input ; Info     ; Stuck at VCC                         ;
; attacktime[0]       ; Input ; Info     ; Stuck at GND                         ;
; decaytime[6..0]     ; Input ; Info     ; Stuck at VCC                         ;
; decaytime[7]        ; Input ; Info     ; Stuck at GND                         ;
; sustainlevel[10..0] ; Input ; Info     ; Stuck at VCC                         ;
; sustainlevel[11]    ; Input ; Info     ; Stuck at GND                         ;
; releasetime         ; Input ; Info     ; Stuck at VCC                         ;
+---------------------+-------+----------+--------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "adc_dac_controller:adcDacController|waveform_gen:waveGen" ;
+--------------------+-------+----------+----------------------------------------------+
; Port               ; Type  ; Severity ; Details                                      ;
+--------------------+-------+----------+----------------------------------------------+
; reset              ; Input ; Info     ; Stuck at VCC                                 ;
; en                 ; Input ; Info     ; Stuck at VCC                                 ;
; phase_inc1[31]     ; Input ; Info     ; Stuck at GND                                 ;
; phase_inc2[15..13] ; Input ; Info     ; Stuck at VCC                                 ;
; phase_inc2[11..10] ; Input ; Info     ; Stuck at VCC                                 ;
; phase_inc2[5..4]   ; Input ; Info     ; Stuck at VCC                                 ;
; phase_inc2[31..20] ; Input ; Info     ; Stuck at GND                                 ;
; phase_inc2[9..6]   ; Input ; Info     ; Stuck at GND                                 ;
; phase_inc2[1..0]   ; Input ; Info     ; Stuck at GND                                 ;
; phase_inc2[19]     ; Input ; Info     ; Stuck at VCC                                 ;
; phase_inc2[18]     ; Input ; Info     ; Stuck at GND                                 ;
; phase_inc2[17]     ; Input ; Info     ; Stuck at VCC                                 ;
; phase_inc2[16]     ; Input ; Info     ; Stuck at GND                                 ;
; phase_inc2[12]     ; Input ; Info     ; Stuck at GND                                 ;
; phase_inc2[3]      ; Input ; Info     ; Stuck at GND                                 ;
; phase_inc2[2]      ; Input ; Info     ; Stuck at VCC                                 ;
; phase_inc3[15..13] ; Input ; Info     ; Stuck at VCC                                 ;
; phase_inc3[11..10] ; Input ; Info     ; Stuck at VCC                                 ;
; phase_inc3[5..4]   ; Input ; Info     ; Stuck at VCC                                 ;
; phase_inc3[31..20] ; Input ; Info     ; Stuck at GND                                 ;
; phase_inc3[9..6]   ; Input ; Info     ; Stuck at GND                                 ;
; phase_inc3[1..0]   ; Input ; Info     ; Stuck at GND                                 ;
; phase_inc3[19]     ; Input ; Info     ; Stuck at VCC                                 ;
; phase_inc3[18]     ; Input ; Info     ; Stuck at GND                                 ;
; phase_inc3[17]     ; Input ; Info     ; Stuck at VCC                                 ;
; phase_inc3[16]     ; Input ; Info     ; Stuck at GND                                 ;
; phase_inc3[12]     ; Input ; Info     ; Stuck at GND                                 ;
; phase_inc3[3]      ; Input ; Info     ; Stuck at GND                                 ;
; phase_inc3[2]      ; Input ; Info     ; Stuck at VCC                                 ;
; phase_inc4[15..13] ; Input ; Info     ; Stuck at VCC                                 ;
; phase_inc4[11..10] ; Input ; Info     ; Stuck at VCC                                 ;
; phase_inc4[5..4]   ; Input ; Info     ; Stuck at VCC                                 ;
; phase_inc4[31..20] ; Input ; Info     ; Stuck at GND                                 ;
; phase_inc4[9..6]   ; Input ; Info     ; Stuck at GND                                 ;
; phase_inc4[1..0]   ; Input ; Info     ; Stuck at GND                                 ;
; phase_inc4[19]     ; Input ; Info     ; Stuck at VCC                                 ;
; phase_inc4[18]     ; Input ; Info     ; Stuck at GND                                 ;
; phase_inc4[17]     ; Input ; Info     ; Stuck at VCC                                 ;
; phase_inc4[16]     ; Input ; Info     ; Stuck at GND                                 ;
; phase_inc4[12]     ; Input ; Info     ; Stuck at GND                                 ;
; phase_inc4[3]      ; Input ; Info     ; Stuck at GND                                 ;
; phase_inc4[2]      ; Input ; Info     ; Stuck at VCC                                 ;
; phase_inc5[15..13] ; Input ; Info     ; Stuck at VCC                                 ;
; phase_inc5[11..10] ; Input ; Info     ; Stuck at VCC                                 ;
; phase_inc5[5..4]   ; Input ; Info     ; Stuck at VCC                                 ;
; phase_inc5[31..20] ; Input ; Info     ; Stuck at GND                                 ;
; phase_inc5[9..6]   ; Input ; Info     ; Stuck at GND                                 ;
; phase_inc5[1..0]   ; Input ; Info     ; Stuck at GND                                 ;
; phase_inc5[19]     ; Input ; Info     ; Stuck at VCC                                 ;
; phase_inc5[18]     ; Input ; Info     ; Stuck at GND                                 ;
; phase_inc5[17]     ; Input ; Info     ; Stuck at VCC                                 ;
; phase_inc5[16]     ; Input ; Info     ; Stuck at GND                                 ;
; phase_inc5[12]     ; Input ; Info     ; Stuck at GND                                 ;
; phase_inc5[3]      ; Input ; Info     ; Stuck at GND                                 ;
; phase_inc5[2]      ; Input ; Info     ; Stuck at VCC                                 ;
; phase_inc6[15..13] ; Input ; Info     ; Stuck at VCC                                 ;
; phase_inc6[11..10] ; Input ; Info     ; Stuck at VCC                                 ;
; phase_inc6[5..4]   ; Input ; Info     ; Stuck at VCC                                 ;
; phase_inc6[31..20] ; Input ; Info     ; Stuck at GND                                 ;
; phase_inc6[9..6]   ; Input ; Info     ; Stuck at GND                                 ;
; phase_inc6[1..0]   ; Input ; Info     ; Stuck at GND                                 ;
; phase_inc6[19]     ; Input ; Info     ; Stuck at VCC                                 ;
; phase_inc6[18]     ; Input ; Info     ; Stuck at GND                                 ;
; phase_inc6[17]     ; Input ; Info     ; Stuck at VCC                                 ;
; phase_inc6[16]     ; Input ; Info     ; Stuck at GND                                 ;
; phase_inc6[12]     ; Input ; Info     ; Stuck at GND                                 ;
; phase_inc6[3]      ; Input ; Info     ; Stuck at GND                                 ;
; phase_inc6[2]      ; Input ; Info     ; Stuck at VCC                                 ;
+--------------------+-------+----------+----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|SOPC_File_reset_clk_0_domain_synch_module:SOPC_File_reset_clk_0_domain_synch" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                          ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                     ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs" ;
+--------+-------+----------+--------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                            ;
+--------+-------+----------+--------------------------------------------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                                                       ;
+--------+-------+----------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx" ;
+--------+-------+----------+----------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                        ;
+--------+-------+----------+----------------------------------------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                                                   ;
+--------+-------+----------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx" ;
+--------+-------+----------+----------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                        ;
+--------+-------+----------+----------------------------------------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                                                   ;
+--------+-------+----------+----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|uart_0_s1_arbitrator:the_uart_0_s1"                                                       ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                             ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; uart_0_s1_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart_0_s1_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|sysid:the_sysid" ;
+-------+-------+----------+---------------------------------------+
; Port  ; Type  ; Severity ; Details                               ;
+-------+-------+----------+---------------------------------------+
; clock ; Input ; Info     ; Stuck at GND                          ;
+-------+-------+----------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                     ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.         ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.         ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                             ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                                        ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                 ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                               ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"                                   ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                                ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_0_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_0_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                            ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                       ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                            ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                       ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                      ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                 ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                     ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                            ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clocken0 ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                       ;
; clocken1 ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                                       ;
; q_a      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                ;
; q_b      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                            ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; clkx2   ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; tr_clk  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                ;
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                        ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifowp_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                            ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                           ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                               ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                         ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                         ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                             ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clocken0 ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                    ;
; clocken1 ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                           ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci"                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; oci_ienable[31..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench" ;
+-----------------+-------+----------+-------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                           ;
+-----------------+-------+----------+-------------------------------------------------------------------+
; f_pcb[1..0]     ; Input ; Info     ; Stuck at GND                                                      ;
; i_address[1..0] ; Input ; Info     ; Stuck at GND                                                      ;
+-----------------+-------+----------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SOPC_File:mainSystem"                                                                                                           ;
+-----------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                                                  ;
+-----------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; altpll_0_c1_out             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; locked_from_the_altpll_0    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; phasedone_from_the_altpll_0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; out_port_from_the_ledg      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_port_from_the_ledr      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:16     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Mar 26 17:23:27 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MidiSynth -c MidiSynth
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 2 design units, including 1 entities, in source file sin_lut.vhd
    Info: Found design unit 1: sin_lut-rtl
    Info: Found entity 1: sin_lut
Info: Found 1 design units, including 1 entities, in source file I2C_AV_Config.v
    Info: Found entity 1: I2C_AV_Config
Info: Found 1 design units, including 1 entities, in source file i2c_controller.v
    Info: Found entity 1: I2C_Controller
Info: Found 2 design units, including 1 entities, in source file note_5.vhd
    Info: Found design unit 1: note_5-europa
    Info: Found entity 1: note_5
Info: Found 2 design units, including 1 entities, in source file note_4.vhd
    Info: Found design unit 1: note_4-europa
    Info: Found entity 1: note_4
Info: Found 2 design units, including 1 entities, in source file note_3.vhd
    Info: Found design unit 1: note_3-europa
    Info: Found entity 1: note_3
Info: Found 2 design units, including 1 entities, in source file note_2.vhd
    Info: Found design unit 1: note_2-europa
    Info: Found entity 1: note_2
Info: Found 2 design units, including 1 entities, in source file note_1.vhd
    Info: Found design unit 1: note_1-europa
    Info: Found entity 1: note_1
Info: Found 2 design units, including 1 entities, in source file note_0.vhd
    Info: Found design unit 1: note_0-europa
    Info: Found entity 1: note_0
Info: Found 2 design units, including 1 entities, in source file LEDR.vhd
    Info: Found design unit 1: LEDR-europa
    Info: Found entity 1: LEDR
Info: Found 2 design units, including 1 entities, in source file LEDG.vhd
    Info: Found design unit 1: LEDG-europa
    Info: Found entity 1: LEDG
Info: Found 2 design units, including 1 entities, in source file adsr.vhd
    Info: Found design unit 1: adsr-rtl
    Info: Found entity 1: adsr
Info: Found 14 design units, including 7 entities, in source file uart_0.vhd
    Info: Found design unit 1: uart_0_log_module-europa
    Info: Found design unit 2: uart_0_tx-europa
    Info: Found design unit 3: uart_0_rx_stimulus_source_character_source_rom_module-europa
    Info: Found design unit 4: uart_0_rx_stimulus_source-europa
    Info: Found design unit 5: uart_0_rx-europa
    Info: Found design unit 6: uart_0_regs-europa
    Info: Found design unit 7: uart_0-europa
    Info: Found entity 1: uart_0_log_module
    Info: Found entity 2: uart_0_tx
    Info: Found entity 3: uart_0_rx_stimulus_source_character_source_rom_module
    Info: Found entity 4: uart_0_rx_stimulus_source
    Info: Found entity 5: uart_0_rx
    Info: Found entity 6: uart_0_regs
    Info: Found entity 7: uart_0
Info: Found 2 design units, including 1 entities, in source file waveform_gen.vhd
    Info: Found design unit 1: waveform_gen-rtl
    Info: Found entity 1: waveform_gen
Info: Found 2 design units, including 1 entities, in source file uC_timer.vhd
    Info: Found design unit 1: uC_timer-europa
    Info: Found entity 1: uC_timer
Info: Found 2 design units, including 1 entities, in source file sysid.vhd
    Info: Found design unit 1: sysid-europa
    Info: Found entity 1: sysid
Info: Found 46 design units, including 23 entities, in source file SOPC_File.vhd
    Info: Found design unit 1: LEDG_s1_arbitrator-europa
    Info: Found design unit 2: LEDR_s1_arbitrator-europa
    Info: Found design unit 3: altpll_0_pll_slave_arbitrator-europa
    Info: Found design unit 4: char_lcd_control_slave_arbitrator-europa
    Info: Found design unit 5: cpu_0_jtag_debug_module_arbitrator-europa
    Info: Found design unit 6: cpu_0_data_master_arbitrator-europa
    Info: Found design unit 7: cpu_0_instruction_master_arbitrator-europa
    Info: Found design unit 8: jtag_uart_0_avalon_jtag_slave_arbitrator-europa
    Info: Found design unit 9: note_0_s1_arbitrator-europa
    Info: Found design unit 10: note_1_s1_arbitrator-europa
    Info: Found design unit 11: note_2_s1_arbitrator-europa
    Info: Found design unit 12: note_3_s1_arbitrator-europa
    Info: Found design unit 13: note_4_s1_arbitrator-europa
    Info: Found design unit 14: note_5_s1_arbitrator-europa
    Info: Found design unit 15: onchip_memory2_0_s1_arbitrator-europa
    Info: Found design unit 16: rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module-europa
    Info: Found design unit 17: rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module-europa
    Info: Found design unit 18: sdram_0_s1_arbitrator-europa
    Info: Found design unit 19: sysid_control_slave_arbitrator-europa
    Info: Found design unit 20: uC_timer_s1_arbitrator-europa
    Info: Found design unit 21: uart_0_s1_arbitrator-europa
    Info: Found design unit 22: SOPC_File_reset_clk_0_domain_synch_module-europa
    Info: Found design unit 23: SOPC_File-europa
    Info: Found entity 1: LEDG_s1_arbitrator
    Info: Found entity 2: LEDR_s1_arbitrator
    Info: Found entity 3: altpll_0_pll_slave_arbitrator
    Info: Found entity 4: char_lcd_control_slave_arbitrator
    Info: Found entity 5: cpu_0_jtag_debug_module_arbitrator
    Info: Found entity 6: cpu_0_data_master_arbitrator
    Info: Found entity 7: cpu_0_instruction_master_arbitrator
    Info: Found entity 8: jtag_uart_0_avalon_jtag_slave_arbitrator
    Info: Found entity 9: note_0_s1_arbitrator
    Info: Found entity 10: note_1_s1_arbitrator
    Info: Found entity 11: note_2_s1_arbitrator
    Info: Found entity 12: note_3_s1_arbitrator
    Info: Found entity 13: note_4_s1_arbitrator
    Info: Found entity 14: note_5_s1_arbitrator
    Info: Found entity 15: onchip_memory2_0_s1_arbitrator
    Info: Found entity 16: rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module
    Info: Found entity 17: rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module
    Info: Found entity 18: sdram_0_s1_arbitrator
    Info: Found entity 19: sysid_control_slave_arbitrator
    Info: Found entity 20: uC_timer_s1_arbitrator
    Info: Found entity 21: uart_0_s1_arbitrator
    Info: Found entity 22: SOPC_File_reset_clk_0_domain_synch_module
    Info: Found entity 23: SOPC_File
Info: Found 4 design units, including 2 entities, in source file sdram_0.vhd
    Info: Found design unit 1: sdram_0_input_efifo_module-europa
    Info: Found design unit 2: sdram_0-europa
    Info: Found entity 1: sdram_0_input_efifo_module
    Info: Found entity 2: sdram_0
Info: Found 2 design units, including 1 entities, in source file onchip_memory2_0.vhd
    Info: Found design unit 1: onchip_memory2_0-europa
    Info: Found entity 1: onchip_memory2_0
Info: Found 14 design units, including 7 entities, in source file jtag_uart_0.vhd
    Info: Found design unit 1: jtag_uart_0_log_module-europa
    Info: Found design unit 2: jtag_uart_0_sim_scfifo_w-europa
    Info: Found design unit 3: jtag_uart_0_scfifo_w-europa
    Info: Found design unit 4: jtag_uart_0_drom_module-europa
    Info: Found design unit 5: jtag_uart_0_sim_scfifo_r-europa
    Info: Found design unit 6: jtag_uart_0_scfifo_r-europa
    Info: Found design unit 7: jtag_uart_0-europa
    Info: Found entity 1: jtag_uart_0_log_module
    Info: Found entity 2: jtag_uart_0_sim_scfifo_w
    Info: Found entity 3: jtag_uart_0_scfifo_w
    Info: Found entity 4: jtag_uart_0_drom_module
    Info: Found entity 5: jtag_uart_0_sim_scfifo_r
    Info: Found entity 6: jtag_uart_0_scfifo_r
    Info: Found entity 7: jtag_uart_0
Info: Found 2 design units, including 1 entities, in source file delayCounter.vhd
    Info: Found design unit 1: delayCounter-delayCounterInside
    Info: Found entity 1: delayCounter
Info: Found 2 design units, including 1 entities, in source file DE1_Audio_AdcDac.vhd
    Info: Found design unit 1: DE1_Audio_AdcDac-topLevel
    Info: Found entity 1: DE1_Audio_AdcDac
Info: Found 2 design units, including 1 entities, in source file cpu_0_test_bench.vhd
    Info: Found design unit 1: cpu_0_test_bench-europa
    Info: Found entity 1: cpu_0_test_bench
Info: Found 2 design units, including 1 entities, in source file cpu_0_oci_test_bench.vhd
    Info: Found design unit 1: cpu_0_oci_test_bench-europa
    Info: Found entity 1: cpu_0_oci_test_bench
Info: Found 2 design units, including 1 entities, in source file cpu_0_jtag_debug_module_wrapper.vhd
    Info: Found design unit 1: cpu_0_jtag_debug_module_wrapper-europa
    Info: Found entity 1: cpu_0_jtag_debug_module_wrapper
Info: Found 2 design units, including 1 entities, in source file cpu_0_jtag_debug_module_tck.vhd
    Info: Found design unit 1: cpu_0_jtag_debug_module_tck-europa
    Info: Found entity 1: cpu_0_jtag_debug_module_tck
Info: Found 2 design units, including 1 entities, in source file cpu_0_jtag_debug_module_sysclk.vhd
    Info: Found design unit 1: cpu_0_jtag_debug_module_sysclk-europa
    Info: Found entity 1: cpu_0_jtag_debug_module_sysclk
Info: Found 44 design units, including 22 entities, in source file cpu_0.vhd
    Info: Found design unit 1: cpu_0_register_bank_a_module-europa
    Info: Found design unit 2: cpu_0_register_bank_b_module-europa
    Info: Found design unit 3: cpu_0_nios2_oci_debug-europa
    Info: Found design unit 4: cpu_0_ociram_lpm_dram_bdp_component_module-europa
    Info: Found design unit 5: cpu_0_nios2_ocimem-europa
    Info: Found design unit 6: cpu_0_nios2_avalon_reg-europa
    Info: Found design unit 7: cpu_0_nios2_oci_break-europa
    Info: Found design unit 8: cpu_0_nios2_oci_xbrk-europa
    Info: Found design unit 9: cpu_0_nios2_oci_dbrk-europa
    Info: Found design unit 10: cpu_0_nios2_oci_itrace-europa
    Info: Found design unit 11: cpu_0_nios2_oci_td_mode-europa
    Info: Found design unit 12: cpu_0_nios2_oci_dtrace-europa
    Info: Found design unit 13: cpu_0_nios2_oci_compute_tm_count-europa
    Info: Found design unit 14: cpu_0_nios2_oci_fifowp_inc-europa
    Info: Found design unit 15: cpu_0_nios2_oci_fifocount_inc-europa
    Info: Found design unit 16: cpu_0_nios2_oci_fifo-europa
    Info: Found design unit 17: cpu_0_nios2_oci_pib-europa
    Info: Found design unit 18: cpu_0_traceram_lpm_dram_bdp_component_module-europa
    Info: Found design unit 19: cpu_0_nios2_oci_im-europa
    Info: Found design unit 20: cpu_0_nios2_performance_monitors-europa
    Info: Found design unit 21: cpu_0_nios2_oci-europa
    Info: Found design unit 22: cpu_0-europa
    Info: Found entity 1: cpu_0_register_bank_a_module
    Info: Found entity 2: cpu_0_register_bank_b_module
    Info: Found entity 3: cpu_0_nios2_oci_debug
    Info: Found entity 4: cpu_0_ociram_lpm_dram_bdp_component_module
    Info: Found entity 5: cpu_0_nios2_ocimem
    Info: Found entity 6: cpu_0_nios2_avalon_reg
    Info: Found entity 7: cpu_0_nios2_oci_break
    Info: Found entity 8: cpu_0_nios2_oci_xbrk
    Info: Found entity 9: cpu_0_nios2_oci_dbrk
    Info: Found entity 10: cpu_0_nios2_oci_itrace
    Info: Found entity 11: cpu_0_nios2_oci_td_mode
    Info: Found entity 12: cpu_0_nios2_oci_dtrace
    Info: Found entity 13: cpu_0_nios2_oci_compute_tm_count
    Info: Found entity 14: cpu_0_nios2_oci_fifowp_inc
    Info: Found entity 15: cpu_0_nios2_oci_fifocount_inc
    Info: Found entity 16: cpu_0_nios2_oci_fifo
    Info: Found entity 17: cpu_0_nios2_oci_pib
    Info: Found entity 18: cpu_0_traceram_lpm_dram_bdp_component_module
    Info: Found entity 19: cpu_0_nios2_oci_im
    Info: Found entity 20: cpu_0_nios2_performance_monitors
    Info: Found entity 21: cpu_0_nios2_oci
    Info: Found entity 22: cpu_0
Info: Found 2 design units, including 1 entities, in source file char_lcd.vhd
    Info: Found design unit 1: char_lcd-europa
    Info: Found entity 1: char_lcd
Info: Found 2 design units, including 1 entities, in source file audioPLL.vhd
    Info: Found design unit 1: audiopll-SYN
    Info: Found entity 1: audioPLL
Info: Found 2 design units, including 1 entities, in source file adc_dac_controller.vhd
    Info: Found design unit 1: adc_dac_controller-behavioral
    Info: Found entity 1: adc_dac_controller
Info: Found 6 design units, including 3 entities, in source file altpll_0.vhd
    Info: Found design unit 1: altpll_0_dffpipe_l2c-RTL
    Info: Found design unit 2: altpll_0_stdsync_sv6-RTL
    Info: Found design unit 3: altpll_0-RTL
    Info: Found entity 1: altpll_0_dffpipe_l2c
    Info: Found entity 2: altpll_0_stdsync_sv6
    Info: Found entity 3: altpll_0
Info: Elaborating entity "DE1_Audio_AdcDac" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at DE1_Audio_AdcDac.vhd(21): used implicit default value for signal "LCD_BLON" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE1_Audio_AdcDac.vhd(50): used implicit default value for signal "HEX0" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE1_Audio_AdcDac.vhd(50): used implicit default value for signal "HEX1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE1_Audio_AdcDac.vhd(50): used implicit default value for signal "HEX2" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DE1_Audio_AdcDac.vhd(50): used implicit default value for signal "HEX3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at DE1_Audio_AdcDac.vhd(169): object "pll_c1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE1_Audio_AdcDac.vhd(170): object "pll_locked" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE1_Audio_AdcDac.vhd(171): object "pll_phase" assigned a value but never read
Info: Elaborating entity "SOPC_File" for hierarchy "SOPC_File:mainSystem"
Info: Elaborating entity "LEDG_s1_arbitrator" for hierarchy "SOPC_File:mainSystem|LEDG_s1_arbitrator:the_LEDG_s1"
Warning (10541): VHDL Signal Declaration warning at SOPC_File.vhd(53): used implicit default value for signal "cpu_0_data_master_read_data_valid_LEDG_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "LEDG" for hierarchy "SOPC_File:mainSystem|LEDG:the_LEDG"
Info: Elaborating entity "LEDR_s1_arbitrator" for hierarchy "SOPC_File:mainSystem|LEDR_s1_arbitrator:the_LEDR_s1"
Warning (10541): VHDL Signal Declaration warning at SOPC_File.vhd(291): used implicit default value for signal "cpu_0_data_master_read_data_valid_LEDR_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "LEDR" for hierarchy "SOPC_File:mainSystem|LEDR:the_LEDR"
Info: Elaborating entity "altpll_0_pll_slave_arbitrator" for hierarchy "SOPC_File:mainSystem|altpll_0_pll_slave_arbitrator:the_altpll_0_pll_slave"
Warning (10541): VHDL Signal Declaration warning at SOPC_File.vhd(526): used implicit default value for signal "cpu_0_data_master_read_data_valid_altpll_0_pll_slave" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "altpll_0" for hierarchy "SOPC_File:mainSystem|altpll_0:the_altpll_0"
Warning (10036): Verilog HDL or VHDL warning at altpll_0.vhd(216): object "wire_w_address_range3w" assigned a value but never read
Info: Elaborating entity "altpll_0_stdsync_sv6" for hierarchy "SOPC_File:mainSystem|altpll_0:the_altpll_0|altpll_0_stdsync_sv6:stdsync2"
Info: Elaborating entity "altpll_0_dffpipe_l2c" for hierarchy "SOPC_File:mainSystem|altpll_0:the_altpll_0|altpll_0_stdsync_sv6:stdsync2|altpll_0_dffpipe_l2c:dffpipe3"
Info: Elaborating entity "altpll" for hierarchy "SOPC_File:mainSystem|altpll_0:the_altpll_0|altpll:sd1"
Info: Elaborated megafunction instantiation "SOPC_File:mainSystem|altpll_0:the_altpll_0|altpll:sd1"
Info: Instantiated megafunction "SOPC_File:mainSystem|altpll_0:the_altpll_0|altpll:sd1" with the following parameter:
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "-167"
    Info: Parameter "clk1_divide_by" = "1"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "1"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "operation_mode" = "normal"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
Info: Elaborating entity "char_lcd_control_slave_arbitrator" for hierarchy "SOPC_File:mainSystem|char_lcd_control_slave_arbitrator:the_char_lcd_control_slave"
Warning (10541): VHDL Signal Declaration warning at SOPC_File.vhd(764): used implicit default value for signal "cpu_0_data_master_read_data_valid_char_lcd_control_slave" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "char_lcd" for hierarchy "SOPC_File:mainSystem|char_lcd:the_char_lcd"
Info: Elaborating entity "cpu_0_jtag_debug_module_arbitrator" for hierarchy "SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module"
Warning (10541): VHDL Signal Declaration warning at SOPC_File.vhd(1023): used implicit default value for signal "cpu_0_data_master_read_data_valid_cpu_0_jtag_debug_module" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at SOPC_File.vhd(1027): used implicit default value for signal "cpu_0_instruction_master_read_data_valid_cpu_0_jtag_debug_module" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "cpu_0_data_master_arbitrator" for hierarchy "SOPC_File:mainSystem|cpu_0_data_master_arbitrator:the_cpu_0_data_master"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "cpu_0_instruction_master_arbitrator" for hierarchy "SOPC_File:mainSystem|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "cpu_0" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0"
Warning (10541): VHDL Signal Declaration warning at cpu_0.vhd(4294): used implicit default value for signal "W_vinst" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at cpu_0.vhd(4345): used implicit default value for signal "test_ending" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "cpu_0_test_bench" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench"
Info: Elaborating entity "cpu_0_register_bank_a_module" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a"
Info: Elaborating entity "altsyncram" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info: Instantiated megafunction "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_0_rf_ram_a.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vaf1.tdf
    Info: Found entity 1: altsyncram_vaf1
Info: Elaborating entity "altsyncram_vaf1" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_vaf1:auto_generated"
Info: Elaborating entity "cpu_0_register_bank_b_module" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b"
Info: Elaborating entity "altsyncram" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info: Instantiated megafunction "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_reg_b" = "CLOCK0"
    Info: Parameter "init_file" = "cpu_0_rf_ram_b.mif"
    Info: Parameter "maximum_depth" = "0"
    Info: Parameter "numwords_a" = "32"
    Info: Parameter "numwords_b" = "32"
    Info: Parameter "operation_mode" = "DUAL_PORT"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "widthad_a" = "5"
    Info: Parameter "widthad_b" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_0bf1.tdf
    Info: Found entity 1: altsyncram_0bf1
Info: Elaborating entity "altsyncram_0bf1" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_0bf1:auto_generated"
Info: Elaborating entity "cpu_0_nios2_oci" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci"
Info: Elaborating entity "cpu_0_nios2_oci_debug" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug"
Info: Elaborating entity "cpu_0_nios2_ocimem" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "cpu_0_ociram_lpm_dram_bdp_component_module" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = "cpu_0_ociram_default_contents.mif"
    Info: Parameter "intended_device_family" = "CYCLONEII"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "256"
    Info: Parameter "numwords_b" = "256"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_b" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "8"
    Info: Parameter "widthad_b" = "8"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_c572.tdf
    Info: Found entity 1: altsyncram_c572
Info: Elaborating entity "altsyncram_c572" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated"
Info: Elaborating entity "cpu_0_nios2_avalon_reg" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg"
Info: Elaborating entity "cpu_0_nios2_oci_break" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break"
Info: Elaborating entity "cpu_0_nios2_oci_xbrk" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk"
Info: Elaborating entity "cpu_0_nios2_oci_dbrk" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk"
Info: Elaborating entity "cpu_0_nios2_oci_itrace" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "cpu_0_nios2_oci_dtrace" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace"
Info: Elaborating entity "cpu_0_nios2_oci_td_mode" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode"
Info: Elaborating entity "cpu_0_nios2_oci_fifo" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "cpu_0_nios2_oci_compute_tm_count" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count"
Info: Elaborating entity "cpu_0_nios2_oci_fifowp_inc" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp"
Info: Elaborating entity "cpu_0_nios2_oci_fifocount_inc" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount"
Info: Elaborating entity "cpu_0_oci_test_bench" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench"
Info: Elaborating entity "cpu_0_nios2_oci_pib" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "cpu_0_nios2_oci_im" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning (10296): VHDL warning at cpu_0.vhd(2790): ignored assignment of value to null range
Info: Elaborating entity "cpu_0_traceram_lpm_dram_bdp_component_module" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component"
Warning (10296): VHDL warning at cpu_0.vhd(2539): ignored assignment of value to null range
Warning (10296): VHDL warning at cpu_0.vhd(2615): ignored assignment of value to null range
Info: Elaborating entity "altsyncram" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Instantiated megafunction "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "address_aclr_b" = "NONE"
    Info: Parameter "address_reg_b" = "CLOCK1"
    Info: Parameter "indata_aclr_a" = "NONE"
    Info: Parameter "indata_aclr_b" = "NONE"
    Info: Parameter "init_file" = ""
    Info: Parameter "intended_device_family" = "CYCLONEII"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "128"
    Info: Parameter "numwords_b" = "128"
    Info: Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_aclr_b" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "outdata_reg_b" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info: Parameter "width_a" = "36"
    Info: Parameter "width_b" = "36"
    Info: Parameter "widthad_a" = "7"
    Info: Parameter "widthad_b" = "7"
    Info: Parameter "wrcontrol_aclr_a" = "NONE"
    Info: Parameter "wrcontrol_aclr_b" = "NONE"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_e502.tdf
    Info: Found entity 1: altsyncram_e502
Info: Elaborating entity "altsyncram_e502" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated"
Info: Elaborating entity "cpu_0_jtag_debug_module_wrapper" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper"
Warning (10296): VHDL warning at cpu_0_jtag_debug_module_wrapper.vhd(306): ignored assignment of value to null range
Info: Elaborating entity "cpu_0_jtag_debug_module_tck" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck"
Info: Elaborating entity "altera_std_synchronizer" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info: Elaborated megafunction instantiation "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info: Instantiated megafunction "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info: Parameter "depth" = "2"
Info: Elaborating entity "cpu_0_jtag_debug_module_sysclk" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk"
Info: Elaborating entity "sld_virtual_jtag_basic" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info: Elaborated megafunction instantiation "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info: Instantiated megafunction "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy" with the following parameter:
    Info: Parameter "sld_auto_instance_index" = "YES"
    Info: Parameter "sld_instance_index" = "0"
    Info: Parameter "sld_ir_width" = "2"
    Info: Parameter "sld_mfg_id" = "70"
    Info: Parameter "sld_sim_action" = ""
    Info: Parameter "sld_sim_n_scan" = "0"
    Info: Parameter "sld_sim_total_length" = "0"
    Info: Parameter "sld_type_id" = "34"
    Info: Parameter "sld_version" = "3"
Info: Elaborating entity "sld_virtual_jtag_impl" for hierarchy "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info: Elaborated megafunction instantiation "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info: Elaborating entity "jtag_uart_0_avalon_jtag_slave_arbitrator" for hierarchy "SOPC_File:mainSystem|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"
Warning (10541): VHDL Signal Declaration warning at SOPC_File.vhd(1881): used implicit default value for signal "cpu_0_data_master_read_data_valid_jtag_uart_0_avalon_jtag_slave" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "jtag_uart_0" for hierarchy "SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "jtag_uart_0_scfifo_w" for hierarchy "SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w"
Info: Elaborating entity "scfifo" for hierarchy "SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info: Elaborated megafunction instantiation "SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info: Instantiated megafunction "SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info: Parameter "lpm_numwords" = "64"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "6"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf
    Info: Found entity 1: scfifo_1n21
Info: Elaborating entity "scfifo_1n21" for hierarchy "SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf
    Info: Found entity 1: a_dpfifo_8t21
Info: Elaborating entity "a_dpfifo_8t21" for hierarchy "SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info: Found entity 1: a_fefifo_7cf
Info: Elaborating entity "a_fefifo_7cf" for hierarchy "SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state"
Info: Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf
    Info: Found entity 1: cntr_rj7
Info: Elaborating entity "cntr_rj7" for hierarchy "SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw"
Info: Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf
    Info: Found entity 1: dpram_5h21
Info: Elaborating entity "dpram_5h21" for hierarchy "SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf
    Info: Found entity 1: altsyncram_9tl1
Info: Elaborating entity "altsyncram_9tl1" for hierarchy "SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2"
Info: Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf
    Info: Found entity 1: cntr_fjb
Info: Elaborating entity "cntr_fjb" for hierarchy "SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count"
Info: Elaborating entity "jtag_uart_0_scfifo_r" for hierarchy "SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r"
Info: Elaborating entity "alt_jtag_atlantic" for hierarchy "SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
Info: Elaborated megafunction instantiation "SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
Info: Instantiated megafunction "SOPC_File:mainSystem|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info: Parameter "INSTANCE_ID" = "0"
    Info: Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info: Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info: Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info: Elaborating entity "note_0_s1_arbitrator" for hierarchy "SOPC_File:mainSystem|note_0_s1_arbitrator:the_note_0_s1"
Warning (10541): VHDL Signal Declaration warning at SOPC_File.vhd(2134): used implicit default value for signal "cpu_0_data_master_read_data_valid_note_0_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "note_0" for hierarchy "SOPC_File:mainSystem|note_0:the_note_0"
Info: Elaborating entity "note_1_s1_arbitrator" for hierarchy "SOPC_File:mainSystem|note_1_s1_arbitrator:the_note_1_s1"
Warning (10541): VHDL Signal Declaration warning at SOPC_File.vhd(2369): used implicit default value for signal "cpu_0_data_master_read_data_valid_note_1_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "note_1" for hierarchy "SOPC_File:mainSystem|note_1:the_note_1"
Info: Elaborating entity "note_2_s1_arbitrator" for hierarchy "SOPC_File:mainSystem|note_2_s1_arbitrator:the_note_2_s1"
Warning (10541): VHDL Signal Declaration warning at SOPC_File.vhd(2604): used implicit default value for signal "cpu_0_data_master_read_data_valid_note_2_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "note_2" for hierarchy "SOPC_File:mainSystem|note_2:the_note_2"
Info: Elaborating entity "note_3_s1_arbitrator" for hierarchy "SOPC_File:mainSystem|note_3_s1_arbitrator:the_note_3_s1"
Warning (10541): VHDL Signal Declaration warning at SOPC_File.vhd(2839): used implicit default value for signal "cpu_0_data_master_read_data_valid_note_3_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "note_3" for hierarchy "SOPC_File:mainSystem|note_3:the_note_3"
Info: Elaborating entity "note_4_s1_arbitrator" for hierarchy "SOPC_File:mainSystem|note_4_s1_arbitrator:the_note_4_s1"
Warning (10541): VHDL Signal Declaration warning at SOPC_File.vhd(3074): used implicit default value for signal "cpu_0_data_master_read_data_valid_note_4_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "note_4" for hierarchy "SOPC_File:mainSystem|note_4:the_note_4"
Info: Elaborating entity "note_5_s1_arbitrator" for hierarchy "SOPC_File:mainSystem|note_5_s1_arbitrator:the_note_5_s1"
Warning (10541): VHDL Signal Declaration warning at SOPC_File.vhd(3309): used implicit default value for signal "cpu_0_data_master_read_data_valid_note_5_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "note_5" for hierarchy "SOPC_File:mainSystem|note_5:the_note_5"
Info: Elaborating entity "onchip_memory2_0_s1_arbitrator" for hierarchy "SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "onchip_memory2_0" for hierarchy "SOPC_File:mainSystem|onchip_memory2_0:the_onchip_memory2_0"
Info: Elaborating entity "altsyncram" for hierarchy "SOPC_File:mainSystem|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "SOPC_File:mainSystem|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram"
Info: Instantiated megafunction "SOPC_File:mainSystem|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "byte_size" = "8"
    Info: Parameter "init_file" = "onchip_memory2_0.hex"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "maximum_depth" = "2048"
    Info: Parameter "numwords_a" = "2048"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "11"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_u3c1.tdf
    Info: Found entity 1: altsyncram_u3c1
Info: Elaborating entity "altsyncram_u3c1" for hierarchy "SOPC_File:mainSystem|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_u3c1:auto_generated"
Info: Elaborating entity "sdram_0_s1_arbitrator" for hierarchy "SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module" for hierarchy "SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_data_master_to_sdram_0_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module" for hierarchy "SOPC_File:mainSystem|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1_module:rdv_fifo_for_cpu_0_instruction_master_to_sdram_0_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "sdram_0" for hierarchy "SOPC_File:mainSystem|sdram_0:the_sdram_0"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "sdram_0_input_efifo_module" for hierarchy "SOPC_File:mainSystem|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "sysid_control_slave_arbitrator" for hierarchy "SOPC_File:mainSystem|sysid_control_slave_arbitrator:the_sysid_control_slave"
Warning (10541): VHDL Signal Declaration warning at SOPC_File.vhd(5216): used implicit default value for signal "cpu_0_data_master_read_data_valid_sysid_control_slave" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "sysid" for hierarchy "SOPC_File:mainSystem|sysid:the_sysid"
Info: Elaborating entity "uC_timer_s1_arbitrator" for hierarchy "SOPC_File:mainSystem|uC_timer_s1_arbitrator:the_uC_timer_s1"
Warning (10541): VHDL Signal Declaration warning at SOPC_File.vhd(5444): used implicit default value for signal "cpu_0_data_master_read_data_valid_uC_timer_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "uC_timer" for hierarchy "SOPC_File:mainSystem|uC_timer:the_uC_timer"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "uart_0_s1_arbitrator" for hierarchy "SOPC_File:mainSystem|uart_0_s1_arbitrator:the_uart_0_s1"
Warning (10541): VHDL Signal Declaration warning at SOPC_File.vhd(5684): used implicit default value for signal "cpu_0_data_master_read_data_valid_uart_0_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "uart_0" for hierarchy "SOPC_File:mainSystem|uart_0:the_uart_0"
Info: Elaborating entity "uart_0_tx" for hierarchy "SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "uart_0_rx" for hierarchy "SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "uart_0_rx_stimulus_source" for hierarchy "SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|uart_0_rx_stimulus_source:the_uart_0_rx_stimulus_source"
Info: Elaborating entity "uart_0_regs" for hierarchy "SOPC_File:mainSystem|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs"
Info: Elaborating entity "SOPC_File_reset_clk_0_domain_synch_module" for hierarchy "SOPC_File:mainSystem|SOPC_File_reset_clk_0_domain_synch_module:SOPC_File_reset_clk_0_domain_synch"
Info: Elaborating entity "I2C_AV_Config" for hierarchy "I2C_AV_Config:avconfig"
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(55): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_AV_Config.v(106): truncated value with size 32 to match size of target (6)
Info: Elaborating entity "I2C_Controller" for hierarchy "I2C_AV_Config:avconfig|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at i2c_controller.v(69): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at i2c_controller.v(68): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at i2c_controller.v(81): truncated value with size 32 to match size of target (6)
Info: Elaborating entity "delayCounter" for hierarchy "delayCounter:adcDacControllerStartDelay"
Info: Elaborating entity "audioPLL" for hierarchy "audioPLL:audioPllClockGen"
Info: Elaborating entity "altpll" for hierarchy "audioPLL:audioPllClockGen|altpll:altpll_component"
Info: Elaborated megafunction instantiation "audioPLL:audioPllClockGen|altpll:altpll_component"
Info: Instantiated megafunction "audioPLL:audioPllClockGen|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "3"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "2"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "37037"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=audioPLL"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
Info: Elaborating entity "adc_dac_controller" for hierarchy "adc_dac_controller:adcDacController"
Warning (10540): VHDL Signal Declaration warning at adc_dac_controller.vhd(81): used explicit default value for signal "phase" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at adc_dac_controller.vhd(84): used explicit default value for signal "demo_1" because signal was never assigned a value
Warning (10492): VHDL Process Statement warning at adc_dac_controller.vhd(329): signal "sinWave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adc_dac_controller.vhd(330): signal "sinWave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adc_dac_controller.vhd(331): signal "sinWave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adc_dac_controller.vhd(332): signal "sinWave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adc_dac_controller.vhd(333): signal "sinWave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adc_dac_controller.vhd(334): signal "sinWave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adc_dac_controller.vhd(336): signal "squWave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adc_dac_controller.vhd(337): signal "squWave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adc_dac_controller.vhd(338): signal "squWave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adc_dac_controller.vhd(339): signal "squWave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adc_dac_controller.vhd(340): signal "squWave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adc_dac_controller.vhd(341): signal "squWave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adc_dac_controller.vhd(343): signal "sawWave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adc_dac_controller.vhd(344): signal "sawWave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adc_dac_controller.vhd(345): signal "sawWave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adc_dac_controller.vhd(346): signal "sawWave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adc_dac_controller.vhd(347): signal "sawWave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at adc_dac_controller.vhd(348): signal "sawWave" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at adc_dac_controller.vhd(326): inferring latch(es) for signal or variable "waveform", which holds its previous value in one or more paths through the process
Warning (10873): Using initial value X (don't care) for net "velocityValue[5..1]" at adc_dac_controller.vhd(71)
Info (10041): Inferred latch for "waveform[0][0]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[0][1]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[0][2]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[0][3]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[0][4]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[0][5]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[0][6]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[0][7]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[0][8]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[0][9]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[0][10]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[0][11]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[1][0]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[1][1]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[1][2]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[1][3]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[1][4]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[1][5]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[1][6]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[1][7]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[1][8]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[1][9]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[1][10]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[1][11]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[2][0]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[2][1]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[2][2]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[2][3]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[2][4]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[2][5]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[2][6]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[2][7]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[2][8]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[2][9]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[2][10]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[2][11]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[3][0]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[3][1]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[3][2]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[3][3]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[3][4]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[3][5]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[3][6]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[3][7]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[3][8]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[3][9]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[3][10]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[3][11]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[4][0]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[4][1]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[4][2]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[4][3]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[4][4]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[4][5]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[4][6]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[4][7]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[4][8]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[4][9]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[4][10]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[4][11]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[5][0]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[5][1]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[5][2]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[5][3]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[5][4]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[5][5]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[5][6]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[5][7]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[5][8]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[5][9]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[5][10]" at adc_dac_controller.vhd(326)
Info (10041): Inferred latch for "waveform[5][11]" at adc_dac_controller.vhd(326)
Info: Elaborating entity "waveform_gen" for hierarchy "adc_dac_controller:adcDacController|waveform_gen:waveGen"
Info: Elaborating entity "sin_lut" for hierarchy "adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut"
Info: Elaborating entity "adsr" for hierarchy "adc_dac_controller:adcDacController|adsr:adsrGen0"
Info: 1 design partition requires Analysis and Synthesis
    Info: Partition "Top" requires synthesis because there were changes to its dependent source files
Info: 1 design partition does not require synthesis
    Info: Partition "sld_hub:auto_hub" does not require synthesis because there were no relevant design changes
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_e502:auto_generated|q_a[35]"
Info: Found 1 instances of uninferred RAM logic
    Info: RAM logic "I2C_AV_Config:avconfig|Ram0" is uninferred due to asynchronous read logic
Info: Inferred 2 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|Mux22~0"
        Info: Parameter OPERATION_MODE set to ROM
        Info: Parameter WIDTH_A set to 12
        Info: Parameter WIDTHAD_A set to 12
        Info: Parameter NUMWORDS_A set to 4096
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter INIT_FILE set to MidiSynth.DE1_Audio_AdcDac0.rtl.mif
    Info: Inferred altsyncram megafunction from the following design logic: "adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|Mux10~0"
        Info: Parameter OPERATION_MODE set to ROM
        Info: Parameter WIDTH_A set to 12
        Info: Parameter WIDTHAD_A set to 12
        Info: Parameter NUMWORDS_A set to 4096
        Info: Parameter OUTDATA_REG_A set to UNREGISTERED
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter INIT_FILE set to MidiSynth.DE1_Audio_AdcDac1.rtl.mif
Info: Inferred 6 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "adc_dac_controller:adcDacController|adsr:adsrGen3|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "adc_dac_controller:adcDacController|adsr:adsrGen5|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "adc_dac_controller:adcDacController|adsr:adsrGen4|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "adc_dac_controller:adcDacController|adsr:adsrGen2|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "adc_dac_controller:adcDacController|adsr:adsrGen1|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "adc_dac_controller:adcDacController|adsr:adsrGen0|Mult0"
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|altsyncram:Mux22_rtl_0"
Info: Instantiated megafunction "adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|altsyncram:Mux22_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "12"
    Info: Parameter "WIDTHAD_A" = "12"
    Info: Parameter "NUMWORDS_A" = "4096"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "INIT_FILE" = "MidiSynth.DE1_Audio_AdcDac0.rtl.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_4k01.tdf
    Info: Found entity 1: altsyncram_4k01
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|altsyncram:Mux10_rtl_1"
Info: Instantiated megafunction "adc_dac_controller:adcDacController|waveform_gen:waveGen|sin_lut:lut|altsyncram:Mux10_rtl_1" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "ROM"
    Info: Parameter "WIDTH_A" = "12"
    Info: Parameter "WIDTHAD_A" = "12"
    Info: Parameter "NUMWORDS_A" = "4096"
    Info: Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "INIT_FILE" = "MidiSynth.DE1_Audio_AdcDac1.rtl.mif"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5k01.tdf
    Info: Found entity 1: altsyncram_5k01
Info: Elaborated megafunction instantiation "adc_dac_controller:adcDacController|adsr:adsrGen3|lpm_mult:Mult0"
Info: Instantiated megafunction "adc_dac_controller:adcDacController|adsr:adsrGen3|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "12"
    Info: Parameter "LPM_WIDTHB" = "12"
    Info: Parameter "LPM_WIDTHP" = "24"
    Info: Parameter "LPM_WIDTHR" = "24"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Found 1 design units, including 1 entities, in source file db/mult_d8t.tdf
    Info: Found entity 1: mult_d8t
Warning: Ignored assignment(s) for "CLOCK_27[0]" because "CLOCK_27" is not a bus or array
Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Starting Logic Optimization and Technology Mapping for Top Partition
Warning: The following bidir pins have no drivers
    Warning: Bidir "GPIO_1[0]" has no driver
    Warning: Bidir "GPIO_1[1]" has no driver
    Warning: Bidir "GPIO_1[2]" has no driver
    Warning: Bidir "GPIO_1[3]" has no driver
    Warning: Bidir "GPIO_1[4]" has no driver
    Warning: Bidir "GPIO_1[5]" has no driver
    Warning: Bidir "GPIO_1[6]" has no driver
    Warning: Bidir "GPIO_1[7]" has no driver
    Warning: Bidir "GPIO_1[8]" has no driver
    Warning: Bidir "GPIO_1[9]" has no driver
    Warning: Bidir "GPIO_1[10]" has no driver
    Warning: Bidir "GPIO_1[11]" has no driver
    Warning: Bidir "GPIO_1[12]" has no driver
    Warning: Bidir "GPIO_1[13]" has no driver
    Warning: Bidir "GPIO_1[14]" has no driver
    Warning: Bidir "GPIO_1[15]" has no driver
    Warning: Bidir "GPIO_1[16]" has no driver
    Warning: Bidir "GPIO_1[17]" has no driver
    Warning: Bidir "GPIO_1[18]" has no driver
    Warning: Bidir "GPIO_1[19]" has no driver
    Warning: Bidir "GPIO_1[20]" has no driver
    Warning: Bidir "GPIO_1[21]" has no driver
    Warning: Bidir "GPIO_1[22]" has no driver
    Warning: Bidir "GPIO_1[23]" has no driver
    Warning: Bidir "GPIO_1[24]" has no driver
    Warning: Bidir "GPIO_1[25]" has no driver
    Warning: Bidir "GPIO_1[26]" has no driver
    Warning: Bidir "GPIO_1[27]" has no driver
    Warning: Bidir "GPIO_1[28]" has no driver
    Warning: Bidir "GPIO_1[29]" has no driver
    Warning: Bidir "GPIO_1[30]" has no driver
    Warning: Bidir "GPIO_1[31]" has no driver
    Warning: Bidir "GPIO_1[32]" has no driver
    Warning: Bidir "GPIO_1[33]" has no driver
    Warning: Bidir "GPIO_1[34]" has no driver
    Warning: Bidir "GPIO_1[35]" has no driver
Info: Duplicate LATCH primitives merged into single LATCH primitive
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[1][0]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][0]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[2][0]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][0]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[5][0]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][0]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[4][0]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][0]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[1][1]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][1]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[2][1]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][1]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[5][1]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][1]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[4][1]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][1]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[1][2]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][2]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[2][2]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][2]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[5][2]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][2]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[4][2]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][2]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[1][3]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][3]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[2][3]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][3]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[5][3]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][3]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[4][3]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][3]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[1][4]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][4]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[2][4]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][4]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[5][4]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][4]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[4][4]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][4]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[1][5]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][5]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[2][5]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][5]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[5][5]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][5]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[4][5]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][5]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[1][6]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][6]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[2][6]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][6]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[5][6]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][6]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[4][6]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][6]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[1][7]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][7]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[2][7]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][7]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[5][7]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][7]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[4][7]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][7]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[1][8]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][8]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[2][8]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][8]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[5][8]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][8]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[4][8]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][8]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[1][9]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][9]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[2][9]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][9]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[5][9]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][9]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[4][9]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][9]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[1][10]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][10]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[2][10]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][10]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[5][10]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][10]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[4][10]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][10]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[1][11]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][11]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[2][11]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][11]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[5][11]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][11]"
    Info: Duplicate LATCH primitive "adc_dac_controller:adcDacController|waveform[4][11]" merged with LATCH primitive "adc_dac_controller:adcDacController|waveform[3][11]"
Warning: Latch adc_dac_controller:adcDacController|waveform[3][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|waveType[1]
Warning: Latch adc_dac_controller:adcDacController|waveform[3][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|waveType[1]
Warning: Latch adc_dac_controller:adcDacController|waveform[3][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|waveType[1]
Warning: Latch adc_dac_controller:adcDacController|waveform[3][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|waveType[1]
Warning: Latch adc_dac_controller:adcDacController|waveform[3][4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|waveType[1]
Warning: Latch adc_dac_controller:adcDacController|waveform[3][5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|waveType[1]
Warning: Latch adc_dac_controller:adcDacController|waveform[3][6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|waveType[1]
Warning: Latch adc_dac_controller:adcDacController|waveform[3][7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|waveType[1]
Warning: Latch adc_dac_controller:adcDacController|waveform[3][8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|waveType[1]
Warning: Latch adc_dac_controller:adcDacController|waveform[3][9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|waveType[1]
Warning: Latch adc_dac_controller:adcDacController|waveform[3][10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|waveType[1]
Warning: Latch adc_dac_controller:adcDacController|waveform[3][11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|waveType[1]
Warning: Latch adc_dac_controller:adcDacController|waveform[0][0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|waveType[1]
Warning: Latch adc_dac_controller:adcDacController|waveform[0][1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|waveType[1]
Warning: Latch adc_dac_controller:adcDacController|waveform[0][2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|waveType[1]
Warning: Latch adc_dac_controller:adcDacController|waveform[0][3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|waveType[1]
Warning: Latch adc_dac_controller:adcDacController|waveform[0][4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|waveType[1]
Warning: Latch adc_dac_controller:adcDacController|waveform[0][5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|waveType[1]
Warning: Latch adc_dac_controller:adcDacController|waveform[0][6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|waveType[1]
Warning: Latch adc_dac_controller:adcDacController|waveform[0][7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|waveType[1]
Warning: Latch adc_dac_controller:adcDacController|waveform[0][8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|waveType[1]
Warning: Latch adc_dac_controller:adcDacController|waveform[0][9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|waveType[1]
Warning: Latch adc_dac_controller:adcDacController|waveform[0][10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|waveType[1]
Warning: Latch adc_dac_controller:adcDacController|waveform[0][11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal adc_dac_controller:adcDacController|waveType[1]
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at VCC
    Warning (13410): Pin "LEDR[1]" is stuck at VCC
    Warning (13410): Pin "LEDR[2]" is stuck at VCC
    Warning (13410): Pin "LEDR[3]" is stuck at VCC
    Warning (13410): Pin "LEDR[4]" is stuck at VCC
    Warning (13410): Pin "LEDR[5]" is stuck at VCC
    Warning (13410): Pin "LEDR[6]" is stuck at VCC
    Warning (13410): Pin "LEDR[7]" is stuck at VCC
    Warning (13410): Pin "LEDR[8]" is stuck at VCC
    Warning (13410): Pin "LEDR[9]" is stuck at VCC
    Warning (13410): Pin "LEDR[10]" is stuck at VCC
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at VCC
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at VCC
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at VCC
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
Critical Warning: Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register adc_dac_controller:adcDacController|leftOutCounter[3] will power up to High
    Critical Warning (18010): Register adc_dac_controller:adcDacController|leftOutCounter[2] will power up to High
    Critical Warning (18010): Register adc_dac_controller:adcDacController|leftOutCounter[1] will power up to High
    Critical Warning (18010): Register adc_dac_controller:adcDacController|leftOutCounter[0] will power up to High
    Critical Warning (18010): Register adc_dac_controller:adcDacController|rightOutCounter[3] will power up to High
    Critical Warning (18010): Register adc_dac_controller:adcDacController|rightOutCounter[2] will power up to High
    Critical Warning (18010): Register adc_dac_controller:adcDacController|rightOutCounter[1] will power up to High
    Critical Warning (18010): Register adc_dac_controller:adcDacController|rightOutCounter[0] will power up to High
    Critical Warning (18010): Register delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[31] will power up to Low
    Critical Warning (18010): Register delayCounter:adcDacControllerStartDelay|delayCounterInternalCount[0] will power up to Low
Info: 66 registers lost all their fanouts during netlist optimizations. The first 66 are displayed below.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[0]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[1]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[2]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[3]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[4]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[5]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[6]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[7]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[8]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[9]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[10]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[11]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[12]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[13]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[14]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[15]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[16]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[17]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[18]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[19]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[20]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[21]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[22]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[23]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[24]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[25]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[26]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[27]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[28]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[29]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[30]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[31]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[32]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[33]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[34]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[35]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[16]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[15]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[14]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[13]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[12]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[11]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[10]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[9]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[8]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[1]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[0]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[0]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_instruction_master_granted_slave_onchip_memory2_0_s1" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|last_cycle_cpu_0_data_master_granted_slave_onchip_memory2_0_s1" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_share_counter[0]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info: Register "SOPC_File:mainSystem|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_saved_chosen_master_vector[0]" lost all its fanouts during netlist optimizations.
    Info: Register "I2C_AV_Config:avconfig|mSetup_ST~9" lost all its fanouts during netlist optimizations.
    Info: Register "I2C_AV_Config:avconfig|mSetup_ST~10" lost all its fanouts during netlist optimizations.
Info: Implemented 4126 device resources after synthesis - the final resource count might be different
    Info: Implemented 65 input pins
    Info: Implemented 94 output pins
    Info: Implemented 122 bidirectional pins
    Info: Implemented 3661 logic cells
    Info: Implemented 168 RAM segments
    Info: Implemented 2 PLLs
    Info: Implemented 12 DSP elements
    Info: Implemented 1 partitions
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 311 warnings
    Info: Peak virtual memory: 345 megabytes
    Info: Processing ended: Mon Mar 26 17:23:51 2012
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:22


