

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Fri Dec  6 10:17:01 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_full.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   321145|   321145| 3.211 ms | 3.211 ms |  321145|  321145|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+---------+---------+----------+----------+--------+--------+---------+
        |                      |           |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |       Instance       |   Module  |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +----------------------+-----------+---------+---------+----------+----------+--------+--------+---------+
        |grp_attention_fu_647  |attention  |   316534|   316534| 3.165 ms | 3.165 ms |  316534|  316534|   none  |
        +----------------------+-----------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     1536|     1536|         1|          -|          -|  1536|    no    |
        |- Loop 2  |     3072|     3072|         2|          -|          -|  1536|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     54|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |     2439|    432|   44998|  86272|    0|
|Memory           |       10|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    195|    -|
|Register         |        -|      -|      39|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |     2449|    432|   45037|  86521|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |      874|    196|      42|    162|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+-------+-------+-------+-----+
    |       Instance       |   Module  | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +----------------------+-----------+---------+-------+-------+-------+-----+
    |grp_attention_fu_647  |attention  |     2439|    432|  44998|  86272|    0|
    +----------------------+-----------+---------+-------+-------+-------+-----+
    |Total                 |           |     2439|    432|  44998|  86272|    0|
    +----------------------+-----------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |     Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |input_0_V_U  |dut_input_0_V  |        5|  0|   0|    0|  1536|   40|     1|        61440|
    |output_0_U   |dut_output_0   |        5|  0|   0|    0|  1536|   40|     1|        61440|
    +-------------+---------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |               |       10|  0|   0|    0|  3072|   80|     2|       122880|
    +-------------+---------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln19_fu_1189_p2   |     +    |      0|  0|  13|          11|           1|
    |add_ln51_fu_1221_p2   |     +    |      0|  0|  13|          11|           1|
    |ap_block_state2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln19_fu_1183_p2  |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln51_fu_1215_p2  |   icmp   |      0|  0|  13|          11|          11|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0|  54|          45|          25|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  33|          6|    1|          6|
    |input_0_V_address0  |  15|          3|   11|         33|
    |input_0_V_ce0       |  15|          3|    1|          3|
    |input_0_V_ce1       |   9|          2|    1|          2|
    |input_0_V_d0        |  15|          3|   40|        120|
    |input_0_V_we0       |  15|          3|    1|          3|
    |j9_0_0_reg_636      |   9|          2|   11|         22|
    |j_0_0_reg_625       |   9|          2|   11|         22|
    |output_0_address0   |  15|          3|   11|         33|
    |output_0_ce0        |  15|          3|    1|          3|
    |output_0_ce1        |   9|          2|    1|          2|
    |output_0_we0        |   9|          2|    1|          2|
    |output_0_we1        |   9|          2|    1|          2|
    |strm_in_V_V_blk_n   |   9|          2|    1|          2|
    |strm_out_V_V_blk_n  |   9|          2|    1|          2|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 195|         40|   94|        257|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln51_reg_1256                  |  11|   0|   11|          0|
    |ap_CS_fsm                          |   5|   0|    5|          0|
    |grp_attention_fu_647_ap_start_reg  |   1|   0|    1|          0|
    |j9_0_0_reg_636                     |  11|   0|   11|          0|
    |j_0_0_reg_625                      |  11|   0|   11|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  39|   0|   39|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_start             |  in |    1| ap_ctrl_hs |      dut     | return value |
|ap_done              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_idle              | out |    1| ap_ctrl_hs |      dut     | return value |
|ap_ready             | out |    1| ap_ctrl_hs |      dut     | return value |
|strm_in_V_V_dout     |  in |   32|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_empty_n  |  in |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_in_V_V_read     | out |    1|   ap_fifo  |  strm_in_V_V |    pointer   |
|strm_out_V_V_din     | out |   32|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_full_n  |  in |    1|   ap_fifo  | strm_out_V_V |    pointer   |
|strm_out_V_V_write   | out |    1|   ap_fifo  | strm_out_V_V |    pointer   |
+---------------------+-----+-----+------------+--------------+--------------+

