---
layout: default
title: VeriLocc: End-to-End Cross-Architecture Register Allocation via LLM
---

# VeriLocc: End-to-End Cross-Architecture Register Allocation via LLM

<div class="paper-toolbar">
  <a href="https://arxiv.org/abs/2506.17506" class="toolbar-btn" target="_blank">ğŸ“„ arXiv: 2506.17506v1</a>
  <a href="https://arxiv.org/pdf/2506.17506.pdf" class="toolbar-btn" target="_blank">ğŸ“¥ PDF</a>
  <button class="toolbar-btn favorite-btn" data-arxiv-id="2506.17506v1" data-paper-url="__CURRENT_PAGE__" onclick="toggleFavorite(this, '2506.17506v1', 'VeriLocc: End-to-End Cross-Architecture Register Allocation via LLM')" title="æ·»åŠ åˆ°æ”¶è—å¤¹">â˜† æ”¶è—</button>
  <button class="toolbar-btn" onclick="copyLinkToClipboard(this)">ğŸ”— åˆ†äº«</button>
</div>


**ä½œè€…**: Lesheng Jin, Zhenyuan Ruan, Haohui Mai, Jingbo Shang

**åˆ†ç±»**: cs.CL, cs.OS

**å‘å¸ƒæ—¥æœŸ**: 2025-06-20

---

## ğŸ’¡ ä¸€å¥è¯è¦ç‚¹

**æå‡ºVeriLoccä»¥è§£å†³GPUæ¶æ„é—´å¯„å­˜å™¨åˆ†é…é—®é¢˜**

ğŸ¯ **åŒ¹é…é¢†åŸŸ**: **æ”¯æŸ±ä¹ï¼šå…·èº«å¤§æ¨¡å‹ (Embodied Foundation Models)**

**å…³é”®è¯**: `å¯„å­˜å™¨åˆ†é…` `å¤§å‹è¯­è¨€æ¨¡å‹` `GPUæ¶æ„` `ç¼–è¯‘å™¨æŠ€æœ¯` `æ€§èƒ½ä¼˜åŒ–` `æ·±åº¦å­¦ä¹ ` `é«˜æ€§èƒ½è®¡ç®—`

## ğŸ“‹ æ ¸å¿ƒè¦ç‚¹

1. ç°æœ‰çš„å¯„å­˜å™¨åˆ†é…æ–¹æ³•ä¾èµ–äºæ‰‹å·¥è®¾è®¡çš„å¯å‘å¼ç®—æ³•ï¼Œéš¾ä»¥é€‚åº”å¿«é€Ÿå‘å±•çš„GPUæ¶æ„ï¼Œä¸”éœ€è¦é¢‘ç¹è°ƒä¼˜ã€‚
2. VeriLoccæ¡†æ¶ç»“åˆäº†å¤§å‹è¯­è¨€æ¨¡å‹å’Œæ­£å¼ç¼–è¯‘æŠ€æœ¯ï¼Œé€šè¿‡å¾®è°ƒLLMå®ç°è·¨æ¶æ„çš„å¯„å­˜å™¨åˆ†é…ï¼Œæå‡äº†åˆ†é…çš„å‡†ç¡®æ€§å’Œé€šç”¨æ€§ã€‚
3. åœ¨çŸ©é˜µä¹˜æ³•å’Œå¤šå¤´æ³¨æ„åŠ›çš„å®éªŒä¸­ï¼ŒVeriLoccçš„å•æ¬¡å‡†ç¡®ç‡è¾¾åˆ°85-99%ï¼Œå¹¶ä¸”åœ¨æ€§èƒ½ä¸Šè¶…è¶Šäº†ç°æœ‰çš„ä¸“å®¶è°ƒä¼˜åº“ã€‚

## ğŸ“ æ‘˜è¦ï¼ˆä¸­æ–‡ï¼‰

ç°ä»£GPUå¿«é€Ÿå‘å±•ï¼Œä½†ç°æœ‰ç¼–è¯‘å™¨ä»ä¾èµ–æ‰‹å·¥è®¾è®¡çš„å¯„å­˜å™¨åˆ†é…å¯å‘å¼æ–¹æ³•ï¼Œè¿™äº›æ–¹æ³•éœ€è¦é’ˆå¯¹æ¯ä¸€ä»£ç¡¬ä»¶è¿›è¡Œå¤§é‡é‡æ–°è°ƒä¼˜ã€‚æœ¬æ–‡æå‡ºäº†VeriLoccæ¡†æ¶ï¼Œå°†å¤§å‹è¯­è¨€æ¨¡å‹ï¼ˆLLMsï¼‰ä¸æ­£å¼ç¼–è¯‘å™¨æŠ€æœ¯ç›¸ç»“åˆï¼Œå®ç°è·¨GPUæ¶æ„çš„é€šç”¨å’Œå¯éªŒè¯çš„å¯„å­˜å™¨åˆ†é…ã€‚VeriLoccé€šè¿‡å¾®è°ƒLLMï¼Œå°†ä¸­é—´è¡¨ç¤ºï¼ˆMIRsï¼‰è½¬æ¢ä¸ºç‰¹å®šç›®æ ‡çš„å¯„å­˜å™¨åˆ†é…ï¼Œå¹¶å€ŸåŠ©é™æ€åˆ†æè¿›è¡Œè·¨æ¶æ„çš„å½’ä¸€åŒ–å’Œæ³›åŒ–ï¼ŒåŒæ—¶é€šè¿‡éªŒè¯å™¨å¼•å¯¼çš„å†ç”Ÿå¾ªç¯ç¡®ä¿æ­£ç¡®æ€§ã€‚åœ¨çŸ©é˜µä¹˜æ³•ï¼ˆGEMMï¼‰å’Œå¤šå¤´æ³¨æ„åŠ›ï¼ˆMHAï¼‰ä¸Šçš„è¯„ä¼°æ˜¾ç¤ºï¼ŒVeriLoccå®ç°äº†85-99%çš„å•æ¬¡å‡†ç¡®ç‡å’Œæ¥è¿‘100%çš„é€šè¿‡ç‡ã€‚æ¡ˆä¾‹ç ”ç©¶è¡¨æ˜ï¼ŒVeriLoccå‘ç°çš„å¯„å­˜å™¨åˆ†é…æ€§èƒ½ä¼˜äºä¸“å®¶è°ƒä¼˜çš„åº“ï¼Œè¿è¡Œæ—¶é—´æ¯”rocBLASæå‡è¶…è¿‡10%ã€‚

## ğŸ”¬ æ–¹æ³•è¯¦è§£

**é—®é¢˜å®šä¹‰**ï¼šæœ¬æ–‡æ—¨åœ¨è§£å†³ç°æœ‰GPUæ¶æ„é—´å¯„å­˜å™¨åˆ†é…æ–¹æ³•çš„å±€é™æ€§ï¼Œç‰¹åˆ«æ˜¯æ‰‹å·¥è®¾è®¡çš„å¯å‘å¼ç®—æ³•åœ¨é¢å¯¹æ–°ç¡¬ä»¶æ—¶çš„é€‚åº”æ€§ä¸è¶³å’Œè°ƒä¼˜æˆæœ¬é«˜çš„é—®é¢˜ã€‚

**æ ¸å¿ƒæ€è·¯**ï¼šVeriLoccé€šè¿‡ç»“åˆå¤§å‹è¯­è¨€æ¨¡å‹ï¼ˆLLMsï¼‰ä¸æ­£å¼ç¼–è¯‘å™¨æŠ€æœ¯ï¼Œåˆ©ç”¨LLMçš„å¼ºå¤§ç”Ÿæˆèƒ½åŠ›ï¼Œå°†ä¸­é—´è¡¨ç¤ºï¼ˆMIRsï¼‰è½¬æ¢ä¸ºç‰¹å®šç›®æ ‡çš„å¯„å­˜å™¨åˆ†é…ï¼Œä»è€Œå®ç°è·¨æ¶æ„çš„é€šç”¨æ€§å’Œå¯éªŒè¯æ€§ã€‚

**æŠ€æœ¯æ¡†æ¶**ï¼šVeriLoccçš„æ•´ä½“æ¶æ„åŒ…æ‹¬ä¸‰ä¸ªä¸»è¦æ¨¡å—ï¼šé¦–å…ˆæ˜¯LLMçš„å¾®è°ƒæ¨¡å—ï¼Œç”¨äºç”Ÿæˆå¯„å­˜å™¨åˆ†é…ï¼›å…¶æ¬¡æ˜¯é™æ€åˆ†ææ¨¡å—ï¼Œè´Ÿè´£è¿›è¡Œè·¨æ¶æ„çš„å½’ä¸€åŒ–å’Œæ³›åŒ–ï¼›æœ€åæ˜¯éªŒè¯å™¨å¼•å¯¼çš„å†ç”Ÿå¾ªç¯ï¼Œç¡®ä¿ç”Ÿæˆçš„å¯„å­˜å™¨åˆ†é…çš„æ­£ç¡®æ€§ã€‚

**å…³é”®åˆ›æ–°**ï¼šVeriLoccçš„åˆ›æ–°åœ¨äºå°†LLMä¸æ­£å¼ç¼–è¯‘æŠ€æœ¯ç»“åˆï¼Œå½¢æˆäº†ä¸€ç§æ–°çš„å¯„å­˜å™¨åˆ†é…æ–¹æ³•ï¼Œèƒ½å¤Ÿåœ¨ä¸åŒGPUæ¶æ„é—´å®ç°é«˜æ•ˆçš„å¯„å­˜å™¨åˆ†é…ï¼Œæ˜¾è‘—æé«˜äº†åˆ†é…çš„å‡†ç¡®æ€§å’Œæ€§èƒ½ã€‚

**å…³é”®è®¾è®¡**ï¼šåœ¨è®¾è®¡ä¸­ï¼ŒVeriLoccé‡‡ç”¨äº†ç‰¹å®šçš„æŸå¤±å‡½æ•°æ¥ä¼˜åŒ–å¯„å­˜å™¨åˆ†é…çš„å‡†ç¡®æ€§ï¼Œå¹¶é€šè¿‡é™æ€åˆ†æç¡®ä¿ç”Ÿæˆçš„åˆ†é…åœ¨ä¸åŒæ¶æ„é—´çš„æœ‰æ•ˆæ€§ã€‚

## ğŸ“Š å®éªŒäº®ç‚¹

VeriLoccåœ¨çŸ©é˜µä¹˜æ³•å’Œå¤šå¤´æ³¨æ„åŠ›ä»»åŠ¡ä¸­è¡¨ç°å‡ºè‰²ï¼Œå•æ¬¡å‡†ç¡®ç‡è¾¾åˆ°85-99%ï¼Œå¹¶ä¸”åœ¨æ€§èƒ½ä¸Šè¶…è¶Šäº†ä¸“å®¶è°ƒä¼˜çš„åº“ï¼Œè¿è¡Œæ—¶é—´æ¯”rocBLASæå‡è¶…è¿‡10%ã€‚è¿™äº›ç»“æœè¡¨æ˜ï¼ŒVeriLoccåœ¨å¯„å­˜å™¨åˆ†é…æ–¹é¢å…·æœ‰æ˜¾è‘—çš„ä¼˜åŠ¿å’Œå®ç”¨ä»·å€¼ã€‚

## ğŸ¯ åº”ç”¨åœºæ™¯

VeriLoccçš„ç ”ç©¶æˆæœåœ¨é«˜æ€§èƒ½è®¡ç®—ã€æ·±åº¦å­¦ä¹ å’Œå›¾å½¢å¤„ç†ç­‰é¢†åŸŸå…·æœ‰å¹¿æ³›çš„åº”ç”¨æ½œåŠ›ã€‚é€šè¿‡å®ç°æ›´é«˜æ•ˆçš„å¯„å­˜å™¨åˆ†é…ï¼Œèƒ½å¤Ÿæ˜¾è‘—æå‡GPUç¨‹åºçš„è¿è¡Œæ•ˆç‡ï¼Œé™ä½å¼€å‘å’Œç»´æŠ¤æˆæœ¬ï¼Œæ¨åŠ¨ç›¸å…³æŠ€æœ¯çš„è¿›ä¸€æ­¥å‘å±•ã€‚

## ğŸ“„ æ‘˜è¦ï¼ˆåŸæ–‡ï¼‰

> Modern GPUs evolve rapidly, yet production compilers still rely on hand-crafted register allocation heuristics that require substantial re-tuning for each hardware generation. We introduce VeriLocc, a framework that combines large language models (LLMs) with formal compiler techniques to enable generalizable and verifiable register allocation across GPU architectures. VeriLocc fine-tunes an LLM to translate intermediate representations (MIRs) into target-specific register assignments, aided by static analysis for cross-architecture normalization and generalization and a verifier-guided regeneration loop to ensure correctness. Evaluated on matrix multiplication (GEMM) and multi-head attention (MHA), VeriLocc achieves 85-99% single-shot accuracy and near-100% pass@100. Case study shows that VeriLocc discovers more performant assignments than expert-tuned libraries, outperforming rocBLAS by over 10% in runtime.

