
---------- Begin Simulation Statistics ----------
simSeconds                                   0.000289                       # Number of seconds simulated (Second)
simTicks                                    289414000                       # Number of ticks simulated (Tick)
finalTick                                   289414000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.69                       # Real time elapsed on the host (Second)
hostTickRate                                418135525                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     645988                       # Number of bytes of host memory used (Byte)
simInsts                                        94409                       # Number of instructions simulated (Count)
simOps                                         147357                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   136367                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     212843                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                           289415                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                          159799                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                        1                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                         156879                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                     41                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined                12429                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined             14310                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                   1                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples              268751                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.583734                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.166148                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                    187205     69.66%     69.66% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                     45403     16.89%     86.55% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                     15885      5.91%     92.46% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                     11710      4.36%     96.82% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                      3065      1.14%     97.96% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                      1650      0.61%     98.57% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                      3042      1.13%     99.71% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                       514      0.19%     99.90% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                       277      0.10%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total                268751                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                     248     77.50%     77.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     77.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     77.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     77.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     77.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     77.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     77.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     77.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     77.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     77.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     77.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     77.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     77.50% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     11      3.44%     80.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     80.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      1      0.31%     81.25% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     2      0.62%     81.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     81.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     81.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     81.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     81.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     81.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     81.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     81.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     81.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     81.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     81.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     81.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     81.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     81.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     81.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     81.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     81.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     81.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     81.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     81.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     81.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     81.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     81.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     81.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     81.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     81.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     81.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     81.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     81.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     81.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                     26      8.12%     90.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                    19      5.94%     95.94% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 6      1.88%     97.81% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                7      2.19%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          633      0.40%      0.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu        142337     90.73%     91.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult            6      0.00%     91.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv            29      0.02%     91.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd          136      0.09%     91.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     91.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     91.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     91.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     91.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     91.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     91.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     91.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     91.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     91.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu          156      0.10%     91.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     91.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt           48      0.03%     91.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc          218      0.14%     91.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     91.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     91.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     91.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     91.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     91.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     91.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     91.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     91.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     91.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     91.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     91.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     91.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     91.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     91.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     91.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     91.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     91.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     91.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     91.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     91.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     91.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     91.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     91.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     91.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     91.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     91.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     91.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     91.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     91.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead         6878      4.38%     95.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite         5823      3.71%     99.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead           86      0.05%     99.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite          529      0.34%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total         156879                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.542056                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                                 320                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.002040                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                   580210                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                  170710                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses          153981                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                      2654                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                     1529                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses             1277                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                      155226                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                         1340                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                           604                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                          20028                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                         1524                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                     159800                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                      122                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                         7192                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                        6685                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                         1                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                            55                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                         1211                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents                 11                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect                 54                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect             641                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                      695                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                            155994                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                          6801                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                       879                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                              13070                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                           6506                       # Number of branches executed (Count)
system.cpu.numStoreInsts                         6269                       # Number of stores executed (Count)
system.cpu.numRate                           0.538998                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                       155655                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                      155258                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                        128536                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                        237774                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            0.536455                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.540581                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                             298                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                           20664                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                       94409                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                        147357                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               3.065545                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          3.065545                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.326206                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.326206                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                     242450                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                    141515                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                        1527                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                        714                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                       80608                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                     146499                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                     27070                       # number of misc regfile reads (Count)
system.cpu.MemDepUnit__0.insertedLoads           7192                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores          6685                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads           24                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores            4                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                    8123                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted              6935                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               679                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                 5956                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                    5252                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.881800                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     271                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             311                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                 20                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              291                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           89                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts           12241                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts               582                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples       266771                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.552373                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.257485                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0          193413     72.50%     72.50% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1           40627     15.23%     87.73% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2           17412      6.53%     94.26% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3            7436      2.79%     97.05% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4            1141      0.43%     97.47% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5             336      0.13%     97.60% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6            3901      1.46%     99.06% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7              92      0.03%     99.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8            2413      0.90%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total       266771                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted                94409                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted                 147357                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                       11378                       # Number of memory references committed (Count)
system.cpu.commit.loads                          5646                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                       5840                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                       1149                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                      146608                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   150                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          194      0.13%      0.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu       135269     91.80%     91.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     91.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv           21      0.01%     91.95% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd          135      0.09%     92.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     92.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     92.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     92.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     92.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     92.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     92.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     92.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     92.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     92.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu           94      0.06%     92.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     92.10% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt           46      0.03%     92.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc          215      0.15%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     92.28% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead         5592      3.79%     96.07% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite         5266      3.57%     99.65% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead           54      0.04%     99.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite          466      0.32%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total       147357                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples          2413                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data           3930                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total              3930                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data          3930                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total             3930                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data         5770                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total            5770                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data         5770                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total           5770                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    355730000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    355730000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    355730000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    355730000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data         9700                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total          9700                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data         9700                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total         9700                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.594845                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.594845                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.594845                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.594845                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 61651.646447                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 61651.646447                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 61651.646447                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 61651.646447                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs          369                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs           15                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      24.600000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         5318                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              5318                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          191                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           191                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          191                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          191                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         5579                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         5579                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         5579                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         5579                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    330515005                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    330515005                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    330515005                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    330515005                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.575155                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.575155                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.575155                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.575155                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 59242.696720                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 59242.696720                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 59242.696720                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 59242.696720                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                   5318                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data         2272                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total            2272                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         1695                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          1695                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    104054000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    104054000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data         3967                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total         3967                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.427275                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.427275                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 61388.790560                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 61388.790560                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          189                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          189                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         1506                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         1506                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data     86993001                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total     86993001                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.379632                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.379632                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 57764.276892                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 57764.276892                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data         1658                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total           1658                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         4075                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         4075                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    251676000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    251676000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data         5733                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total         5733                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.710797                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.710797                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 61760.981595                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 61760.981595                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data            2                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total            2                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         4073                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         4073                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    243522004                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    243522004                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.710448                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.710448                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 59789.345446                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 59789.345446                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    289414000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           200.364050                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs                 9511                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               5551                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               1.713385                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              225000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   200.364050                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.391336                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.391336                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          233                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           20                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          213                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.455078                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses              24951                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses             24951                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    289414000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                    21490                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles                225064                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                     12437                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                  9156                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                    604                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved                 5396                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   228                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts                 163488                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  1150                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles              26153                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                         105232                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                        8123                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches               5543                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                        240849                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                    1644                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  132                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           780                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles            4                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                     10672                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   352                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples             268751                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.623112                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.008005                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                   242621     90.28%     90.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                      245      0.09%     90.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                      201      0.07%     90.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                     4448      1.66%     92.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                      573      0.21%     92.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                     4437      1.65%     93.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                      271      0.10%     94.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                      272      0.10%     94.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                    15683      5.84%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total               268751                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.028067                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.363602                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst          10045                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total             10045                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst         10045                       # number of overall hits (Count)
system.cpu.icache.overallHits::total            10045                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          627                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             627                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          627                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            627                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     62515000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     62515000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     62515000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     62515000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst        10672                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total         10672                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst        10672                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total        10672                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.058752                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.058752                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.058752                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.058752                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 99704.944179                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 99704.944179                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 99704.944179                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 99704.944179                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs           72                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            3                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             24                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          145                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           145                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          145                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          145                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          482                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          482                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          482                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          482                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     49969000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     49969000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     49969000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     49969000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.045165                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.045165                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.045165                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.045165                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 103670.124481                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 103670.124481                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 103670.124481                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 103670.124481                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                    236                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst        10045                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total           10045                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          627                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           627                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     62515000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     62515000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst        10672                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total        10672                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.058752                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.058752                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 99704.944179                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 99704.944179                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          145                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          145                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          482                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          482                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     49969000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     49969000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.045165                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.045165                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 103670.124481                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 103670.124481                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    289414000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           227.341169                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                10527                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                482                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs              21.840249                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              107000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   227.341169                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.888051                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.888051                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          246                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           38                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2          208                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.960938                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses              21826                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses             21826                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    289414000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                        2729                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                    1546                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                    4                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  11                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                    953                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    1                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                     10                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples               5646                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             18.504251                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            31.054058                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                   4161     73.70%     73.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                   15      0.27%     73.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                    5      0.09%     74.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                  380      6.73%     80.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                   11      0.19%     80.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   96      1.70%     82.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                    7      0.12%     82.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  832     14.74%     97.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                    7      0.12%     97.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                   21      0.37%     98.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                 22      0.39%     98.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119                 24      0.43%     98.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129                 42      0.74%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                  4      0.07%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169                  2      0.04%     99.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179                 10      0.18%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                  5      0.09%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows                2      0.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              548                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total                 5646                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                    6763                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                    6270                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                        90                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                        40                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    289414000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                   10807                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                       177                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    289414000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON    289414000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                    604                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                    25754                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                   23430                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles             35                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                     17271                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                201657                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts                 162276                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                    14                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                   6339                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                      1                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                 192375                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands              296240                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                      370905                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                   253705                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                      1565                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps                280217                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                    16009                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       4                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   4                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                     55426                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                           423800                       # The number of ROB reads (Count)
system.cpu.rob.writes                          321204                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                    94409                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                     147357                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    10                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                 1900                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty           6792                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackClean           6726                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict                236                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq                 31                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp                31                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq                3899                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp               3899                       # Transaction distribution (Count)
system.l2bus.transDist::ReadCleanReq             1418                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq             482                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         1200                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.victimcache.mem_side_port::system.l2cache.cpu_side_port        15778                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                    16978                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        30848                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.victimcache.mem_side_port::system.l2cache.cpu_side_port       665536                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                    696384                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                              8436                       # Total snoops (Count)
system.l2bus.snoopTraffic                      539904                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples               14266                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.321323                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.467001                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                      9682     67.87%     67.87% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                      4584     32.13%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                 14266                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED    289414000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy             27940365                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             1446999                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy            15982000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests           11148                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests         5349                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops              4584                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops         4584                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.data              1211                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                 1211                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.data             1211                       # number of overall hits (Count)
system.l2cache.overallHits::total                1211                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             482                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data            4106                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total               4588                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            482                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data           4106                       # number of overall misses (Count)
system.l2cache.overallMisses::total              4588                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     48516000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data    268245841                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total     316761841                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     48516000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data    268245841                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total    316761841                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           482                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data          5317                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total             5799                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          482                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data         5317                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total            5799                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst             1                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.772240                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.791171                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.772240                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.791171                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 100655.601660                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::cpu.data 65330.209693                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::total 69041.377724                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 100655.601660                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.data 65330.209693                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::total 69041.377724                       # average overall miss latency ((Cycle/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks            8436                       # number of writebacks (Count)
system.l2cache.writebacks::total                 8436                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst          482                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data         4106                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total           4588                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          482                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data         4106                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total          4588                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     38876000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data    186125841                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total    225001841                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     38876000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data    186125841                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total    225001841                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.772240                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.791171                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.772240                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.791171                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 80655.601660                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 45330.209693                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::total 49041.377724                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 80655.601660                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 45330.209693                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::total 49041.377724                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.replacements                      3853                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks          236                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total          236                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadCleanReq.hits::cpu.data          445                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.hits::total           445                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.misses::cpu.data          973                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.misses::total          973                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.missLatency::cpu.data     68955089                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.missLatency::total     68955089                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.accesses::cpu.data         1418                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.accesses::total         1418                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.missRate::cpu.data     0.686178                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.missRate::total     0.686178                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMissLatency::cpu.data 70868.539568                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMissLatency::total 70868.539568                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.mshrMisses::cpu.data          973                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMisses::total          973                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMissLatency::cpu.data     49495089                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissLatency::total     49495089                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissRate::cpu.data     0.686178                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.mshrMissRate::total     0.686178                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.data 50868.539568                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMshrMissLatency::total 50868.539568                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data           766                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total              766                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data         3133                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total           3133                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data    199290752                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total    199290752                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data         3899                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total         3899                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.803539                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.803539                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 63610.198532                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 63610.198532                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data         3133                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total         3133                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data    136630752                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total    136630752                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.803539                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.803539                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 43610.198532                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 43610.198532                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.misses::cpu.inst          482                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total          482                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     48516000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total     48516000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          482                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total          482                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 100655.601660                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 100655.601660                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          482                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total          482                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     38876000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total     38876000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 80655.601660                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 80655.601660                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.misses::cpu.data           31                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.misses::total            31                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.accesses::cpu.data           31                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total           31                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.missRate::cpu.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.mshrMisses::cpu.data           31                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMisses::total           31                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMissLatency::cpu.data       959000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissLatency::total       959000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissRate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.avgMshrMissLatency::cpu.data 30935.483871                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.avgMshrMissLatency::total 30935.483871                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackClean.hits::writebacks         1298                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.hits::total         1298                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.accesses::writebacks         1298                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackClean.accesses::total         1298                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks         3784                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total         3784                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks         3784                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total         3784                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED    289414000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse               12.432976                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                    6298                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                  4778                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.318125                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick               41754001                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks    12.432976                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.003035                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.003035                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024           15                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0               8                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2               7                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024     0.003662                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses                 93962                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses                93962                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    289414000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples        48.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       482.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples       283.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000012194000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds             1                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds             1                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState                 5409                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                  15                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                         4583                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                        3853                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                       4583                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                      3853                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                    3818                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                   3805                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.10                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.28                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                   4583                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                  3853                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                      512                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                      193                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                       50                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        9                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                       2                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean             696                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean     696.000000                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev            nan                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::672-703            1    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total              1                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean              16                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.000000                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev            nan                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16                 1    100.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total              1                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                   244352                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                   293312                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys                246592                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1013468595.16125691                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               852038947.66666436                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                      289294000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       34292.79                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        30848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data        18112                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks         1024                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 106587794.647114515305                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 62581630.467081762850                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 3538184.054676000495                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          482                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data         4101                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks         3853                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     14115466                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data     11574014                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks     89523002                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     29285.20                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data      2822.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks     23234.62                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        30848                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data       262464                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total          293312                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        30848                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        30848                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks       192512                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total       192512                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           482                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data          4101                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total             4583                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks         3008                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total            3008                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst       106587795                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       906880801                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1013468595                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst    106587795                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total      106587795                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    665178602                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         665178602                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    665178602                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst      106587795                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      906880801                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1678647197                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                   765                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                   16                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0            36                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1            71                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2           114                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3           100                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4           134                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5            33                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6            39                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7             6                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8            10                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9            81                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10           33                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11           22                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12           12                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13            9                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14           16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15           49                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4            16                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9             0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat                 11345730                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat                3825000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat            25689480                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 14831.02                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            33581.02                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                  516                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                   1                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             67.45                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate             6.25                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples          262                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   186.137405                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   121.940034                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   223.036405                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127          138     52.67%     52.67% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255           65     24.81%     77.48% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383           26      9.92%     87.40% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511           10      3.82%     91.22% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639            4      1.53%     92.75% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767            6      2.29%     95.04% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895            3      1.15%     96.18% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023            1      0.38%     96.56% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151            9      3.44%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total          262                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                  48960                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten                1024                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW               169.169425                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 3.538184                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     1.35                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 1.32                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.03                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                66.20                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED    289414000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy          1527960                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy           808335                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy         3805620                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy          83520                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 22741680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy     32397660                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy     83853120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy      145217895                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    501.765274                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    217141749                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF      9620000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT     62652251                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy           357000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy           185955                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy         1656480                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy              0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 22741680.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy     26442870                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy     88867680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy      140251665                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    484.605669                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE    230803498                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF      9620000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT     48990502                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED    289414000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                1455                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          3008                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean           845                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               236                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                36                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               3128                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              3128                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq            1455                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port        13291                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total        13291                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   13291                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port       539904                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total       539904                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   539904                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               4619                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     4619    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 4619                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    289414000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            24121155                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy           23179256                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           8708                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         4125                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.victimbus.transDist::ReadResp             1506                       # Transaction distribution (Count)
system.victimbus.transDist::WritebackDirty         7774                       # Transaction distribution (Count)
system.victimbus.transDist::WritebackClean         7945                       # Transaction distribution (Count)
system.victimbus.transDist::UpgradeReq             30                       # Transaction distribution (Count)
system.victimbus.transDist::UpgradeResp            30                       # Transaction distribution (Count)
system.victimbus.transDist::ReadExReq            4045                       # Transaction distribution (Count)
system.victimbus.transDist::ReadExResp           4045                       # Transaction distribution (Count)
system.victimbus.transDist::ReadSharedReq         1506                       # Transaction distribution (Count)
system.victimbus.pktCount_system.cpu.dcache.mem_side_port::system.victimcache.cpu_side_port        16480                       # Packet count per connected requestor and responder (Count)
system.victimbus.pktSize_system.cpu.dcache.mem_side_port::system.victimcache.cpu_side_port       695616                       # Cumulative packet size per connected requestor and responder (Byte)
system.victimbus.snoops                         10401                       # Total snoops (Count)
system.victimbus.snoopTraffic                  665664                       # Total snoop traffic (Byte)
system.victimbus.snoopFanout::samples           15982                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::mean           0.332749                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::stdev          0.471212                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.victimbus.snoopFanout::0                 10664     66.73%     66.73% # Request fanout histogram (Count)
system.victimbus.snoopFanout::1                  5318     33.27%    100.00% # Request fanout histogram (Count)
system.victimbus.snoopFanout::overflows             0      0.00%    100.00% # Request fanout histogram (Count)
system.victimbus.snoopFanout::min_value             0                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::max_value             1                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::total             15982                       # Request fanout histogram (Count)
system.victimbus.power_state.pwrStateResidencyTicks::UNDEFINED    289414000                       # Cumulative time (in ticks) in various power states (Tick)
system.victimbus.reqLayer0.occupancy         16217000                       # Layer occupancy (ticks) (Tick)
system.victimbus.reqLayer0.utilization            0.1                       # Layer utilization (Ratio)
system.victimbus.respLayer0.occupancy        16702424                       # Layer occupancy (ticks) (Tick)
system.victimbus.respLayer0.utilization           0.1                       # Layer utilization (Ratio)
system.victimbus.snoop_filter.totRequests        10899                       # Total number of requests made to the snoop filter. (Count)
system.victimbus.snoop_filter.hitSingleRequests         5348                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.victimbus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.victimbus.snoop_filter.totSnoops          5318                       # Total number of snoops made to the snoop filter. (Count)
system.victimbus.snoop_filter.hitSingleSnoops         5318                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.victimbus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.victimcache.demandHits::cpu.data           233                       # number of demand (read+write) hits (Count)
system.victimcache.demandHits::total              233                       # number of demand (read+write) hits (Count)
system.victimcache.overallHits::cpu.data          233                       # number of overall hits (Count)
system.victimcache.overallHits::total             233                       # number of overall hits (Count)
system.victimcache.demandMisses::cpu.data         5318                       # number of demand (read+write) misses (Count)
system.victimcache.demandMisses::total           5318                       # number of demand (read+write) misses (Count)
system.victimcache.overallMisses::cpu.data         5318                       # number of overall misses (Count)
system.victimcache.overallMisses::total          5318                       # number of overall misses (Count)
system.victimcache.demandMissLatency::cpu.data    312042000                       # number of demand (read+write) miss ticks (Tick)
system.victimcache.demandMissLatency::total    312042000                       # number of demand (read+write) miss ticks (Tick)
system.victimcache.overallMissLatency::cpu.data    312042000                       # number of overall miss ticks (Tick)
system.victimcache.overallMissLatency::total    312042000                       # number of overall miss ticks (Tick)
system.victimcache.demandAccesses::cpu.data         5551                       # number of demand (read+write) accesses (Count)
system.victimcache.demandAccesses::total         5551                       # number of demand (read+write) accesses (Count)
system.victimcache.overallAccesses::cpu.data         5551                       # number of overall (read+write) accesses (Count)
system.victimcache.overallAccesses::total         5551                       # number of overall (read+write) accesses (Count)
system.victimcache.demandMissRate::cpu.data     0.958026                       # miss rate for demand accesses (Ratio)
system.victimcache.demandMissRate::total     0.958026                       # miss rate for demand accesses (Ratio)
system.victimcache.overallMissRate::cpu.data     0.958026                       # miss rate for overall accesses (Ratio)
system.victimcache.overallMissRate::total     0.958026                       # miss rate for overall accesses (Ratio)
system.victimcache.demandAvgMissLatency::cpu.data 58676.570139                       # average overall miss latency ((Cycle/Count))
system.victimcache.demandAvgMissLatency::total 58676.570139                       # average overall miss latency ((Cycle/Count))
system.victimcache.overallAvgMissLatency::cpu.data 58676.570139                       # average overall miss latency ((Cycle/Count))
system.victimcache.overallAvgMissLatency::total 58676.570139                       # average overall miss latency ((Cycle/Count))
system.victimcache.blockedCycles::no_mshrs          326                       # number of cycles access was blocked (Cycle)
system.victimcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.victimcache.blockedCauses::no_mshrs            9                       # number of times access was blocked (Count)
system.victimcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.victimcache.avgBlocked::no_mshrs     36.222222                       # average number of cycles each access was blocked ((Cycle/Count))
system.victimcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.victimcache.writebacks::writebacks        10400                       # number of writebacks (Count)
system.victimcache.writebacks::total            10400                       # number of writebacks (Count)
system.victimcache.demandMshrMisses::cpu.data         5318                       # number of demand (read+write) MSHR misses (Count)
system.victimcache.demandMshrMisses::total         5318                       # number of demand (read+write) MSHR misses (Count)
system.victimcache.overallMshrMisses::cpu.data         5318                       # number of overall MSHR misses (Count)
system.victimcache.overallMshrMisses::total         5318                       # number of overall MSHR misses (Count)
system.victimcache.demandMshrMissLatency::cpu.data    312042000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.victimcache.demandMshrMissLatency::total    312042000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.victimcache.overallMshrMissLatency::cpu.data    312042000                       # number of overall MSHR miss ticks (Tick)
system.victimcache.overallMshrMissLatency::total    312042000                       # number of overall MSHR miss ticks (Tick)
system.victimcache.demandMshrMissRate::cpu.data     0.958026                       # mshr miss ratio for demand accesses (Ratio)
system.victimcache.demandMshrMissRate::total     0.958026                       # mshr miss ratio for demand accesses (Ratio)
system.victimcache.overallMshrMissRate::cpu.data     0.958026                       # mshr miss ratio for overall accesses (Ratio)
system.victimcache.overallMshrMissRate::total     0.958026                       # mshr miss ratio for overall accesses (Ratio)
system.victimcache.demandAvgMshrMissLatency::cpu.data 58676.570139                       # average overall mshr miss latency ((Cycle/Count))
system.victimcache.demandAvgMshrMissLatency::total 58676.570139                       # average overall mshr miss latency ((Cycle/Count))
system.victimcache.overallAvgMshrMissLatency::cpu.data 58676.570139                       # average overall mshr miss latency ((Cycle/Count))
system.victimcache.overallAvgMshrMissLatency::total 58676.570139                       # average overall mshr miss latency ((Cycle/Count))
system.victimcache.replacements                  5083                       # number of replacements (Count)
system.victimcache.ReadExReq.hits::cpu.data          145                       # number of ReadExReq hits (Count)
system.victimcache.ReadExReq.hits::total          145                       # number of ReadExReq hits (Count)
system.victimcache.ReadExReq.misses::cpu.data         3900                       # number of ReadExReq misses (Count)
system.victimcache.ReadExReq.misses::total         3900                       # number of ReadExReq misses (Count)
system.victimcache.ReadExReq.missLatency::cpu.data    229618000                       # number of ReadExReq miss ticks (Tick)
system.victimcache.ReadExReq.missLatency::total    229618000                       # number of ReadExReq miss ticks (Tick)
system.victimcache.ReadExReq.accesses::cpu.data         4045                       # number of ReadExReq accesses(hits+misses) (Count)
system.victimcache.ReadExReq.accesses::total         4045                       # number of ReadExReq accesses(hits+misses) (Count)
system.victimcache.ReadExReq.missRate::cpu.data     0.964153                       # miss rate for ReadExReq accesses (Ratio)
system.victimcache.ReadExReq.missRate::total     0.964153                       # miss rate for ReadExReq accesses (Ratio)
system.victimcache.ReadExReq.avgMissLatency::cpu.data 58876.410256                       # average ReadExReq miss latency ((Tick/Count))
system.victimcache.ReadExReq.avgMissLatency::total 58876.410256                       # average ReadExReq miss latency ((Tick/Count))
system.victimcache.ReadExReq.mshrMisses::cpu.data         3900                       # number of ReadExReq MSHR misses (Count)
system.victimcache.ReadExReq.mshrMisses::total         3900                       # number of ReadExReq MSHR misses (Count)
system.victimcache.ReadExReq.mshrMissLatency::cpu.data    229618000                       # number of ReadExReq MSHR miss ticks (Tick)
system.victimcache.ReadExReq.mshrMissLatency::total    229618000                       # number of ReadExReq MSHR miss ticks (Tick)
system.victimcache.ReadExReq.mshrMissRate::cpu.data     0.964153                       # mshr miss rate for ReadExReq accesses (Ratio)
system.victimcache.ReadExReq.mshrMissRate::total     0.964153                       # mshr miss rate for ReadExReq accesses (Ratio)
system.victimcache.ReadExReq.avgMshrMissLatency::cpu.data 58876.410256                       # average ReadExReq mshr miss latency ((Tick/Count))
system.victimcache.ReadExReq.avgMshrMissLatency::total 58876.410256                       # average ReadExReq mshr miss latency ((Tick/Count))
system.victimcache.ReadSharedReq.hits::cpu.data           88                       # number of ReadSharedReq hits (Count)
system.victimcache.ReadSharedReq.hits::total           88                       # number of ReadSharedReq hits (Count)
system.victimcache.ReadSharedReq.misses::cpu.data         1418                       # number of ReadSharedReq misses (Count)
system.victimcache.ReadSharedReq.misses::total         1418                       # number of ReadSharedReq misses (Count)
system.victimcache.ReadSharedReq.missLatency::cpu.data     82424000                       # number of ReadSharedReq miss ticks (Tick)
system.victimcache.ReadSharedReq.missLatency::total     82424000                       # number of ReadSharedReq miss ticks (Tick)
system.victimcache.ReadSharedReq.accesses::cpu.data         1506                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.victimcache.ReadSharedReq.accesses::total         1506                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.victimcache.ReadSharedReq.missRate::cpu.data     0.941567                       # miss rate for ReadSharedReq accesses (Ratio)
system.victimcache.ReadSharedReq.missRate::total     0.941567                       # miss rate for ReadSharedReq accesses (Ratio)
system.victimcache.ReadSharedReq.avgMissLatency::cpu.data 58126.939351                       # average ReadSharedReq miss latency ((Tick/Count))
system.victimcache.ReadSharedReq.avgMissLatency::total 58126.939351                       # average ReadSharedReq miss latency ((Tick/Count))
system.victimcache.ReadSharedReq.mshrMisses::cpu.data         1418                       # number of ReadSharedReq MSHR misses (Count)
system.victimcache.ReadSharedReq.mshrMisses::total         1418                       # number of ReadSharedReq MSHR misses (Count)
system.victimcache.ReadSharedReq.mshrMissLatency::cpu.data     82424000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.victimcache.ReadSharedReq.mshrMissLatency::total     82424000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.victimcache.ReadSharedReq.mshrMissRate::cpu.data     0.941567                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.victimcache.ReadSharedReq.mshrMissRate::total     0.941567                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.victimcache.ReadSharedReq.avgMshrMissLatency::cpu.data 58126.939351                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.victimcache.ReadSharedReq.avgMshrMissLatency::total 58126.939351                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.victimcache.UpgradeReq.misses::cpu.data           30                       # number of UpgradeReq misses (Count)
system.victimcache.UpgradeReq.misses::total           30                       # number of UpgradeReq misses (Count)
system.victimcache.UpgradeReq.accesses::cpu.data           30                       # number of UpgradeReq accesses(hits+misses) (Count)
system.victimcache.UpgradeReq.accesses::total           30                       # number of UpgradeReq accesses(hits+misses) (Count)
system.victimcache.UpgradeReq.missRate::cpu.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.victimcache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.victimcache.UpgradeReq.mshrMisses::cpu.data           30                       # number of UpgradeReq MSHR misses (Count)
system.victimcache.UpgradeReq.mshrMisses::total           30                       # number of UpgradeReq MSHR misses (Count)
system.victimcache.UpgradeReq.mshrMissLatency::cpu.data      1588000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.victimcache.UpgradeReq.mshrMissLatency::total      1588000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.victimcache.UpgradeReq.mshrMissRate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.victimcache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.victimcache.UpgradeReq.avgMshrMissLatency::cpu.data 52933.333333                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.victimcache.UpgradeReq.avgMshrMissLatency::total 52933.333333                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.victimcache.WritebackClean.hits::writebacks         1329                       # number of WritebackClean hits (Count)
system.victimcache.WritebackClean.hits::total         1329                       # number of WritebackClean hits (Count)
system.victimcache.WritebackClean.accesses::writebacks         1329                       # number of WritebackClean accesses(hits+misses) (Count)
system.victimcache.WritebackClean.accesses::total         1329                       # number of WritebackClean accesses(hits+misses) (Count)
system.victimcache.WritebackDirty.hits::writebacks         3989                       # number of WritebackDirty hits (Count)
system.victimcache.WritebackDirty.hits::total         3989                       # number of WritebackDirty hits (Count)
system.victimcache.WritebackDirty.accesses::writebacks         3989                       # number of WritebackDirty accesses(hits+misses) (Count)
system.victimcache.WritebackDirty.accesses::total         3989                       # number of WritebackDirty accesses(hits+misses) (Count)
system.victimcache.power_state.pwrStateResidencyTicks::UNDEFINED    289414000                       # Cumulative time (in ticks) in various power states (Tick)
system.victimcache.tags.tagsInUse            1.760233                       # Average ticks per tags in use ((Tick/Count))
system.victimcache.tags.totalRefs                5552                       # Total number of references to valid blocks. (Count)
system.victimcache.tags.sampledRefs              5318                       # Sample count of references to valid blocks. (Count)
system.victimcache.tags.avgRefs              1.044002                       # Average number of references to valid blocks. ((Count/Count))
system.victimcache.tags.warmupTick           30170000                       # The tick when the warmup percentage was hit. (Tick)
system.victimcache.tags.occupancies::writebacks     1.760233                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.victimcache.tags.avgOccs::writebacks     0.880116                       # Average percentage of cache occupancy ((Ratio/Tick))
system.victimcache.tags.avgOccs::total       0.880116                       # Average percentage of cache occupancy ((Ratio/Tick))
system.victimcache.tags.occupanciesTaskId::1024            2                       # Occupied blocks per task id (Count)
system.victimcache.tags.ageTaskId_1024::0            2                       # Occupied blocks per task id, per block age (Count)
system.victimcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.victimcache.tags.tagAccesses             27116                       # Number of tag accesses (Count)
system.victimcache.tags.dataAccesses            27116                       # Number of data accesses (Count)
system.victimcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    289414000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
