import contextlib
import copy
import json
import os

import pytest
import torch

import triton
import triton.language as tl
from triton.language.extra.cuda.inline_ptx_lib import (
    _fma_f32x2,
    _mul_f32x2,
    _sub_f32x2,
)
from triton.language.extra.subtile_ops import _split_n_2D
from triton.tools.tensor_descriptor import TensorDescriptor

DEVICE = triton.runtime.driver.active.get_active_torch_device()


def is_hip():
    return triton.runtime.driver.active.get_current_target().backend == "hip"


def is_cuda():
    target = triton.runtime.driver.active.get_current_target()
    return getattr(target, "is_cuda_backend", lambda: target.backend == "cuda")()


def supports_host_descriptor():
    return is_cuda() and torch.cuda.get_device_capability()[0] >= 9


def is_blackwell():
    return is_cuda() and torch.cuda.get_device_capability()[0] == 10


def is_hopper():
    return is_cuda() and torch.cuda.get_device_capability()[0] == 9


@triton.jit
def _reduce_or(x, y):
    return x | y


@triton.jit
def _rescale_accumulator(acc, alpha, SUBTILING: tl.constexpr, VECT_MUL: tl.constexpr):
    BM: tl.constexpr = acc.shape[0]
    BN: tl.constexpr = acc.shape[1]
    if SUBTILING:
        acc0, acc1 = acc.reshape([BM, 2, BN // 2]).permute(0, 2, 1).split()
        if VECT_MUL == 1 or VECT_MUL == 3:
            acc0 = _mul_f32x2(acc0, alpha[:, None])
            acc1 = _mul_f32x2(acc1, alpha[:, None])
        else:
            acc0 = acc0 * alpha[:, None]
            acc1 = acc1 * alpha[:, None]
        return tl.join(acc0, acc1).permute(0, 2, 1).reshape([BM, BN])
    return acc * alpha[:, None]


@triton.jit
def _mask_scalar(qk, col_limit_right, s, i):
    col_lim_right_s = col_limit_right - s
    col_lim_right_cur = max(col_lim_right_s, 0)
    mask = -1 << col_lim_right_cur
    mask_i_bit = (mask & (1 << i)) == 0
    return tl.where(mask_i_bit, qk, -float("inf"))


@triton.jit
def _apply_causal_mask(qk, col_limit_right, BLOCK_N: tl.constexpr):
    # Apply causal mask via a bitmask calculated for each block of 16 elements.
    # This allows the efficient R2P (register to predicate) instruction to be used at the SASS level.
    # Credit to Tri Dao,
    # https://github.com/Dao-AILab/flash-attention/commit/bac1001e4f6caa09d70537495d6746a685a2fa78
    #
    # NOTE: We use map_elementwise here in order to generate an interleaved sequence of instructions
    # that processes one element of qk at a time. This improves ptxas's resulting SASS.
    offs_n = tl.arange(0, BLOCK_N)[None, :]
    s = offs_n & ~0xF
    i = offs_n & 0xF
    return tl.map_elementwise(_mask_scalar, qk, col_limit_right, s, i)


@triton.jit
def _attn_fwd_subtile(
    q,
    k,
    offs_m,
    start_n,
    start_m,
    BLOCK_N,
    BLOCK_M,
    offs_n,
    qk_scale,
    l_i0,
    l_i1,  # retained for the shared forward-loop interface
    m_i,
    acc,
    v0,
    v1,
    dtype: tl.constexpr,
    STAGE: tl.constexpr,
    SUBTILING: tl.constexpr,
    VECT_MUL: tl.constexpr,
    FADD2_REDUCE: tl.constexpr,
    MMA_SLICES: tl.constexpr,
    TWO_CTAS: tl.constexpr,
    INNER_WARP_SPECIALIZE: tl.constexpr,
    RESCALE_OPT: tl.constexpr,
):
    qk = tl.dot(
        q,
        k,
        attrs=({
            "channels": [
                "opndA,smem,1,2",
                "opndD,tmem,1,0",
            ],
            "two_cta_interleave_role": "qk" if TWO_CTAS else None,
            "two_cta_tma_direct_wait": TWO_CTAS,
            "two_cta_fuse_final_stats": TWO_CTAS,
            "two_cta_fuse_acc_slices": TWO_CTAS,
        } if MMA_SLICES == 2 else None),
        two_ctas=TWO_CTAS,
    )

    if STAGE == 3 and start_n >= start_m * BLOCK_M:
        col_limit_right = (offs_m - start_n + 1)[:, None]
        qk = _apply_causal_mask(qk, col_limit_right, BLOCK_N)

    if RESCALE_OPT:
        m_ij = tl.maximum(m_i, tl.max(qk, 1))
        alpha_ = (m_i - m_ij) * qk_scale
        alpha = tl.math.exp2(alpha_)
        # Skip the accumulator rescale where alpha is within 2^-8 of 1.0: below
        # that the correction is smaller than the accumulator's fp32 precision,
        # so paying for the TMEM read-modify-write buys nothing.
        rescale_mask = alpha_ >= -8.0
        alpha = tl.where(rescale_mask, 1.0, alpha)
        m_ij = tl.where(rescale_mask, m_i, m_ij)
        m_scaled = m_ij * qk_scale
        if VECT_MUL == 2 or VECT_MUL == 3:
            qk = _fma_f32x2(qk, qk_scale, -m_scaled[:, None])
        else:
            qk = qk * qk_scale - m_scaled[:, None]
    else:
        m_ij = tl.maximum(m_i, tl.max(qk, 1) * qk_scale)
        if VECT_MUL == 2 or VECT_MUL == 3:
            qk = _fma_f32x2(qk, qk_scale, -m_ij[:, None])
        else:
            qk = qk * qk_scale - m_ij[:, None]
        alpha = tl.math.exp2(m_i - m_ij)

    if FADD2_REDUCE:
        tl.static_assert(MMA_SLICES == 2)
        # Compute P at the same 64-column granularity consumed by the two PV
        # MMAs, and combine the independent row sums afterwards.
        qks = _split_n_2D(qk, MMA_SLICES)
        p0 = tl.math.exp2(qks[0])
        l_ij0 = tl.sum(p0, 1)
        p1 = tl.math.exp2(qks[1])
        l_ij1 = tl.sum(p1, 1)
        l_ij = l_ij0 + l_ij1
    else:
        p = tl.math.exp2(qk)
        l_ij = tl.sum(p, 1)

    # -- update output accumulator --
    if RESCALE_OPT:
        # Derive the correction vote from the finalized alpha tile.  The
        # correction task already consumes alpha for the accumulator multiply,
        # so this lets AutoWS compute the vote beside that load instead of
        # materializing a second cross-partition needs_rescale channel.
        needs_rescale = alpha < 1.0
        should_rescale = tl.reshape(tl.reduce(needs_rescale, axis=0, combine_fn=_reduce_or), ())
        scaled_acc = _rescale_accumulator(acc, alpha, SUBTILING, VECT_MUL)
        # Keep this as an eager SSA select until the accumulator is placed in
        # TMEM. HoistTMEMAlloc first folds it into a predicated TMEM store;
        # after AutoWS has materialized each data-partition task, the
        # post-pipeline invocation turns that store into a side-effecting
        # conditional load/rescale/store.
        acc = tl.where(should_rescale, scaled_acc, acc)
    else:
        acc = _rescale_accumulator(acc, alpha, SUBTILING, VECT_MUL)

    # prepare p and v for the dot
    # note that this non transposed v for FP8 is only supported on Blackwell
    if MMA_SLICES == 1:
        p = p.to(dtype)
        acc = tl.dot(p, v0, acc, two_ctas=TWO_CTAS)
    else:
        if FADD2_REDUCE:
            ps = (p0.to(dtype), p1.to(dtype))
        else:
            p = p.to(dtype)
            ps = _split_n_2D(p, MMA_SLICES)
        acc = tl.dot(
            ps[0],
            v0,
            acc,
            attrs={
                "two_cta_interleave_role": "pv" if TWO_CTAS else None,
                "channels": ["opndA,tmem,1,0,0"],
            },
            two_ctas=TWO_CTAS,
        )
        acc = tl.dot(
            ps[1],
            v1,
            acc,
            attrs={
                "two_cta_interleave_role": "pv" if TWO_CTAS else None,
                "channels": ["opndA,tmem,1,0,64"],
                # Inner-warp-specialized (non-persistent) schedules keep both
                # slices adjacent in one partition, so the first rendezvous
                # covers the second.  Persistent schedules pipeline the
                # shared V allocation across iterations and need the second
                # rendezvous before that slot can rotate.
                "two_cta_sync_covered_by_prior": TWO_CTAS and INNER_WARP_SPECIALIZE,
            },
            two_ctas=TWO_CTAS,
        )
    # update m_i and l_i
    # place this at the end of the loop to reduce register pressure
    l_i0 = l_i0 * alpha + l_ij
    m_i = m_ij

    return l_i0, l_i1, m_i, acc


@triton.jit
def _attn_fwd_inner_oss_dp(
    acc0,
    l_i0,
    l_i0_1,
    m_i0,
    q0,
    desc_k,
    desc_v,  #
    offset_y,
    dtype: tl.constexpr,
    start_m,
    qk_scale,  #
    BLOCK_M: tl.constexpr,
    HEAD_DIM: tl.constexpr,
    BLOCK_N: tl.constexpr,  #
    STAGE: tl.constexpr,
    offs_m0: tl.constexpr,
    offs_n: tl.constexpr,  #
    N_CTX: tl.constexpr,
    warp_specialize: tl.constexpr,
    SUBTILING: tl.constexpr,
    VECT_MUL: tl.constexpr,
    FADD2_REDUCE: tl.constexpr,
    MMA_SLICES: tl.constexpr,
    KV_NUM_STAGES: tl.constexpr,
    DP_FACTOR: tl.constexpr,
    TWO_CTAS: tl.constexpr,
    RESCALE_OPT: tl.constexpr,
):
    # range of values handled by this stage
    if STAGE == 1:  # causal = False
        lo, hi = 0, N_CTX
    else:  # causal = True
        lo, hi = 0, (start_m + 1) * BLOCK_M
    offsetkv_y = offset_y + lo

    if TWO_CTAS:
        # Lets removeRedundantTmemZeroStores drop the operand-D zero-store: the
        # first MMA initializes the accumulator itself when the loop always runs.
        tl.assume(hi > lo)

    # loop over k, v and update accumulator
    for start_n in tl.range(
            lo,
            hi,
            BLOCK_N,
            warp_specialize=warp_specialize,
            merge_epilogue=True,
            separate_epilogue_store=True,
            disallow_acc_multi_buffer=TWO_CTAS,
            data_partition_factor=DP_FACTOR,
            num_stages=KV_NUM_STAGES if TWO_CTAS else None,
    ):
        start_n = tl.multiple_of(start_n, BLOCK_N)

        k = desc_k.load([offsetkv_y, 0]).T
        v = desc_v.load([offsetkv_y, 0])
        if MMA_SLICES == 2:
            v0, v1 = v.reshape([2, BLOCK_N // 2, HEAD_DIM]).permute(1, 2, 0).split()
        else:
            v0 = v
            v1 = v

        l_i0, l_i0_1, m_i0, acc0 = _attn_fwd_subtile(
            q0,
            k,
            offs_m0,
            start_n,
            start_m,
            BLOCK_N,
            BLOCK_M,
            offs_n,
            qk_scale,
            l_i0,
            l_i0_1,
            m_i0,
            acc0,
            v0,
            v1,
            dtype,
            STAGE,
            SUBTILING,
            VECT_MUL,
            FADD2_REDUCE,
            MMA_SLICES,
            TWO_CTAS,
            warp_specialize,
            RESCALE_OPT,
        )

        offsetkv_y += BLOCK_N

    return acc0, l_i0, l_i0_1, m_i0


def _host_descriptor_pre_hook(nargs):
    BLOCK_M = nargs["BLOCK_M"]
    BLOCK_N = nargs["BLOCK_N"]
    HEAD_DIM = nargs["HEAD_DIM"]
    NUM_CTAS = nargs.get("NUM_CTAS", 1)
    if NUM_CTAS == 2 and nargs["N_CTX"] % (NUM_CTAS * BLOCK_M) != 0:
        raise ValueError("2-CTA forward requires N_CTX divisible by 2 * BLOCK_M")
    if not isinstance(nargs["desc_q"], TensorDescriptor):
        return
    nargs["desc_q"].block_shape = [BLOCK_M, HEAD_DIM]  # due to data partitioning
    if nargs["FP8_OUTPUT"]:
        nargs["desc_v"].block_shape = [HEAD_DIM, BLOCK_N]
    else:
        nargs["desc_v"].block_shape = [BLOCK_N, HEAD_DIM]
    nargs["desc_k"].block_shape = [BLOCK_N, HEAD_DIM]
    nargs["desc_o"].block_shape = [BLOCK_M, HEAD_DIM]


if is_hip():
    NUM_STAGES_OPTIONS = [1]
elif supports_host_descriptor():
    NUM_STAGES_OPTIONS = [3]
else:
    NUM_STAGES_OPTIONS = [3]
_FWD_USE_CLC = os.environ.get("AUTOWS_FWD_CLC", "0") == "1"
_FWD_RESCALE_OPT = os.environ.get("AUTOWS_FWD_RESCALE_OPT", "1") == "1"
_FWD_CLC_SAFE_STAGES = "2" if _FWD_USE_CLC else "4"
FWD_2CTA_NUM_STAGES = int(os.environ.get("AUTOWS_FWD_NUM_STAGES", _FWD_CLC_SAFE_STAGES))
FWD_2CTA_BLOCK_M = int(os.environ.get("AUTOWS_FWD_BLOCK_M", "256"))
FWD_2CTA_DP_FACTOR = int(os.environ.get("AUTOWS_FWD_DP_FACTOR", "2"))
FWD_2CTA_MMA_SLICES = int(os.environ.get("AUTOWS_FWD_MMA_SLICES", "2"))
FWD_2CTA_KV_NUM_STAGES = int(os.environ.get("AUTOWS_FWD_KV_NUM_STAGES", _FWD_CLC_SAFE_STAGES))
FWD_2CTA_OUTER_NUM_STAGES = int(os.environ.get("AUTOWS_FWD_OUTER_NUM_STAGES", "1"))
_FWD_2CTA_SMEM_BUDGET = os.environ.get("AUTOWS_FWD_SMEM_BUDGET")
FWD_2CTA_SMEM_BUDGET = int(_FWD_2CTA_SMEM_BUDGET) if _FWD_2CTA_SMEM_BUDGET is not None else None

configs = [
    triton.Config(
        {
            "BLOCK_M": BM,
            "BLOCK_N": BN,
            "DP_FACTOR": 2,
            "NUM_CTAS": 1,
            "MMA_SLICES": 1,
            "KV_NUM_STAGES": s,
            "OUTER_NUM_STAGES": s,
            "RESCALE_OPT": _FWD_RESCALE_OPT,
        },
        num_stages=s,
        num_warps=w,
        pre_hook=_host_descriptor_pre_hook,
    ) for BM in [256] for BN in [128] for s in NUM_STAGES_OPTIONS for w in [4]
] + [
    triton.Config(
        {
            "BLOCK_M": FWD_2CTA_BLOCK_M,
            "BLOCK_N": 128,
            "DP_FACTOR": FWD_2CTA_DP_FACTOR,
            "NUM_CTAS": 2,
            "MMA_SLICES": FWD_2CTA_MMA_SLICES,
            "KV_NUM_STAGES": FWD_2CTA_KV_NUM_STAGES,
            "OUTER_NUM_STAGES": FWD_2CTA_OUTER_NUM_STAGES,
            "SMEM_BUDGET": FWD_2CTA_SMEM_BUDGET,
            "RESCALE_OPT": _FWD_RESCALE_OPT,
        },
        num_stages=FWD_2CTA_NUM_STAGES,
        num_warps=4,
        minRegAutoWS=24,
        maxRegAutoWS=168,
        pre_hook=_host_descriptor_pre_hook,
        ctas_per_cga=(2, 1, 1),
        allowDependentTwoCTA=True,
        enable_tree_reduction=True,
    )
]

_fwd_num_ctas = os.environ.get("AUTOWS_FWD_NUM_CTAS")
if _fwd_num_ctas is not None:
    configs = [config for config in configs if config.kwargs.get("NUM_CTAS", 1) == int(_fwd_num_ctas)]
configs_fwd = configs
# Keep the clustered forward path opt-in.  The production 2-CTA schedule uses
# the persistent CLC wrapper, while the generic entry points below also cover
# non-persistent and static-persistent schedules.  Letting their unpinned
# autotuner select the clustered config can exercise a different rotating-V
# lifetime and corrupt long sequences.  Explicit tests still pin the 2-CTA
# config from configs_fwd, and AUTOWS_FWD_NUM_CTAS=2 selects it unchanged for
# the production/performance path.
configs_fwd_autotune = (configs_fwd if _fwd_num_ctas is not None else
                        [config for config in configs_fwd if config.kwargs.get("NUM_CTAS", 1) == 1])


def keep(conf):
    BLOCK_M = conf.kwargs["BLOCK_M"]
    BLOCK_N = conf.kwargs["BLOCK_N"]
    return not (is_cuda() and torch.cuda.get_device_capability()[0] == 9 and BLOCK_M * BLOCK_N < 128 * 128
                and conf.num_warps == 8)


def prune_invalid_configs(configs, named_args, **kwargs):
    N_CTX = kwargs["N_CTX"]
    STAGE = kwargs["STAGE"]
    FP8_OUTPUT = kwargs["FP8_OUTPUT"]

    # The current 2-CTA mapping gives adjacent CTAs adjacent M tiles. Keep the
    # pair on the same head and in identical control flow; causal and FP8 paths
    # need dedicated clustered mappings and remain 1-CTA for now.
    return [
        conf for conf in configs if conf.kwargs.get("BLOCK_M", 0) <= N_CTX and (
            conf.kwargs.get("NUM_CTAS", 1) == 1 or (STAGE == 1 and not FP8_OUTPUT and N_CTX %
                                                    (2 * conf.kwargs["BLOCK_M"]) == 0))
    ]


@triton.jit
def _maybe_make_tensor_desc(desc_or_ptr, shape, strides, block_shape):
    if isinstance(desc_or_ptr, tl.tensor_descriptor):
        return desc_or_ptr
    else:
        return tl.make_tensor_descriptor(desc_or_ptr, shape, strides, block_shape)


@triton.jit
def _attn_fwd_tma_dp(
    sm_scale,
    M,  #
    Z,
    H,
    desc_q,
    desc_k,
    desc_v,
    desc_o,
    pid,
    off_hz,
    N_CTX: tl.constexpr,  #
    HEAD_DIM: tl.constexpr,  #
    BLOCK_M: tl.constexpr,  #
    BLOCK_N: tl.constexpr,  #
    FP8_OUTPUT: tl.constexpr,  #
    STAGE: tl.constexpr,  #
    warp_specialize: tl.constexpr,  #
    dtype: tl.constexpr,
    SUBTILING: tl.constexpr,
    VECT_MUL: tl.constexpr,
    FADD2_REDUCE: tl.constexpr,
    MMA_SLICES: tl.constexpr,
    KV_NUM_STAGES: tl.constexpr,
    DP_FACTOR: tl.constexpr,
    NUM_CTAS: tl.constexpr,
    RESCALE_OPT: tl.constexpr,
):
    start_m = pid  # tl.program_id(0)
    # off_hz = tl.program_id(1)
    off_z = off_hz // H
    off_h = off_hz % H

    offset_y = off_z * (N_CTX * H) + off_h * N_CTX
    qo_offset_y = offset_y + start_m * BLOCK_M
    # initialize offsets
    offs_m0 = start_m * BLOCK_M + tl.arange(0, BLOCK_M)
    offs_n = tl.arange(0, BLOCK_N)

    m_i0 = tl.zeros([BLOCK_M], dtype=tl.float32) - float("inf")
    l_i0_0 = tl.zeros([BLOCK_M], dtype=tl.float32) + 1.0
    acc0 = tl.zeros([BLOCK_M, HEAD_DIM], dtype=tl.float32)

    qk_scale = sm_scale
    qk_scale *= 1.44269504  # 1/log(2)

    q0 = desc_q.load([qo_offset_y, 0])

    l_i0_1 = 0

    acc0, l_i0_0, l_i0_1, m_i0 = _attn_fwd_inner_oss_dp(
        acc0,
        l_i0_0,
        l_i0_1,
        m_i0,
        q0,
        desc_k,
        desc_v,
        offset_y,
        dtype,
        start_m,
        qk_scale,
        BLOCK_M,
        HEAD_DIM,
        BLOCK_N,
        STAGE,
        offs_m0,
        offs_n,
        N_CTX,
        warp_specialize,
        SUBTILING,
        VECT_MUL,
        FADD2_REDUCE,
        MMA_SLICES,
        KV_NUM_STAGES,
        DP_FACTOR,
        NUM_CTAS == 2,
        RESCALE_OPT,
    )

    l_i0 = l_i0_0

    if RESCALE_OPT:
        m_i0 *= qk_scale
    m_i0 += tl.math.log2(l_i0)
    if NUM_CTAS == 2:
        # Match the TLX epilogue's packed-f32 normalization. Keeping adjacent
        # output columns paired avoids scalarizing the large accumulator tile.
        BM: tl.constexpr = acc0.shape[0]
        BN: tl.constexpr = acc0.shape[1]
        scale = 1.0 / l_i0
        acc0_0, acc0_1 = acc0.reshape([BM, 2, BN // 2]).permute(0, 2, 1).split()
        acc0_0 = _mul_f32x2(acc0_0, scale[:, None])
        acc0_1 = _mul_f32x2(acc0_1, scale[:, None])
        acc0 = tl.join(acc0_0, acc0_1).permute(0, 2, 1).reshape([BM, BN])
    else:
        acc0 = acc0 / l_i0[:, None]
    m_ptrs0 = M + off_hz * N_CTX + offs_m0
    tl.store(m_ptrs0, m_i0)
    desc_o.store([qo_offset_y, 0], acc0.to(dtype))


@triton.autotune(
    configs=list(filter(keep, configs_fwd_autotune)),
    key=["N_CTX", "HEAD_DIM", "FP8_OUTPUT", "warp_specialize"],
    prune_configs_by={"early_config_prune": prune_invalid_configs},
)
@triton.jit
def _attn_fwd(
    sm_scale,
    M,  #
    Z,
    H,
    desc_q,
    desc_k,
    desc_v,
    desc_o,
    N_CTX: tl.constexpr,  #
    HEAD_DIM: tl.constexpr,  #
    BLOCK_M: tl.constexpr,  #
    BLOCK_N: tl.constexpr,  #
    FP8_OUTPUT: tl.constexpr,  #
    STAGE: tl.constexpr,  #
    warp_specialize: tl.constexpr,  #
    dtype: tl.constexpr,
    SUBTILING: tl.constexpr,
    VECT_MUL: tl.constexpr,
    FADD2_REDUCE: tl.constexpr,
    MMA_SLICES: tl.constexpr,
    KV_NUM_STAGES: tl.constexpr,
    OUTER_NUM_STAGES: tl.constexpr,
    DP_FACTOR: tl.constexpr,
    NUM_CTAS: tl.constexpr = 1,
    RESCALE_OPT: tl.constexpr = False,
    # Unused here: the budget only drives staging reuse in the persistent CLC
    # loop. It must still be declared, because this kernel shares
    # configs_fwd_autotune with _attn_fwd_persist and autotune would otherwise
    # pass an unexpected kwarg.
    SMEM_BUDGET: tl.constexpr = None,
):
    pid = tl.program_id(0)
    off_hz = tl.program_id(1)
    y_dim = Z * H * N_CTX
    desc_q = _maybe_make_tensor_desc(
        desc_q,
        shape=[y_dim, HEAD_DIM],
        strides=[HEAD_DIM, 1],
        block_shape=[BLOCK_M, HEAD_DIM],
    )
    desc_v = _maybe_make_tensor_desc(
        desc_v,
        shape=[y_dim, HEAD_DIM],
        strides=[HEAD_DIM, 1],
        block_shape=[BLOCK_N, HEAD_DIM],
    )
    desc_k = _maybe_make_tensor_desc(
        desc_k,
        shape=[y_dim, HEAD_DIM],
        strides=[HEAD_DIM, 1],
        block_shape=[BLOCK_N, HEAD_DIM],
    )
    desc_o = _maybe_make_tensor_desc(
        desc_o,
        shape=[y_dim, HEAD_DIM],
        strides=[HEAD_DIM, 1],
        block_shape=[BLOCK_M, HEAD_DIM],
    )

    _attn_fwd_tma_dp(
        sm_scale,
        M,
        Z,
        H,
        desc_q,
        desc_k,
        desc_v,
        desc_o,
        pid,
        off_hz,
        N_CTX,
        HEAD_DIM,
        BLOCK_M,
        BLOCK_N,
        FP8_OUTPUT,
        STAGE,
        warp_specialize,
        dtype,
        SUBTILING,
        VECT_MUL,
        FADD2_REDUCE,
        MMA_SLICES,
        KV_NUM_STAGES,
        DP_FACTOR,
        NUM_CTAS,
        RESCALE_OPT,
    )


@triton.autotune(
    configs=list(filter(keep, configs_fwd_autotune)),
    key=["N_CTX", "HEAD_DIM", "FP8_OUTPUT", "warp_specialize"],
    prune_configs_by={"early_config_prune": prune_invalid_configs},
)
@triton.jit
def _attn_fwd_persist(
    sm_scale,
    M,  #
    Z,
    H,
    desc_q,
    desc_k,
    desc_v,
    desc_o,
    N_CTX: tl.constexpr,  #
    HEAD_DIM: tl.constexpr,  #
    BLOCK_M: tl.constexpr,  #
    BLOCK_N: tl.constexpr,  #
    FP8_OUTPUT: tl.constexpr,  #
    STAGE: tl.constexpr,  #
    warp_specialize: tl.constexpr,  #
    OUTER_LOOP: tl.constexpr,
    dtype: tl.constexpr,
    SUBTILING: tl.constexpr,
    VECT_MUL: tl.constexpr,
    FADD2_REDUCE: tl.constexpr,
    MMA_SLICES: tl.constexpr,
    KV_NUM_STAGES: tl.constexpr,
    OUTER_NUM_STAGES: tl.constexpr,
    DP_FACTOR: tl.constexpr,
    SMEM_BUDGET: tl.constexpr = None,
    USE_CLC: tl.constexpr = False,
    NUM_CTAS: tl.constexpr = 1,
    RESCALE_OPT: tl.constexpr = False,
):
    n_tile_num = tl.cdiv(N_CTX, BLOCK_M)
    prog_id = tl.program_id(0)
    num_progs = tl.num_programs(0)
    total_tiles = n_tile_num * Z * H

    tiles_per_sm = total_tiles // num_progs
    if prog_id < total_tiles % num_progs:
        tiles_per_sm += 1

    tile_idx = prog_id

    desc_q = _maybe_make_tensor_desc(
        desc_q,
        shape=[Z * H * N_CTX, HEAD_DIM],
        strides=[HEAD_DIM, 1],
        block_shape=[BLOCK_M, HEAD_DIM],
    )
    desc_k = _maybe_make_tensor_desc(
        desc_k,
        shape=[Z * H * N_CTX, HEAD_DIM],
        strides=[HEAD_DIM, 1],
        block_shape=[BLOCK_N, HEAD_DIM],
    )
    desc_v = _maybe_make_tensor_desc(
        desc_v,
        shape=[Z * H * N_CTX, HEAD_DIM],
        strides=[HEAD_DIM, 1],
        block_shape=[BLOCK_N, HEAD_DIM],
    )
    desc_o = _maybe_make_tensor_desc(
        desc_o,
        shape=[Z * H * N_CTX, HEAD_DIM],
        strides=[HEAD_DIM, 1],
        block_shape=[BLOCK_M, HEAD_DIM],
    )

    if USE_CLC:
        scheduler = tl.clc_tile_scheduler()
        while tl.condition(
                scheduler.is_valid(),
                warp_specialize=warp_specialize,
                merge_epilogue=True,
                separate_epilogue_store=True,
                data_partition_factor=DP_FACTOR,
                smem_budget=SMEM_BUDGET,
        ):
            # Preserve the static 2-CTA mapping: adjacent physical CTAs process
            # adjacent M tiles.  The CLC lowering adds the cluster rank to the
            # canceled cluster's first CTA id, so tile_id is already the
            # per-CTA tile index expected by _attn_fwd_tma_dp.
            tile_idx = scheduler.tile_id[0]
            pid = tile_idx % n_tile_num
            off_hz = tile_idx // n_tile_num
            _attn_fwd_tma_dp(
                sm_scale,
                M,
                Z,
                H,
                desc_q,
                desc_k,
                desc_v,
                desc_o,
                pid,
                off_hz,
                N_CTX,
                HEAD_DIM,
                BLOCK_M,
                BLOCK_N,
                FP8_OUTPUT,
                STAGE,
                False,
                dtype,
                SUBTILING,
                VECT_MUL,
                FADD2_REDUCE,
                MMA_SLICES,
                KV_NUM_STAGES,
                DP_FACTOR,
                NUM_CTAS,
                RESCALE_OPT,
            )
            scheduler = scheduler.advance()
    else:
        # inner loop warpspec vs. outer loop warpspec
        for _ in tl.range(
                0,
                tiles_per_sm,
                warp_specialize=warp_specialize and OUTER_LOOP,
                merge_epilogue=True,
                separate_epilogue_store=True,
                data_partition_factor=DP_FACTOR,
                num_stages=OUTER_NUM_STAGES if NUM_CTAS == 2 else None,
                smem_budget=SMEM_BUDGET,
        ):
            pid = tile_idx % n_tile_num
            off_hz = tile_idx // n_tile_num
            _attn_fwd_tma_dp(
                sm_scale,
                M,
                Z,
                H,
                desc_q,
                desc_k,
                desc_v,
                desc_o,
                pid,
                off_hz,
                N_CTX,
                HEAD_DIM,
                BLOCK_M,
                BLOCK_N,
                FP8_OUTPUT,
                STAGE,
                warp_specialize and not OUTER_LOOP,
                dtype,
                SUBTILING,
                VECT_MUL,
                FADD2_REDUCE,
                MMA_SLICES,
                KV_NUM_STAGES,
                DP_FACTOR,
                NUM_CTAS,
                RESCALE_OPT,
            )
            tile_idx += num_progs


def torch_dtype_to_triton(dtype):
    if dtype == torch.float8_e5m2:
        return tl.float8e5
    return getattr(tl, str(dtype).split(".")[1])


@triton.jit
def _attn_bwd_preprocess(O, DO,  #
                         Delta,  #
                         Z, H, N_CTX,  #
                         BLOCK_M: tl.constexpr, HEAD_DIM: tl.constexpr,  #
                         ):
    off_m = tl.program_id(0) * BLOCK_M + tl.arange(0, BLOCK_M)
    off_hz = tl.program_id(1)
    off_n = tl.arange(0, HEAD_DIM)
    # load
    o = tl.load(O + off_hz * HEAD_DIM * N_CTX + off_m[:, None] * HEAD_DIM + off_n[None, :])
    do = tl.load(DO + off_hz * HEAD_DIM * N_CTX + off_m[:, None] * HEAD_DIM + off_n[None, :]).to(tl.float32)
    delta = tl.sum(o * do, axis=1)
    # write-back
    tl.store(Delta + off_hz * N_CTX + off_m, delta)


# Frozen (hashable) wrapper for dot attrs configuration, usable in triton.Config.
# Supports .get(key) like a dict but is hashable for Triton's JIT cache key.
class FrozenDotAttrs:

    def __init__(self, d):
        self._data = d
        self._hash = hash(json.dumps(d, sort_keys=True)) if d else hash(None)

    def get(self, key, default=None):
        return self._data.get(key, default) if self._data else default

    def __hash__(self):
        return self._hash

    def __eq__(self, other):
        if isinstance(other, FrozenDotAttrs):
            return self._data == other._data
        return NotImplemented

    def __repr__(self):
        return f"FrozenDotAttrs({self._data})"

    def __bool__(self):
        return bool(self._data)


# Default dot attrs configuration for the BWD kernel.
# Each key corresponds to a dot operation in _attn_bwd_dkdv_inner.
# Set to None to disable attrs for a given dot (heuristic allocation).
# Format: {"stage": str, "order": str, "channels": [str, ...]}
_DEFAULT_BWD_DOT_ATTRS = FrozenDotAttrs({
    "qkT": {"stage": "0", "order": "0", "channels": ["opndA,smem,1,0", "opndB,smem,2,1", "opndD,tmem,1,2"]},
    "dpT": {"stage": "0", "order": "2", "channels": ["opndA,smem,1,3", "opndB,smem,1,4", "opndD,tmem,1,5"]},
    "dv": {"stage": "0", "order": "2", "channels": ["opndA,tmem,1,2", "opndD,tmem,1,7"]},
    "dq": {"stage": "1", "order": "1", "channels": ["opndA,smem,1,8", "opndD,tmem,1,5"]},
    "dk": {"stage": "1", "order": "1", "channels": ["opndD,tmem,1,10"]},
})

# BM128 2-CTA uses TLX's qK -> dK -> dP -> dQ -> dV dot order. dK reads
# dS from the reused dP slot before the next dP write. dQ reuses qK's lower
# 64 columns, while P stays live for dV in qK's upper 64 columns.
_BWD_DOT_ATTRS_BM128_2CTA = FrozenDotAttrs({
    "qkT": {"stage": "0", "order": "0", "channels": ["opndA,smem,1,0", "opndB,smem,1,1", "opndD,tmem,1,2"]},
    "dpT": {"stage": "0", "order": "1", "channels": ["opndA,smem,1,3", "opndB,smem,1,4", "opndD,tmem,1,5"]},
    "dv": {"stage": "0", "order": "3", "channels": ["opndA,tmem,1,2,64", "opndD,tmem,1,7"]},
    "dk": {"stage": "1", "order": "0", "channels": ["opndD,tmem,1,10"]},
    "dq": {"stage": "1", "order": "2", "channels": ["opndA,smem,1,8", "opndD,tmem,1,2"]},
    # Load-only schedule anchors. These order metadata relative to the MMA
    # operand prefetch wavefront without changing the dot execution order.
    "m_load": {"stage": "0", "order": "2"},
    "delta_load": {"stage": "0", "order": "4"},
})

# For BM of 128: dpT share with dq, qk share with ppT, dsT share with dpT.
_BWD_DOT_ATTRS_TMEM = FrozenDotAttrs({
    "qkT": {"stage": "0", "order": "0", "channels": ["opndA,smem,1,0", "opndB,smem,2,1", "opndD,tmem,1,2"]},
    "dpT": {"stage": "0", "order": "2", "channels": ["opndA,smem,1,3", "opndB,smem,1,4", "opndD,tmem,1,5"]},
    "dv": {"stage": "0", "order": "2", "channels": ["opndA,tmem,1,2", "opndD,tmem,1,7"]},
    "dq": {"stage": "1", "order": "1", "channels": ["opndA,smem,1,8", "opndD,tmem,1,5"]},
    "dk": {"stage": "1", "order": "1", "channels": ["opndA,tmem,1,5", "opndD,tmem,1,10"]},
})

_BWD_DOT_ATTRS_BM64_TMEM = FrozenDotAttrs({
    # qkT inputs: k, q; dpT inputs: v, do; dv inputs: ppT, do; dq inputs: dsT, k; dk inputs: dsT, q
    # no need to reuse between dq and dpT
    "qkT": {"stage": "0", "order": "0", "channels": ["opndA,smem,1,0", "opndB,smem,2,1", "opndD,tmem,1,2"]},  # k, q
    "dpT": {
        "stage": "0",
        "order": "2",
        "channels": ["opndA,smem,1,3", "opndB,smem,1,4", "opndD,tmem,1,5"],
    },  # v, do
    "dv": {"stage": "0", "order": "2", "channels": ["opndA,tmem,1,2", "opndD,tmem,1,7"]},  # ppT
    "dq": {"stage": "1", "order": "1", "channels": ["opndA,smem,1,8", "opndD,tmem,1,11"]},  # dsT
    "dk": {"stage": "1", "order": "1", "channels": ["opndA,tmem,1,5", "opndD,tmem,1,10"]},  # dsT in tmem
})

_BWD_DOT_ATTRS_BM64 = FrozenDotAttrs({
    # qkT inputs: k, q; dpT inputs: v, do; dv inputs: ppT, do; dq inputs: dsT, k; dk inputs: dsT, q
    # no need to reuse between dq and dpT
    "qkT": {"stage": "0", "order": "0", "channels": ["opndA,smem,1,0", "opndB,smem,2,1", "opndD,tmem,1,2"]},  # k, q
    "dpT": {
        "stage": "0",
        "order": "2",
        "channels": ["opndA,smem,1,3", "opndB,smem,1,4", "opndD,tmem,1,5"],
    },  # v, do
    "dv": {"stage": "0", "order": "2", "channels": ["opndA,tmem,1,2", "opndD,tmem,1,7"]},  # ppT
    "dq": {"stage": "1", "order": "1", "channels": ["opndA,smem,1,8", "opndD,tmem,1,11"]},  # dsT
    "dk": {"stage": "1", "order": "1", "channels": ["opndD,tmem,1,10"]},
})

_BWD_DOT_ATTRS_SCHED = FrozenDotAttrs({
    "qkT": {"stage": "0", "order": "0"},
    "dpT": {"stage": "0", "order": "2"},
    "dv": {"stage": "0", "order": "2"},
    "dq": {"stage": "1", "order": "1"},
    "dk": {"stage": "1", "order": "1"},
})

# Memtype-only variant of _BWD_DOT_ATTRS_BM64_TMEM: the operand-A channels carry
# ONLY the memory space (no copies/id), so PromoteLHSToTMem still promotes ppT/dsT
# to TMEM while the memory planner decides the copies/id/reuse-grouping. The
# planner reproduces _BWD_DOT_ATTRS_BM64_TMEM's packing ([dpT,dsT],[ppT,qkT])
# without the hand-pinned buffer ids.
_BWD_DOT_ATTRS_BM64_MEMTYPE = FrozenDotAttrs({
    "qkT": {"stage": "0", "order": "0"}, "dpT": {"stage": "0", "order": "2"}, "dv":
    {"stage": "0", "order": "2", "channels": ["opndA,tmem"]},  # ppT -> tmem
    "dq": {"stage": "1", "order": "1", "channels": ["opndA,smem"]},  # dsT^T -> smem
    "dk": {"stage": "1", "order": "1", "channels": ["opndA,tmem"]},  # dsT -> tmem
})

# BM128 memtype-only variant (same intent as _BWD_DOT_ATTRS_BM64_MEMTYPE but for
# BLOCK_M1=128). PromoteLHSToTMem promotes dsT to TMEM; the planner forms the
# tight {dpT,dq,dsT} reuse group that the hand-pinned _BWD_DOT_ATTRS_TMEM config
# expresses via the repairUnsafeReuseGroups post-pass (see
# test_bwd_bm128_memtype_only and task T279873316).
_BWD_DOT_ATTRS_BM128_MEMTYPE = FrozenDotAttrs({
    "qkT": {"stage": "0", "order": "0"}, "dpT": {"stage": "0", "order": "2"}, "dv":
    {"stage": "0", "order": "2", "channels": ["opndA,tmem"]},  # ppT -> tmem
    "dq": {"stage": "1", "order": "1", "channels": ["opndA,smem"]},  # dsT^T -> smem
    "dk": {"stage": "1", "order": "1", "channels": ["opndA,tmem"]},  # dsT -> tmem
})


@triton.jit
def _take_m_half_2D(x, rank):
    x0, x1 = x.reshape([2, x.shape[0] // 2, x.shape[1]]).permute(1, 2, 0).split()
    return tl.where(rank == 0, x0, x1)


@triton.jit
def _attn_bwd_dkdv_inner(
    dk,
    dv,
    desc_q,
    desc_qt,
    k,
    kt,
    v,
    desc_do,
    desc_dot,
    desc_dq,
    desc_m,
    desc_delta,
    off_bh,
    off_chz,
    curr_m,
    step_m,
    start_n,
    offs_n,
    BLOCK_M1: tl.constexpr,
    HEAD_DIM: tl.constexpr,
    MASK: tl.constexpr,
    dtype: tl.constexpr,
    DQ_SUBTILE: tl.constexpr,
    LN2: tl.constexpr,
    RESCHED: tl.constexpr,
    TWO_CTAS: tl.constexpr = False,
    TLX_DQ_LAYOUT: tl.constexpr = False,
    BWD_DOT_ATTRS: tl.constexpr = None,
):
    if TWO_CTAS:
        # Keep qT ahead of q in the load partition. With one qT slot, loading q
        # first can wait on the late dK consumer while qK waits for the next qT.
        qt = desc_qt.load([(off_bh + curr_m).to(tl.int32), 0])
        qT = tl.trans(qt)
        q = desc_q.load([(off_bh + curr_m).to(tl.int32), 0])
    else:
        q = desc_q.load([(off_bh + curr_m).to(tl.int32), 0])
        qT = tl.trans(q)
    offs_m_start = off_chz + curr_m
    m = desc_m.load([offs_m_start.to(tl.int32)], attrs=BWD_DOT_ATTRS.get("m_load") if RESCHED else None)
    if RESCHED:
        qkT = tl.dot(k, qT, attrs=BWD_DOT_ATTRS.get("qkT"), two_ctas=TWO_CTAS)
    else:
        qkT = tl.dot(k, qT)
    pT = tl.math.exp2(_sub_f32x2(qkT, m[None, :]))
    if MASK:
        offs_m = curr_m + tl.arange(0, BLOCK_M1)
        mask = offs_m[None, :] >= offs_n[:, None]
        pT = tl.where(mask, pT, 0.0)
    do = desc_do.load([(off_bh + curr_m).to(tl.int32), 0])
    if TWO_CTAS:
        dot = desc_dot.load([(off_bh + curr_m).to(tl.int32), 0])
    else:
        dot = do
    ppT = pT
    ppT = ppT.to(dtype)
    if RESCHED:
        dpT = tl.dot(v, tl.trans(dot), attrs=BWD_DOT_ATTRS.get("dpT"), two_ctas=TWO_CTAS).to(tl.float32)
        Di = desc_delta.load([offs_m_start.to(tl.int32)], attrs=BWD_DOT_ATTRS.get("delta_load"))
        dv += tl.dot(ppT, do, attrs=BWD_DOT_ATTRS.get("dv"), two_ctas=TWO_CTAS)
    else:
        dv += tl.dot(ppT, do)
        Di = desc_delta.load([offs_m_start.to(tl.int32)])
        dpT = tl.dot(v, tl.trans(do)).to(tl.float32)
    dsT = _mul_f32x2(pT, _sub_f32x2(dpT, Di[None, :]))
    dsT = dsT.to(dtype)
    if RESCHED:
        # dk reads dsT from the reused TMEM buffer-5; dq writes the same buffer.
        # dk must read before dq overwrites (cf. TLX
        # blackwell_fa_ws_pipelined_persistent: "dk must read dsT_tmem BEFORE
        # dq writes ... same TMEM slot"). Emit dk first.
        dk += tl.dot(dsT, q, attrs=BWD_DOT_ATTRS.get("dk"), two_ctas=TWO_CTAS)
        if TLX_DQ_LAYOUT:
            # Physical BM128 2-CTA dQ. The compiler peer-gather rewrite replaces
            # this local packed view with the rank-owned M half from both CTA N
            # domains: [64, 256] @ [256, 64] -> [64, 128].
            dsT_dq = tl.reshape(tl.trans(dsT), (BLOCK_M1 // 2, dsT.shape[0] * 2))
            dq = tl.dot(dsT_dq, kt, attrs=BWD_DOT_ATTRS.get("dq"), two_ctas=TWO_CTAS)
        else:
            dq = tl.dot(tl.trans(dsT), kt, attrs=BWD_DOT_ATTRS.get("dq"), two_ctas=TWO_CTAS)
    else:
        dk += tl.dot(dsT, tl.trans(qT))
        dq = tl.dot(tl.trans(dsT), k)
    slice_size: tl.constexpr = HEAD_DIM // DQ_SUBTILE
    if TWO_CTAS:
        cluster_cta_rank = tl.program_id(0) % 2
        if TLX_DQ_LAYOUT:
            # TwoCTA_RHS stores logical [BM/2, H] as physical [BM, H/2].
            # Load/store that physical view directly; slicing the logical H
            # dimension makes both halves address the same local TMEM bank.
            dq_local = tl.reshape(dq, (BLOCK_M1, HEAD_DIM // 2))
            dq_subtiles: tl.constexpr = DQ_SUBTILE // 2
            dqs = _split_n_2D(dq_local, dq_subtiles)
            dq_row = 2 * (off_bh + curr_m + cluster_cta_rank * (BLOCK_M1 // 2))
        else:
            # Native two-CTA dQ retains the full logical M extent; select the
            # rank-owned half for the global update.
            dq_local = _take_m_half_2D(dq, cluster_cta_rank)
            dq_subtiles: tl.constexpr = DQ_SUBTILE
            dqs = _split_n_2D(dq_local, dq_subtiles)
            dq_row = off_bh + curr_m + cluster_cta_rank * (BLOCK_M1 // 2)
        for slice_id in tl.static_range(0, dq_subtiles):
            dqN = dqs[slice_id] * LN2
            desc_dq.atomic_add([dq_row.to(tl.int32), slice_id * slice_size], dqN)
    else:
        dqs = _split_n_2D(dq, DQ_SUBTILE)
        for slice_id in tl.static_range(0, DQ_SUBTILE):
            dqN = dqs[slice_id] * LN2
            desc_dq.atomic_add([(off_bh + curr_m).to(tl.int32), slice_id * slice_size], dqN)
    curr_m += step_m
    return dk, dv, curr_m


@triton.jit
def _attn_bwd_dkdv(
    dk,
    dv,  #
    desc_q,
    desc_qt,
    k,
    kt,
    v,
    sm_scale,  #
    desc_do,  #
    desc_dot,
    desc_dq,
    desc_m,
    desc_delta,  #
    # shared by Q/K/V/DO.
    stride_tok,
    stride_d,  #
    off_bh,
    off_chz,
    H,
    N_CTX,
    BLOCK_M1: tl.constexpr,  #
    BLOCK_N1: tl.constexpr,  #
    HEAD_DIM: tl.constexpr,  #
    # Filled in by the wrapper.
    start_n,
    start_m,
    num_steps,  #
    MASK: tl.constexpr,
    dtype: tl.constexpr,
    warp_specialize: tl.constexpr,  #
    EPILOGUE_SUBTILE: tl.constexpr,
    DQ_SUBTILE: tl.constexpr,
    BWD_DOT_ATTRS: tl.constexpr = None,
    SMEM_BUDGET: tl.constexpr = 200000,
    TWO_CTAS: tl.constexpr = False,
    TLX_DQ_LAYOUT: tl.constexpr = False,
):
    offs_n = start_n + tl.arange(0, BLOCK_N1)

    LN2: tl.constexpr = 0.6931471824645996  # = ln(2)

    # BLOCK_N1 must be a multiple of BLOCK_M1, otherwise the code wouldn't work.
    tl.static_assert(BLOCK_N1 % BLOCK_M1 == 0)
    curr_m = start_m
    step_m = BLOCK_M1
    if warp_specialize:
        if TWO_CTAS and BLOCK_M1 == 128:
            # Only the BM128 2-CTA path has a pre-hook guaranteeing a non-empty
            # loop (it asserts N_CTX % (BLOCK_N1 * NUM_CTAS) == 0). BM64 2-CTA has
            # no such guard, so promising non-emptiness there would be a false
            # promise when num_steps is 0. Lets removeRedundantTmemZeroStores drop
            # the operand-D zero-store.
            tl.assume(num_steps > 0)
        for blk_idx in tl.range(
                0,
                num_steps,
                warp_specialize=True,
                merge_epilogue_to_computation=True,
                tmem_alloc_algo=2,
                smem_alloc_algo=1,
                smem_budget=SMEM_BUDGET,
        ):
            dk, dv, curr_m = _attn_bwd_dkdv_inner(
                dk,
                dv,
                desc_q,
                desc_qt,
                k,
                kt,
                v,
                desc_do,
                desc_dot,
                desc_dq,
                desc_m,
                desc_delta,
                off_bh,
                off_chz,
                curr_m,
                step_m,
                start_n,
                offs_n,
                BLOCK_M1,
                HEAD_DIM,
                MASK,
                dtype,
                DQ_SUBTILE,
                LN2,
                True,
                TWO_CTAS,
                TLX_DQ_LAYOUT,
                BWD_DOT_ATTRS,
            )
    else:
        for blk_idx in tl.range(0, num_steps):
            dk, dv, curr_m = _attn_bwd_dkdv_inner(
                dk,
                dv,
                desc_q,
                desc_qt,
                k,
                kt,
                v,
                desc_do,
                desc_dot,
                desc_dq,
                desc_m,
                desc_delta,
                off_bh,
                off_chz,
                curr_m,
                step_m,
                start_n,
                offs_n,
                BLOCK_M1,
                HEAD_DIM,
                MASK,
                dtype,
                DQ_SUBTILE,
                LN2,
                True,
                TWO_CTAS,
                TLX_DQ_LAYOUT,
                BWD_DOT_ATTRS,
            )

    return dk, dv


def _bwd_host_descriptor_pre_hook(nargs):
    BLOCK_M1 = nargs["BLOCK_M1"]
    BLOCK_N1 = nargs["BLOCK_N1"]
    HEAD_DIM = nargs["HEAD_DIM"]
    EPILOGUE_SUBTILE = nargs["EPILOGUE_SUBTILE"]
    # DQ_SUBTILE controls dq atomic_add staging only; defaults to
    # EPILOGUE_SUBTILE so existing configs continue to behave the same.
    DQ_SUBTILE = nargs.get("DQ_SUBTILE", EPILOGUE_SUBTILE)
    NUM_CTAS = nargs.get("NUM_CTAS", 1)
    # BM128 2-CTA assigns adjacent N tiles to the CTA pair. Keep this initial
    # implementation to complete pairs: a CTA cannot independently skip a
    # collective MMA when the sequence has an odd trailing N tile.
    if NUM_CTAS == 2 and BLOCK_M1 == 128:
        N_CTX = nargs["N_CTX"]
        if N_CTX % (BLOCK_N1 * NUM_CTAS) != 0:
            raise ValueError("BM128 2-CTA requires N_CTX divisible by 2 * BLOCK_N1")
    if not isinstance(nargs["desc_q"], TensorDescriptor):
        return

    # Reset dq accumulator to zeros before each autotuner warmup run.
    # Without this, dq accumulates across autotuner benchmark runs when
    # multiple configs are present (e.g., USE_WARP_BARRIER in [False, True]).
    nargs["desc_dq"].base.zero_()

    nargs["desc_q"].block_shape = [BLOCK_M1, HEAD_DIM]
    if "desc_qt" in nargs:
        nargs["desc_qt"].block_shape = [BLOCK_M1, HEAD_DIM]
    nargs["desc_do"].block_shape = [BLOCK_M1, HEAD_DIM]
    if "desc_dot" in nargs:
        nargs["desc_dot"].block_shape = [BLOCK_M1, HEAD_DIM]
    packed_dq = NUM_CTAS == 2 and BLOCK_M1 == 128
    if packed_dq:
        N_CTX = nargs["N_CTX"]
        nargs["desc_dq"].shape = [2 * nargs["BATCH"] * nargs["H"] * N_CTX, HEAD_DIM // 2]
        nargs["desc_dq"].strides = [HEAD_DIM // 2, 1]
    else:
        nargs["desc_dq"].shape = [nargs["BATCH"] * nargs["H"] * nargs["N_CTX"], HEAD_DIM]
        nargs["desc_dq"].strides = [HEAD_DIM, 1]
    dq_rows = BLOCK_M1 if packed_dq else BLOCK_M1 // NUM_CTAS
    nargs["desc_dq"].block_shape = [dq_rows, HEAD_DIM // DQ_SUBTILE]
    nargs["desc_v"].block_shape = [BLOCK_N1, HEAD_DIM]
    nargs["desc_k"].block_shape = [BLOCK_N1, HEAD_DIM]
    if "desc_kt" in nargs:
        if NUM_CTAS == 2 and BLOCK_M1 == 128:
            nargs["desc_kt"].block_shape = [BLOCK_N1 * NUM_CTAS, HEAD_DIM]
        else:
            nargs["desc_kt"].block_shape = [BLOCK_N1, HEAD_DIM]
    nargs["desc_dv"].block_shape = [BLOCK_N1, HEAD_DIM // EPILOGUE_SUBTILE]
    nargs["desc_dk"].block_shape = [BLOCK_N1, HEAD_DIM // EPILOGUE_SUBTILE]
    nargs["desc_m"].block_shape = [BLOCK_M1]
    nargs["desc_delta"].block_shape = [BLOCK_M1]


configs_bwd = [
    triton.Config(
        {
            "BLOCK_M1": 128,
            "BLOCK_N1": 128,
            "BLOCK_M2": 128,
            "BLOCK_N2": 128,
            "EPILOGUE_SUBTILE": 4,
            "DQ_SUBTILE": 4,
            "BWD_DOT_ATTRS": FrozenDotAttrs(None),
        },
        num_warps=4,
        num_stages=2,
        pre_hook=_bwd_host_descriptor_pre_hook,
    )
]

configs_bwd_subtile_opt = [
    triton.Config(
        {
            "BLOCK_M1": 64,
            "BLOCK_N1": 128,
            "BLOCK_M2": 128,
            "BLOCK_N2": 128,
            "EPILOGUE_SUBTILE": 4,
            "DQ_SUBTILE": 4,
            "BWD_DOT_ATTRS": _BWD_DOT_ATTRS_BM64_TMEM,
        },
        num_warps=4,
        num_stages=2,
        pre_hook=_bwd_host_descriptor_pre_hook,
    ),
]

configs_bwd_persist = [
    triton.Config(
        {
            "BLOCK_M1": 128,
            "BLOCK_N1": 128,
            "BLOCK_M2": 128,
            "BLOCK_N2": 128,
            "EPILOGUE_SUBTILE": 4,
            "DQ_SUBTILE": 4,
            "BWD_DOT_ATTRS": _DEFAULT_BWD_DOT_ATTRS,
        },
        num_warps=4,
        num_stages=2,
        pre_hook=_bwd_host_descriptor_pre_hook,
    ),
    triton.Config(
        {
            "BLOCK_M1": 128, "BLOCK_N1": 128, "BLOCK_M2": 128, "BLOCK_N2": 128, "EPILOGUE_SUBTILE": 4, "DQ_SUBTILE": 4, "BWD_DOT_ATTRS":
            _BWD_DOT_ATTRS_SCHED,  # use memory planner heuristics
        },
        num_warps=4,
        num_stages=2,
        pre_hook=_bwd_host_descriptor_pre_hook,
    ),
    triton.Config( # test dk/dv staging buffer reuse
        {
            "BLOCK_M1": 128,
            "BLOCK_N1": 128,
            "BLOCK_M2": 128,
            "BLOCK_N2": 128,
            "EPILOGUE_SUBTILE": 2,
            "DQ_SUBTILE": 4,
            # The 3-group TMEM reuse benefits from extra SMEM headroom so Phase 4
            # can pipeline (double-buffer) its staging; the other configs keep the
            # default 200000 (a larger budget double-buffers their early-TMA store
            # staging, which the store lowering mishandles -> wrong dv/dk/dq).
            "SMEM_BUDGET": 220000,
            "BWD_DOT_ATTRS": _BWD_DOT_ATTRS_TMEM,
        },
        num_warps=4,
        num_stages=2,
        pre_hook=_bwd_host_descriptor_pre_hook,
    ),
    triton.Config(
        {
            "BLOCK_M1": 64,
            "BLOCK_N1": 128,
            "BLOCK_M2": 128,
            "BLOCK_N2": 128,
            "EPILOGUE_SUBTILE": 2,
            "DQ_SUBTILE": 4,
            "BWD_DOT_ATTRS": _BWD_DOT_ATTRS_BM64_TMEM,
            "NUM_CTAS": 1,
        },
        num_warps=4,
        num_stages=2,
        pre_hook=_bwd_host_descriptor_pre_hook,
    ),
    triton.Config(
        {
            "BLOCK_M1": 64,
            "BLOCK_N1": 128,
            "BLOCK_M2": 128,
            "BLOCK_N2": 128,
            "EPILOGUE_SUBTILE": 2,
            "DQ_SUBTILE": 4,
            "BWD_DOT_ATTRS": _BWD_DOT_ATTRS_BM64_TMEM,
            "NUM_CTAS": 2,
        },
        num_warps=4,
        num_stages=2,
        pre_hook=_bwd_host_descriptor_pre_hook,
        ctas_per_cga=(2, 1, 1),
        allowDependentTwoCTA=True,
    ),
    triton.Config(  # BM128 2-CTA: adjacent N tiles per CTA cluster.
        {
            "BLOCK_M1": 128,
            "BLOCK_N1": 128,
            "BLOCK_M2": 128,
            "BLOCK_N2": 128,
            "EPILOGUE_SUBTILE": 8,
            "DQ_SUBTILE": 8,
            # Permit the allocated dQ reduction staging group to use two slots
            # (224004 + 8192 = 232196 physical bytes). Fully reused dK/dV
            # staging groups remain at one slot in the memory planner.
            "SMEM_BUDGET": 230400,
            "BWD_DOT_ATTRS": _BWD_DOT_ATTRS_BM128_2CTA,
            "NUM_CTAS": 2,
        },
        # Match TLX: the default computation/epilogue group starts with eight
        # warps; AutoWS specializes reduction, GEMM, load, and relay from it.
        num_warps=8,
        num_stages=2,
        # minRegAutoWS/maxRegAutoWS are deliberately not set here: the loop
        # below assigns them for every config and would overwrite anything
        # given at construction. Keep one source of truth.
        pre_hook=_bwd_host_descriptor_pre_hook,
        ctas_per_cga=(2, 1, 1),
        allowDependentTwoCTA=True,
        generate_subtiled_region=True,
    ),
    triton.Config(
        {
            "BLOCK_M1": 64,
            "BLOCK_N1": 128,
            "BLOCK_M2": 128,
            "BLOCK_N2": 128,
            "EPILOGUE_SUBTILE": 2,
            "DQ_SUBTILE": 4,
            "BWD_DOT_ATTRS": _BWD_DOT_ATTRS_BM64,
        },
        num_warps=4,
        num_stages=2,
        pre_hook=_bwd_host_descriptor_pre_hook,
    ),
    triton.Config(  # BM64, schedule-only attrs (stage/order, no channels) -> memory planner / search decides buffers
        {
            "BLOCK_M1": 64,
            "BLOCK_N1": 128,
            "BLOCK_M2": 128,
            "BLOCK_N2": 128,
            "EPILOGUE_SUBTILE": 2,
            "DQ_SUBTILE": 4,
            "BWD_DOT_ATTRS": _BWD_DOT_ATTRS_SCHED,
        },
        num_warps=4,
        num_stages=2,
        pre_hook=_bwd_host_descriptor_pre_hook,
    ),
    triton.Config(  # BM64, memtype-only opndA channels (no copies/id) -> planner decides grouping
        {
            "BLOCK_M1": 64,
            "BLOCK_N1": 128,
            "BLOCK_M2": 128,
            "BLOCK_N2": 128,
            "EPILOGUE_SUBTILE": 2,
            "DQ_SUBTILE": 4,
            "BWD_DOT_ATTRS": _BWD_DOT_ATTRS_BM64_MEMTYPE,
        },
        num_warps=4,
        num_stages=2,
        pre_hook=_bwd_host_descriptor_pre_hook,
    ),
]

# Keep register options config-owned so the autotuner passes each option once.
# Existing configs retain the historical 24/192 bounds; the dedicated BM128
# 2-CTA config uses the TLX-aligned 88-register budget. Environment overrides
# remain global and are applied uniformly for debugging sweeps.
for _config in configs_bwd_persist:
    _is_bm128_2cta = (_config.kwargs.get("NUM_CTAS", 1) == 2 and _config.kwargs["BLOCK_M1"] == 128)
    _config.minRegAutoWS = int(os.environ.get("AUTOWS_BWD_MIN_REG", "88" if _is_bm128_2cta else "24"))
    _config.maxRegAutoWS = int(os.environ.get("AUTOWS_BWD_MAX_REG", "88" if _is_bm128_2cta else "192"))


@triton.jit
def _attn_bwd_core(
    desc_q,
    desc_qt,
    desc_k,
    desc_kt,
    desc_v,
    sm_scale,  #
    desc_do,  #
    desc_dot,
    desc_dq,
    desc_dk,
    desc_dv,  #
    desc_m,
    desc_delta,  #
    stride_tok,
    stride_d,  #
    stride_z,
    stride_h,  #
    pid,
    bhid,
    BATCH: tl.constexpr,
    H: tl.constexpr,
    N_CTX: tl.constexpr,  #
    BLOCK_M1: tl.constexpr,  #
    BLOCK_N1: tl.constexpr,  #
    HEAD_DIM: tl.constexpr,
    dtype: tl.constexpr,
    warp_specialize: tl.constexpr,  #
    EPILOGUE_SUBTILE: tl.constexpr,
    DQ_SUBTILE: tl.constexpr,
    BWD_DOT_ATTRS: tl.constexpr = None,
    SMEM_BUDGET: tl.constexpr = 200000,
    TWO_CTAS: tl.constexpr = False,
):
    off_chz = (bhid * N_CTX).to(tl.int64)
    off_bh = ((stride_h * (bhid % H) + stride_z * (bhid // H)).to(tl.int64)) // stride_tok

    dv = tl.zeros([BLOCK_N1, HEAD_DIM], dtype=tl.float32)
    dk = tl.zeros([BLOCK_N1, HEAD_DIM], dtype=tl.float32)

    start_n = pid * BLOCK_N1
    start_m = 0
    TLX_DQ_LAYOUT: tl.constexpr = TWO_CTAS and BLOCK_M1 == 128
    cluster_cta_rank = tl.program_id(0) % 2 if TWO_CTAS else 0

    k = desc_k.load([(off_bh + start_n).to(tl.int32), 0])
    v = desc_v.load([(off_bh + start_n).to(tl.int32), 0])
    if TWO_CTAS:
        kt_start_n = start_n - cluster_cta_rank * BLOCK_N1 if TLX_DQ_LAYOUT else start_n
        kt = desc_kt.load([(off_bh + kt_start_n).to(tl.int32), 0])
    else:
        kt = k
    num_steps = (N_CTX - start_m) // BLOCK_M1
    dk, dv = _attn_bwd_dkdv(  #
        dk,
        dv,  #
        desc_q,
        desc_qt,
        k,
        kt,
        v,
        sm_scale,  #
        desc_do,  #
        desc_dot,
        desc_dq,
        desc_m,
        desc_delta,  #
        stride_tok,
        stride_d,  #
        off_bh,
        off_chz,
        H,
        N_CTX,  #
        BLOCK_M1,
        BLOCK_N1,
        HEAD_DIM,  #
        start_n,
        start_m,
        num_steps,  #
        MASK=False,  #
        dtype=dtype,
        warp_specialize=warp_specialize,
        EPILOGUE_SUBTILE=EPILOGUE_SUBTILE,
        DQ_SUBTILE=DQ_SUBTILE,
        BWD_DOT_ATTRS=BWD_DOT_ATTRS,
        SMEM_BUDGET=SMEM_BUDGET,
        TWO_CTAS=TWO_CTAS,
        TLX_DQ_LAYOUT=TLX_DQ_LAYOUT,
    )

    dvs = _split_n_2D(dv, EPILOGUE_SUBTILE)
    slice_size: tl.constexpr = HEAD_DIM // EPILOGUE_SUBTILE
    for slice_id in tl.static_range(0, EPILOGUE_SUBTILE):
        dvN = dvs[slice_id]
        desc_dv.store(
            [(off_bh + start_n).to(tl.int32), slice_id * slice_size],
            dvN.to(dtype),
        )

    dks = _split_n_2D(dk, EPILOGUE_SUBTILE)
    for slice_id in tl.static_range(0, EPILOGUE_SUBTILE):
        dkN = dks[slice_id] * sm_scale
        desc_dk.store(
            [(off_bh + start_n).to(tl.int32), slice_id * slice_size],
            dkN.to(dtype),
        )


@triton.autotune(configs=configs_bwd, key=["N_CTX", "HEAD_DIM"])
@triton.jit
def _attn_bwd(
    desc_q,
    desc_qt,
    desc_k,
    desc_kt,
    desc_v,
    sm_scale,  #
    desc_do,  #
    desc_dot,
    desc_dq,
    desc_dk,
    desc_dv,  #
    desc_m,
    desc_delta,
    # shared by Q/K/V/DO.
    stride_z,
    stride_h,
    stride_tok,
    stride_d,  #
    BATCH,
    H,
    N_CTX,  #
    BLOCK_M1: tl.constexpr,  #
    BLOCK_N1: tl.constexpr,  #
    BLOCK_M2: tl.constexpr,  #
    BLOCK_N2: tl.constexpr,  #
    BLK_SLICE_FACTOR: tl.constexpr,  #
    HEAD_DIM: tl.constexpr,
    dtype: tl.constexpr,
    warp_specialize: tl.constexpr,  #
    EPILOGUE_SUBTILE: tl.constexpr,
    DQ_SUBTILE: tl.constexpr,
    BWD_DOT_ATTRS: tl.constexpr = None,
    SMEM_BUDGET: tl.constexpr = 200000,
    NUM_CTAS: tl.constexpr = 1,
):
    bhid = tl.program_id(2)
    # BM128 2-CTA gives each CTA of the cluster its own adjacent N tile, so the
    # tile index is the CTA index. BM64 2-CTA instead has the pair cooperate on
    # a single N tile (TwoCTA_RHS splits the accumulator), so the tile index is
    # the cluster index -- the same mapping the persistent grid uses.
    ADJACENT_N: tl.constexpr = NUM_CTAS == 2 and BLOCK_M1 == 128
    pid = tl.program_id(0) if ADJACENT_N else tl.program_id(0) // NUM_CTAS

    _attn_bwd_core(
        desc_q,
        desc_qt,
        desc_k,
        desc_kt,
        desc_v,
        sm_scale,
        desc_do,
        desc_dot,
        desc_dq,
        desc_dk,
        desc_dv,
        desc_m,
        desc_delta,
        stride_tok,
        stride_d,
        stride_z,
        stride_h,
        pid,
        bhid,
        BATCH,
        H,
        N_CTX,
        BLOCK_M1,
        BLOCK_N1,
        HEAD_DIM,
        dtype,
        warp_specialize,
        EPILOGUE_SUBTILE,
        DQ_SUBTILE,
        BWD_DOT_ATTRS,
        SMEM_BUDGET,
        NUM_CTAS == 2,
    )


@triton.autotune(configs=configs_bwd_persist, key=["N_CTX", "HEAD_DIM"])
@triton.jit
def _attn_bwd_persist(
    desc_q,
    desc_qt,
    desc_k,
    desc_kt,
    desc_v,
    sm_scale,  #
    desc_do,  #
    desc_dot,
    desc_dq,
    desc_dk,
    desc_dv,  #
    desc_m,
    desc_delta,
    # shared by Q/K/V/DO.
    stride_z,
    stride_h,
    stride_tok,
    stride_d,  #
    BATCH,
    H,
    N_CTX,  #
    BLOCK_M1: tl.constexpr,  #
    BLOCK_N1: tl.constexpr,  #
    BLOCK_M2: tl.constexpr,  #
    BLOCK_N2: tl.constexpr,  #
    BLK_SLICE_FACTOR: tl.constexpr,  #
    HEAD_DIM: tl.constexpr,
    dtype: tl.constexpr,
    warp_specialize: tl.constexpr,  #
    EPILOGUE_SUBTILE: tl.constexpr,
    DQ_SUBTILE: tl.constexpr,
    BWD_DOT_ATTRS: tl.constexpr = None,
    SMEM_BUDGET: tl.constexpr = 200000,
    NUM_CTAS: tl.constexpr = 1,
):
    n_tile_num = tl.cdiv(N_CTX, BLOCK_N1)
    cluster_rank = tl.program_id(0) % NUM_CTAS
    prog_id = tl.program_id(0) // NUM_CTAS
    num_progs = tl.num_programs(0) // NUM_CTAS
    # BM64 retains its validated same-N direct protocol. BM128 matches TLX
    # ownership: one persistent cluster tile covers two adjacent N tiles.
    ADJACENT_N: tl.constexpr = NUM_CTAS == 2 and BLOCK_M1 == 128
    scheduled_n_tiles = n_tile_num // NUM_CTAS if ADJACENT_N else n_tile_num
    total_tiles = scheduled_n_tiles * BATCH * H

    tiles_per_sm = total_tiles // num_progs
    if prog_id < total_tiles % num_progs:
        tiles_per_sm += 1

    tile_idx = prog_id

    y_dim = BATCH * H * N_CTX
    desc_q = _maybe_make_tensor_desc(
        desc_q,
        shape=[y_dim, HEAD_DIM],
        strides=[HEAD_DIM, 1],
        block_shape=[BLOCK_M1, HEAD_DIM],
    )
    desc_qt = _maybe_make_tensor_desc(
        desc_qt,
        shape=[y_dim, HEAD_DIM],
        strides=[HEAD_DIM, 1],
        block_shape=[BLOCK_M1, HEAD_DIM],
    )
    desc_do = _maybe_make_tensor_desc(
        desc_do,
        shape=[y_dim, HEAD_DIM],
        strides=[HEAD_DIM, 1],
        block_shape=[BLOCK_M1, HEAD_DIM],
    )
    desc_dot = _maybe_make_tensor_desc(
        desc_dot,
        shape=[y_dim, HEAD_DIM],
        strides=[HEAD_DIM, 1],
        block_shape=[BLOCK_M1, HEAD_DIM],
    )
    desc_dq = _maybe_make_tensor_desc(
        desc_dq,
        shape=[y_dim, HEAD_DIM],
        strides=[HEAD_DIM, 1],
        block_shape=[BLOCK_M1, HEAD_DIM // DQ_SUBTILE],
    )
    desc_v = _maybe_make_tensor_desc(
        desc_v,
        shape=[y_dim, HEAD_DIM],
        strides=[HEAD_DIM, 1],
        block_shape=[BLOCK_N1, HEAD_DIM],
    )
    desc_k = _maybe_make_tensor_desc(
        desc_k,
        shape=[y_dim, HEAD_DIM],
        strides=[HEAD_DIM, 1],
        block_shape=[BLOCK_N1, HEAD_DIM],
    )
    desc_kt = _maybe_make_tensor_desc(
        desc_kt,
        shape=[y_dim, HEAD_DIM],
        strides=[HEAD_DIM, 1],
        block_shape=[BLOCK_N1 * NUM_CTAS if NUM_CTAS == 2 and BLOCK_M1 == 128 else BLOCK_N1, HEAD_DIM],
    )
    desc_dv = _maybe_make_tensor_desc(
        desc_dv,
        shape=[y_dim, HEAD_DIM],
        strides=[HEAD_DIM, 1],
        block_shape=[BLOCK_N1, HEAD_DIM // EPILOGUE_SUBTILE],
    )
    desc_dk = _maybe_make_tensor_desc(
        desc_dk,
        shape=[y_dim, HEAD_DIM],
        strides=[HEAD_DIM, 1],
        block_shape=[BLOCK_N1, HEAD_DIM // EPILOGUE_SUBTILE],
    )
    desc_m = _maybe_make_tensor_desc(
        desc_m,
        shape=[y_dim],
        strides=[1],
        block_shape=[BLOCK_M1],
    )
    desc_delta = _maybe_make_tensor_desc(
        desc_delta,
        shape=[y_dim],
        strides=[1],
        block_shape=[BLOCK_M1],
    )

    for _ in tl.range(
            0,
            tiles_per_sm,
            warp_specialize=True,
            merge_epilogue_to_computation=True,
            tmem_alloc_algo=2,
            smem_alloc_algo=1,
            smem_budget=SMEM_BUDGET,
    ):
        scheduled_pid = tile_idx % scheduled_n_tiles
        bhid = tile_idx // scheduled_n_tiles
        pid = scheduled_pid * NUM_CTAS + cluster_rank if ADJACENT_N else scheduled_pid
        _attn_bwd_core(
            desc_q,
            desc_qt,
            desc_k,
            desc_kt,
            desc_v,
            sm_scale,
            desc_do,
            desc_dot,
            desc_dq,
            desc_dk,
            desc_dv,
            desc_m,
            desc_delta,
            stride_tok,
            stride_d,
            stride_z,
            stride_h,
            pid,
            bhid,
            BATCH,
            H,
            N_CTX,
            BLOCK_M1,
            BLOCK_N1,
            HEAD_DIM,
            dtype,
            False,
            EPILOGUE_SUBTILE,
            DQ_SUBTILE,
            BWD_DOT_ATTRS,
            SMEM_BUDGET,
            NUM_CTAS == 2,
        )
        tile_idx += num_progs


class _attention_opt(torch.autograd.Function):

    @staticmethod
    def forward(ctx, q, k, v, causal, sm_scale, baseVariant, SUBTILING, VECT_MUL, FADD2_REDUCE):
        # shape constraints
        HEAD_DIM_Q, HEAD_DIM_K = q.shape[-1], k.shape[-1]
        # when v is in float8_e5m2 it is transposed.
        HEAD_DIM_V = v.shape[-1]
        assert HEAD_DIM_Q == HEAD_DIM_K and HEAD_DIM_K == HEAD_DIM_V
        assert HEAD_DIM_K in {16, 32, 64, 128, 256}
        o = torch.empty_like(q)
        stage = 3 if causal else 1
        if "AUTOWS_FWD_SUBTILING" in os.environ:
            SUBTILING = os.environ["AUTOWS_FWD_SUBTILING"] == "1"
        if "AUTOWS_FWD_VECT_MUL" in os.environ:
            VECT_MUL = int(os.environ["AUTOWS_FWD_VECT_MUL"])
        elif _fwd_num_ctas == "2":
            VECT_MUL = 3
        extra_kern_args = {}

        M = torch.empty((q.shape[0], q.shape[1], q.shape[2]), device=q.device, dtype=torch.float32)
        warp_specialize = os.environ.get("AUTOWS_FWD_WARP_SPECIALIZE", "1") == "1"
        # The non-persistent 1-CTA schedule still relies on the in-kernel
        # descriptor creation path. Use host descriptors only for the focused
        # 2-CTA configuration until that independent schedule is converted.
        if supports_host_descriptor() and _fwd_num_ctas == "2":
            y_dim = q.shape[0] * q.shape[1] * q.shape[2]
            dummy_block = [1, 1]
            desc_q = TensorDescriptor(q, shape=[y_dim, HEAD_DIM_K], strides=[HEAD_DIM_K, 1], block_shape=dummy_block)
            desc_v = TensorDescriptor(v, shape=[y_dim, HEAD_DIM_K], strides=[HEAD_DIM_K, 1], block_shape=dummy_block)
            desc_k = TensorDescriptor(k, shape=[y_dim, HEAD_DIM_K], strides=[HEAD_DIM_K, 1], block_shape=dummy_block)
            desc_o = TensorDescriptor(o, shape=[y_dim, HEAD_DIM_K], strides=[HEAD_DIM_K, 1], block_shape=dummy_block)
        else:
            desc_q = q
            desc_v = v
            desc_k = k
            desc_o = o

        def alloc_fn(size: int, align: int, _):
            return torch.empty(size, dtype=torch.int8, device="cuda")

        triton.set_allocator(alloc_fn)
        NUM_SMS = torch.cuda.get_device_properties("cuda").multi_processor_count
        use_clc = _FWD_USE_CLC

        def grid(META):
            num_ctas = META.get("NUM_CTAS") or 1
            m_tiles = triton.cdiv(q.shape[2], META["BLOCK_M"])
            return (
                triton.cdiv(m_tiles, num_ctas) * num_ctas,
                q.shape[0] * q.shape[1],
                1,
            )

        def grid_persist(META):
            num_ctas = META.get("NUM_CTAS") or 1
            total_tiles = triton.cdiv(q.shape[2], META["BLOCK_M"]) * q.shape[0] * q.shape[1]
            if use_clc:
                # One physical CTA per M tile, matching the static 2-CTA
                # schedule where neighboring CTAs cover neighboring M tiles.
                assert total_tiles % num_ctas == 0, (
                    f"CLC 2-CTA needs one physical CTA per M tile, so total_tiles "
                    f"({total_tiles}) must be a multiple of NUM_CTAS ({num_ctas})")
                return (total_tiles, 1, 1)
            # Clamp to one cluster: total_tiles // num_ctas floors to 0 when there
            # are fewer tiles than CTAs, which would launch a (0, 1, 1) grid and
            # silently produce no output.
            num_clusters = max(1, min(NUM_SMS // num_ctas, total_tiles // num_ctas))
            return (
                num_clusters * num_ctas,
                1,
                1,
            )

        ctx.grid = grid
        persistent = baseVariant == "persistent" or baseVariant == "ws_persistent"
        fwd_maxnreg = os.environ.get("AUTOWS_FWD_MAXNREG")
        if fwd_maxnreg is None and _fwd_num_ctas != "2":
            fwd_maxnreg = "128"
        if is_blackwell() and warp_specialize and fwd_maxnreg is not None:
            extra_kern_args["maxnreg"] = int(fwd_maxnreg)
        with triton.knobs.nvidia.scope():
            triton.knobs.nvidia.use_meta_ws = True
            triton.knobs.nvidia.use_meta_partition = True
            triton.knobs.nvidia.disable_wsbarrier_reorder = (os.environ.get("AUTOWS_ENABLE_WSBARRIER_REORDER", "0")
                                                             != "1")
            if persistent:
                _attn_fwd_persist[grid_persist](
                    sm_scale,
                    M,  #
                    q.shape[0],
                    q.shape[1],  #
                    desc_q,
                    desc_k,
                    desc_v,
                    desc_o,  #
                    N_CTX=q.shape[2],  #
                    HEAD_DIM=HEAD_DIM_K,  #
                    FP8_OUTPUT=q.dtype == torch.float8_e5m2,  #
                    STAGE=stage,  #
                    warp_specialize=warp_specialize,
                    OUTER_LOOP=True,
                    USE_CLC=use_clc,
                    dtype=torch_dtype_to_triton(q.dtype),
                    SUBTILING=SUBTILING,
                    VECT_MUL=VECT_MUL,
                    FADD2_REDUCE=FADD2_REDUCE,
                    **extra_kern_args,
                )
            else:
                _attn_fwd[grid](
                    sm_scale,
                    M,  #
                    q.shape[0],
                    q.shape[1],  #
                    desc_q,
                    desc_k,
                    desc_v,
                    desc_o,  #
                    N_CTX=q.shape[2],  #
                    HEAD_DIM=HEAD_DIM_K,  #
                    FP8_OUTPUT=q.dtype == torch.float8_e5m2,  #
                    STAGE=stage,  #
                    warp_specialize=warp_specialize,
                    dtype=torch_dtype_to_triton(q.dtype),
                    SUBTILING=SUBTILING,
                    VECT_MUL=VECT_MUL,
                    FADD2_REDUCE=FADD2_REDUCE,
                    **extra_kern_args,
                )

        ctx.save_for_backward(q, k, v, o, M)

        ctx.sm_scale = sm_scale
        ctx.HEAD_DIM = HEAD_DIM_K
        ctx.causal = causal
        ctx.persistent = persistent
        return o

    @staticmethod
    def backward(ctx, do):
        q, k, v, o, M = ctx.saved_tensors
        assert do.is_contiguous()
        assert q.stride() == k.stride() == v.stride() == o.stride() == do.stride()
        dq = torch.zeros(q.shape, device=q.device, dtype=torch.float32)
        dk = torch.empty_like(k)
        dv = torch.empty_like(v)
        BATCH, N_HEAD, N_CTX = q.shape[:3]
        PRE_BLOCK = 128
        BLK_SLICE_FACTOR = 2
        RCP_LN2 = 1.4426950408889634  # = 1.0 / ln(2)
        arg_k = k
        arg_k = arg_k * (ctx.sm_scale * RCP_LN2)
        assert N_CTX % PRE_BLOCK == 0
        pre_grid = (N_CTX // PRE_BLOCK, BATCH * N_HEAD)
        delta = torch.empty_like(M)
        _attn_bwd_preprocess[pre_grid](
            o, do,  #
            delta,  #
            BATCH, N_HEAD, N_CTX,  #
            BLOCK_M=PRE_BLOCK, HEAD_DIM=ctx.HEAD_DIM,  #
        )
        warp_specialize = True

        dummy_block = [1, 1]
        HEAD_DIM = ctx.HEAD_DIM

        def alloc_fn(size: int, align: int, _):
            return torch.empty(size, dtype=torch.int8, device="cuda")

        triton.set_allocator(alloc_fn)

        # NOTE: the persistent backward (_attn_bwd_persist) is functional for
        # the tested configs (bwd_config_idx 0-4). bwd_config_idx 2
        # (_BWD_DOT_ATTRS_TMEM, the 3-group dpT/dq/dsT TMEM reuse) relies on the
        # early-TMA store staging (always on since #1709) and the cross-tile
        # staging-reuse WAR barrier (WSCodePartition.cpp Step 7.5) — without it
        # the dv/dk TMA-staging buffers (aliasing the v/do operand SMEM) race
        # the next tile's operand load. See test_bwd_tmem_dsT_reuse_3group and
        # test_bwd_tmem_dsT_reuse_3group_persistent.
        desc_k = TensorDescriptor(
            arg_k,
            shape=[BATCH * N_HEAD * N_CTX, HEAD_DIM],
            strides=[HEAD_DIM, 1],
            block_shape=dummy_block,
        )
        desc_kt = TensorDescriptor(
            arg_k,
            shape=[BATCH * N_HEAD * N_CTX, HEAD_DIM],
            strides=[HEAD_DIM, 1],
            block_shape=dummy_block,
        )
        desc_v = TensorDescriptor(
            v,
            shape=[BATCH * N_HEAD * N_CTX, HEAD_DIM],
            strides=[HEAD_DIM, 1],
            block_shape=dummy_block,
        )
        desc_q = TensorDescriptor(
            q,
            shape=[BATCH * N_HEAD * N_CTX, HEAD_DIM],
            strides=[HEAD_DIM, 1],
            block_shape=dummy_block,
        )
        desc_qt = TensorDescriptor(
            q,
            shape=[BATCH * N_HEAD * N_CTX, HEAD_DIM],
            strides=[HEAD_DIM, 1],
            block_shape=dummy_block,
        )
        desc_do = TensorDescriptor(
            do,
            shape=[BATCH * N_HEAD * N_CTX, HEAD_DIM],
            strides=[HEAD_DIM, 1],
            block_shape=dummy_block,
        )
        desc_dot = TensorDescriptor(
            do,
            shape=[BATCH * N_HEAD * N_CTX, HEAD_DIM],
            strides=[HEAD_DIM, 1],
            block_shape=dummy_block,
        )
        desc_dq = TensorDescriptor(
            dq,
            shape=[BATCH * N_HEAD * N_CTX, HEAD_DIM],
            strides=[HEAD_DIM, 1],
            block_shape=dummy_block,
        )
        desc_dk = TensorDescriptor(
            dk,
            shape=[BATCH * N_HEAD * N_CTX, HEAD_DIM],
            strides=[HEAD_DIM, 1],
            block_shape=dummy_block,
        )
        desc_dv = TensorDescriptor(
            dv,
            shape=[BATCH * N_HEAD * N_CTX, HEAD_DIM],
            strides=[HEAD_DIM, 1],
            block_shape=dummy_block,
        )
        dummy_block_1d = [1]
        desc_m = TensorDescriptor(
            M,
            shape=[BATCH * N_HEAD * N_CTX],
            strides=[1],
            block_shape=dummy_block_1d,
        )
        desc_delta = TensorDescriptor(
            delta,
            shape=[BATCH * N_HEAD * N_CTX],
            strides=[1],
            block_shape=dummy_block_1d,
        )

        def grid(meta):
            num_ctas = meta.get("NUM_CTAS") or 1
            n_tiles = triton.cdiv(N_CTX, meta["BLOCK_N1"])
            if num_ctas == 2 and meta["BLOCK_M1"] != 128:
                # BM64 2-CTA: the CTA pair cooperates on a single N tile, so
                # launch one cluster (two CTAs) per tile.
                return (n_tiles * num_ctas, 1, BATCH * N_HEAD)
            if num_ctas == 2:
                assert n_tiles % num_ctas == 0
            return (
                n_tiles,
                1,  # (or cdiv over M if you need)
                BATCH * N_HEAD,
            )  # batch*heads

        if ctx.persistent:
            NUM_SMS = torch.cuda.get_device_properties("cuda").multi_processor_count

            def grid_persist_bwd(meta):
                num_ctas = meta.get("NUM_CTAS") or 1
                n_tiles = triton.cdiv(N_CTX, meta["BLOCK_N1"])
                if num_ctas == 2 and meta["BLOCK_M1"] == 128:
                    assert n_tiles % num_ctas == 0
                    n_tiles //= num_ctas
                total_tiles = n_tiles * BATCH * N_HEAD
                if os.environ.get("AUTOWS_BWD_FULL_GRID", "0") == "1":
                    num_clusters = total_tiles
                else:
                    num_clusters = min(NUM_SMS // num_ctas, total_tiles)
                return (
                    num_clusters * num_ctas,
                    1,
                    1,
                )

        with triton.knobs.nvidia.scope():
            triton.knobs.nvidia.use_meta_ws = True
            triton.knobs.nvidia.use_meta_partition = True
            triton.knobs.nvidia.disable_wsbarrier_reorder = (os.environ.get("AUTOWS_ENABLE_WSBARRIER_REORDER", "0")
                                                             != "1")
            if ctx.persistent:
                _attn_bwd_persist[grid_persist_bwd](
                    desc_q,
                    desc_qt,
                    desc_k,
                    desc_kt,
                    desc_v,
                    ctx.sm_scale,
                    desc_do,
                    desc_dot,
                    desc_dq,
                    desc_dk,
                    desc_dv,  #
                    desc_m,
                    desc_delta,  #
                    q.stride(0),
                    q.stride(1),
                    q.stride(2),
                    q.stride(3),  #
                    BATCH,
                    N_HEAD,
                    N_CTX,  #
                    BLK_SLICE_FACTOR=BLK_SLICE_FACTOR,  #
                    HEAD_DIM=ctx.HEAD_DIM,  #
                    dtype=torch_dtype_to_triton(q.dtype),
                    warp_specialize=warp_specialize,
                )
            else:
                _attn_bwd[grid](
                    desc_q,
                    desc_qt,
                    desc_k,
                    desc_kt,
                    desc_v,
                    ctx.sm_scale,
                    desc_do,
                    desc_dot,
                    desc_dq,
                    desc_dk,
                    desc_dv,  #
                    desc_m,
                    desc_delta,  #
                    q.stride(0),
                    q.stride(1),
                    q.stride(2),
                    q.stride(3),  #
                    BATCH,
                    N_HEAD,
                    N_CTX,  #
                    BLK_SLICE_FACTOR=BLK_SLICE_FACTOR,  #
                    HEAD_DIM=ctx.HEAD_DIM,  #
                    dtype=torch_dtype_to_triton(q.dtype),
                    warp_specialize=warp_specialize,
                )

        return dq, dk, dv, None, None, None, None, None, None, None


attention = _attention_opt.apply


@pytest.mark.skipif(
    not is_blackwell(),
    reason="Requires Blackwell GPU",
)
@pytest.mark.parametrize("Z", [8])
@pytest.mark.parametrize("H", [16])
@pytest.mark.parametrize("N_CTX", [1024])  # , 2048])
@pytest.mark.parametrize("HEAD_DIM", [64, 128])
@pytest.mark.parametrize("causal", [False])
@pytest.mark.parametrize("mode", ["fwd", "bwd"])
@pytest.mark.parametrize("baseVariant", ["ws_persistent", "ws"])
@pytest.mark.parametrize("provider", ["triton-fp16"])
@pytest.mark.parametrize("SUBTILING", [False, True])
@pytest.mark.parametrize("VECT_MUL", [0])  # , 1, 2, 3])
@pytest.mark.parametrize("FADD2_REDUCE", [False])
@pytest.mark.parametrize("bwd_config_idx", range(len(configs_bwd_persist)))
def test_op(
    Z,
    H,
    N_CTX,
    HEAD_DIM,
    causal,
    mode,
    baseVariant,
    provider,
    SUBTILING,
    VECT_MUL,
    FADD2_REDUCE,
    bwd_config_idx,
    dtype=torch.float16,
    smem_budget=None,
    dv_atol=1e-2,
    dv_rel_l2_tol=None,
):
    # For fwd mode, only run once (bwd_config_idx=0) to avoid redundant tests
    if mode == "fwd" and bwd_config_idx > 0:
        pytest.skip("bwd_config_idx only applies to bwd mode")
    if mode == "bwd" and "fp8" in provider:
        pytest.skip("Backward pass with FP8 is not supported.")
    if mode == "bwd" and HEAD_DIM == 64 and bwd_config_idx == 1:
        pytest.skip("bwd_config_idx of 1 does not work with hDim 64")
    # SUBTILING / VECT_MUL / FADD2_REDUCE only affect the forward kernels; the
    # backward kernels ignore them. Running bwd across both SUBTILING values
    # would re-run identical backward tests, so keep a single representative.
    if mode == "bwd" and SUBTILING:
        pytest.skip("SUBTILING is forward-only; redundant for bwd")
    # bwd_config_idx 2 is the _BWD_DOT_ATTRS_TMEM 3-group TMEM-reuse config
    # (BLOCK_M1=128, EPILOGUE_SUBTILE=2). The reuse packs dpT/dq/dsT into one
    # TMEM allocation, which only fits via the early-TMA store staging (now
    # always on; #1709 removed the early_tma_store_lowering knob). It runs on
    # both the non-persistent (ws) and persistent (ws_persistent) backends
    # (dedicated coverage: test_bwd_tmem_dsT_reuse_3group / _persistent).
    if mode == "bwd":
        chosen_cfg = configs_bwd_persist[bwd_config_idx]
        cfg_num_ctas = chosen_cfg.kwargs.get("NUM_CTAS", 1)
        cfg_block_m1 = chosen_cfg.kwargs["BLOCK_M1"]
        # BM128 2-CTA packs dQ as [2 * N_CTX, HEAD_DIM // 2] and subtiles the
        # epilogue by 8, which is only defined for HEAD_DIM=128.
        if cfg_num_ctas == 2 and cfg_block_m1 == 128 and HEAD_DIM == 64:
            pytest.skip("BM128 2-CTA backward requires HEAD_DIM=128")
        # BM128 2-CTA at EPILOGUE_SUBTILE=8 needs 236392 B of SMEM on the
        # direct/non-persistent grid against a 232448 B limit, so it fails to
        # launch. Both neighbours fit: the same config on the persistent grid,
        # and EPILOGUE_SUBTILE=2 on the non-persistent grid
        # (test_bwd_bm128_2cta_nonpersistent), so coverage of each is retained.
        # T286514193 tracks the epilogue-subtile allocation growth.
        if (cfg_num_ctas == 2 and cfg_block_m1 == 128 and baseVariant == "ws"
                and chosen_cfg.kwargs.get("EPILOGUE_SUBTILE") == 8):
            pytest.skip("BM128 2-CTA ES=8 exceeds SMEM on the non-persistent grid (T286514193)")
        # Optional per-test SMEM budget override (e.g. force depth-2 early-TMA
        # store staging for the T277224987 regression). Copy so we never mutate
        # the shared global config.
        if smem_budget is not None:
            chosen_cfg = copy.copy(chosen_cfg)
            chosen_cfg.kwargs = dict(chosen_cfg.kwargs)
            chosen_cfg.kwargs["SMEM_BUDGET"] = smem_budget
        if baseVariant == "ws_persistent":
            _attn_bwd_persist.configs = [chosen_cfg]
            _attn_bwd_persist.cache = {}
        elif baseVariant == "ws":
            _attn_bwd.configs = [chosen_cfg]
            _attn_bwd.cache = {}
    torch.manual_seed(20)
    q = torch.empty((Z, H, N_CTX, HEAD_DIM), dtype=dtype, device=DEVICE).normal_(mean=0.0, std=0.5).requires_grad_()
    k = torch.empty((Z, H, N_CTX, HEAD_DIM), dtype=dtype, device=DEVICE).normal_(mean=0.0, std=0.5).requires_grad_()
    v = torch.empty((Z, H, N_CTX, HEAD_DIM), dtype=dtype, device=DEVICE).normal_(mean=0.0, std=0.5).requires_grad_()
    sm_scale = 0.5
    # reference implementation
    ref_dtype = dtype
    if mode == "fwd" and "fp8" in provider:
        ref_dtype = torch.float32
    q = q.to(ref_dtype)
    k = k.to(ref_dtype)
    v = v.to(ref_dtype)
    M = torch.tril(torch.ones((N_CTX, N_CTX), device=DEVICE))
    p = torch.matmul(q, k.transpose(2, 3)) * sm_scale
    if causal:
        p[:, :, M == 0] = float("-inf")
    p = torch.softmax(p.float(), dim=-1)
    p = p.to(ref_dtype)
    # p = torch.exp(p)
    ref_out = torch.matmul(p, v).half()
    if mode == "bwd":
        dout = torch.randn_like(q)
        ref_out.backward(dout)
        ref_dv, v.grad = v.grad.clone(), None
        ref_dk, k.grad = k.grad.clone(), None
        ref_dq, q.grad = q.grad.clone(), None
    # triton implementation
    if mode == "fwd" and "fp8" in provider:
        q = q.to(torch.float8_e5m2)
        k = k.to(torch.float8_e5m2)
        v = v.permute(0, 1, 3, 2).contiguous()
        v = v.permute(0, 1, 3, 2)
        v = v.to(torch.float8_e5m2)
    tri_out = attention(q, k, v, causal, sm_scale, baseVariant, SUBTILING, VECT_MUL, FADD2_REDUCE).half()
    if mode == "fwd":
        atol = 3 if "fp8" in provider else 1e-2
        torch.testing.assert_close(tri_out, ref_out, atol=atol, rtol=0)
        return
    tri_out.backward(dout)
    tri_dv, v.grad = v.grad.clone(), None
    tri_dk, k.grad = k.grad.clone(), None
    tri_dq, q.grad = q.grad.clone(), None
    # compare
    torch.testing.assert_close(tri_out, ref_out, atol=1e-2, rtol=0)
    rtol = 0.0
    # Relative tolerance workaround for known hardware limitation of CDNA2 GPU.
    # For details see https://pytorch.org/docs/stable/notes/numerical_accuracy.html#reduced-precision-fp16-and-bf16-gemms-and-convolutions-on-amd-instinct-mi200-devices
    if torch.version.hip is not None and triton.runtime.driver.active.get_current_target().arch == "gfx90a":
        rtol = 1e-2
    if dv_rel_l2_tol is not None:
        dv_diff = (tri_dv.float() - ref_dv.float()).abs()
        dv_rel_l2 = (torch.linalg.vector_norm(dv_diff) / (torch.linalg.vector_norm(ref_dv.float()) + 1e-12)).item()
        assert dv_rel_l2 < dv_rel_l2_tol, f"dv rel-L2 {dv_rel_l2:.2e} too high"
    torch.testing.assert_close(tri_dv, ref_dv, atol=dv_atol, rtol=rtol)
    torch.testing.assert_close(tri_dk, ref_dk, atol=1e-2, rtol=rtol)
    torch.testing.assert_close(tri_dq, ref_dq, atol=1e-2, rtol=rtol)


@pytest.mark.skipif(not is_blackwell(), reason="Requires Blackwell (sm100) for the device-TMA bwd kernel")
def test_bwd_bm128_2cta_packed_dq():
    # TwoCTA_RHS stores logical [64,128] dQ as physical [128,64]. Loading the
    # logical H slices duplicates the local physical bank into both H halves.
    idx = next(i for i, config in enumerate(configs_bwd_persist)
               if config.kwargs.get("NUM_CTAS") == 2 and config.kwargs.get("BLOCK_M1") == 128)
    test_op(
        Z=2,
        H=2,
        N_CTX=256,
        HEAD_DIM=128,
        causal=False,
        mode="bwd",
        baseVariant="ws_persistent",
        provider="triton-fp16",
        SUBTILING=False,
        VECT_MUL=0,
        FADD2_REDUCE=False,
        bwd_config_idx=idx,
    )


@contextlib.contextmanager
def _temporarily_appended_bwd_config(config):
    """Append a config to configs_bwd_persist for the duration of a test.

    configs_bwd_persist is bound into @triton.autotune on _attn_bwd_persist and
    is read at import time by parametrize(). A bare append/pop leaves the list
    inconsistent if the body raises between them in a way finally cannot see,
    or if two callers interleave. Snapshot and restore the whole list instead.
    """
    saved = list(configs_bwd_persist)
    configs_bwd_persist.append(config)
    try:
        yield len(configs_bwd_persist) - 1
    finally:
        configs_bwd_persist[:] = saved


@pytest.mark.skipif(not is_blackwell(), reason="Requires Blackwell (sm100) for the device-TMA bwd kernel")
def test_bwd_bm128_2cta_nonpersistent():
    idx = next(i for i, config in enumerate(configs_bwd_persist)
               if config.kwargs.get("NUM_CTAS") == 2 and config.kwargs.get("BLOCK_M1") == 128)
    config = copy.copy(configs_bwd_persist[idx])
    config.kwargs = dict(config.kwargs)
    config.kwargs["EPILOGUE_SUBTILE"] = 2
    with _temporarily_appended_bwd_config(config) as _idx:
        test_op(
            Z=2,
            H=2,
            N_CTX=256,
            HEAD_DIM=128,
            causal=False,
            mode="bwd",
            baseVariant="ws",
            provider="triton-fp16",
            SUBTILING=False,
            VECT_MUL=0,
            FADD2_REDUCE=False,
            bwd_config_idx=_idx,
        )


@pytest.mark.skipif(not is_blackwell(), reason="Requires Blackwell (sm100) for the device-TMA bwd kernel")
def test_bwd_tmem_dsT_reuse_3group():
    # Regression for the 3-group TMEM-reuse accuracy bug.
    #
    # configs_bwd_persist[2] == _BWD_DOT_ATTRS_TMEM routes dsT through a TMEM
    # buffer shared by {dpT, dq, dsT} (buffer.id=5) so dk reads dsT from TMEM
    # instead of SMEM. The kernel computes dq and dk both from dsT and they
    # alias the same TMEM slot: dk MUST read dsT before dq overwrites the slot
    # (cf. TLX blackwell_fa_ws_pipelined_persistent: "dk must read dsT_tmem
    # BEFORE dq writes ... same TMEM slot"). Before the fix the kernel emitted
    # dq before dk, so dq clobbered dsT and the backward produced NaN. This test
    # fails (NaN in dv/dk/dq) without the dk-before-dq ordering and passes with
    # it.
    #
    # Runs on the non-persistent ("ws") backward.
    test_op(
        Z=8,
        H=16,
        N_CTX=1024,
        HEAD_DIM=128,
        causal=False,
        mode="bwd",
        baseVariant="ws",
        provider="triton-fp16",
        SUBTILING=False,  # forward-only knob; inert for the bwd kernel
        VECT_MUL=0,
        FADD2_REDUCE=False,
        bwd_config_idx=2,
    )


@pytest.mark.skipif(not is_blackwell(), reason="Requires Blackwell (sm100) for the device-TMA bwd kernel")
def test_bwd_tmem_dsT_reuse_3group_persistent():
    # Regression for the PERSISTENT 3-group TMEM-reuse SMEM race.
    #
    # Same config as test_bwd_tmem_dsT_reuse_3group but on the persistent
    # backward (_attn_bwd_persist). The dv/dk TMA-staging buffers alias the v/do
    # operand SMEM (allocation.reuseTarget); across the persistent outer tile
    # loop the next tile's operand load raced the previous tile's staging TMA
    # store (Step-7.5 cross-tile WAR barrier in WSCodePartition.cpp). Before the
    # fix this produced non-deterministic wrong gradients (max-abs error ~3-4);
    # with the dedicated cross-tile reuse token it is correct and deterministic.
    test_op(
        Z=8,
        H=16,
        N_CTX=1024,
        HEAD_DIM=128,
        causal=False,
        mode="bwd",
        baseVariant="ws_persistent",
        provider="triton-fp16",
        SUBTILING=False,
        VECT_MUL=0,
        FADD2_REDUCE=False,
        bwd_config_idx=2,
    )


# T277224987: idx0 (EPILOGUE_SUBTILE=4) is shipped at SMEM_BUDGET=200000, which
# keeps the early-TMA dk/dv/dq store-staging single-buffered. These regressions
# force SMEM_BUDGET=220000 so Phase 4 double-buffers that staging (buffer.copy=2)
# — the exact config that used to (1) corrupt dv/dk/dq (staging slot staggered by
# the outer accumCnt instead of the subtile index) and then (2) OOR (Phase 3.6
# marking an unrealizable swizzle-mismatched staging->operand reuse, undercounting
# SMEM). The shipped configs pin 200000 so the autotuned matrix never exercises
# this; these tests guard the underlying compiler fix directly.
@pytest.mark.skipif(not is_blackwell(), reason="Requires Blackwell (sm100) for the device-TMA bwd kernel")
def test_bwd_early_tma_staging_depth2():
    # Non-persistent ("ws"): correctness + fits SMEM at the depth-2 budget.
    test_op(
        Z=8,
        H=16,
        N_CTX=1024,
        HEAD_DIM=128,
        causal=False,
        mode="bwd",
        baseVariant="ws",
        provider="triton-fp16",
        SUBTILING=False,
        VECT_MUL=0,
        FADD2_REDUCE=False,
        bwd_config_idx=0,
        smem_budget=220000,
    )


@pytest.mark.skipif(not is_blackwell(), reason="Requires Blackwell (sm100) for the device-TMA bwd kernel")
def test_bwd_early_tma_staging_depth2_persistent():
    # Persistent ("ws_persistent") variant of the T277224987 regression.
    # Its B200 FP16 DV comparison has a low-ppm tail; keep the cap far below
    # the multi-unit staging corruption this test guards against.
    test_op(
        Z=8,
        H=16,
        N_CTX=1024,
        HEAD_DIM=128,
        causal=False,
        mode="bwd",
        baseVariant="ws_persistent",
        provider="triton-fp16",
        SUBTILING=False,
        VECT_MUL=0,
        FADD2_REDUCE=False,
        bwd_config_idx=0,
        smem_budget=220000,
        dv_atol=3e-2,
        dv_rel_l2_tol=1e-2,
    )


@pytest.mark.skipif(not is_blackwell(), reason="Requires Blackwell (sm100) for the device-TMA bwd kernel")
def test_bwd_tmem_plan_pick_enumeration():
    # Prototype: top-K TMEM packing enumeration in the WS memory planner
    # (WSMemoryPlanner.cpp allocateTMemAllocs2). With TRITON_WS_MEM_PLAN_TOPK>1
    # the backtracking allocator enumerates the DISTINCT feasible TMEM packings
    # (deduped by physical column layout) instead of returning the first, ranks
    # them by occupancy, and applies TRITON_WS_MEM_PLAN_PICK. The default
    # topK=1 / pick=0 path is unchanged (first-fit), so normal compiles are
    # unaffected.
    #
    # Runs the BM64 schedule-only config (_BWD_DOT_ATTRS_SCHED, no channels — the
    # planner decides the TMEM packing) at HEAD_DIM=64, which admits several
    # genuinely-distinct packings. Asserts (1) the enumeration surfaces >=2
    # distinct packings and (2) the occupancy-best pick 0 is correct end-to-end.
    #
    # It deliberately does NOT sweep non-default picks: they are legal per the
    # op-id liveness model but not correctness-guaranteed at runtime (they can
    # deadlock / miscompile — the same model insufficiency behind the reuse
    # hazards). The distinct-packing pin lives in
    # test/Hopper/WarpSpecialization/ws_memory_planner_bwd_hd64.mlir (PICK1).
    import os
    import tempfile
    idx = next(i for i, c in enumerate(configs_bwd_persist)
               if c.kwargs.get("BLOCK_M1") == 64 and c.kwargs.get("BWD_DOT_ATTRS") is _BWD_DOT_ATTRS_SCHED)
    with tempfile.TemporaryDirectory() as td:
        dump = os.path.join(td, "plans.json")
        # Scope the mem-planner knobs (and always_compile) so they auto-restore
        # and don't leak global env state across a batched test run.
        with triton.knobs.nvidia.scope(), triton.knobs.compilation.scope():
            triton.knobs.nvidia.ws_mem_plan_topk = 8
            triton.knobs.nvidia.ws_mem_plan_pick = 0  # occupancy-best / safe
            triton.knobs.nvidia.ws_mem_plan_topk_dump = dump
            triton.knobs.compilation.always_compile = True
            # N_CTX=512 (with Z=4,H=8) gives a compile key no other test uses, so
            # the memory planner (and its top-K enumeration/dump) is guaranteed to
            # run fresh here rather than hit a cached kernel from the parametrized
            # sweep above.
            test_op(
                Z=4,
                H=8,
                N_CTX=512,
                HEAD_DIM=64,
                causal=False,
                mode="bwd",
                baseVariant="ws",
                provider="triton-fp16",
                SUBTILING=False,
                VECT_MUL=0,
                FADD2_REDUCE=False,
                bwd_config_idx=idx,
            )
            tmem_plans = 0
            if os.path.exists(dump):
                with open(dump) as f:
                    tmem_plans = sum(1 for line in f if '"pool": "tmem"' in line)
            assert tmem_plans >= 2, f"expected >=2 enumerated TMEM packings, got {tmem_plans}"


@pytest.mark.skipif(not is_blackwell(), reason="Requires Blackwell (sm100) for the device-TMA bwd kernel")
def test_bwd_memtype_only_annotation():
    # Memtype-only channel annotations ("opndA,tmem" / "opndA,smem", no copies/id):
    # the annotation controls only the operand memory space (consumed by
    # PromoteLHSToTMem), while the memory planner decides copies/id/reuse-grouping.
    # _BWD_DOT_ATTRS_BM64_MEMTYPE marks dv/dk opndA as tmem and dq opndA as smem;
    # the planner then reproduces _BWD_DOT_ATTRS_BM64_TMEM's packing (dsT reuses
    # dpT, ppT reuses qkT) with no pinned buffer ids. Assert correctness at both
    # head dims. (The PromoteLHSToTMem-level pin is in
    # test/TritonGPU/promote-lhs-to-tmem.mlir: @promote_lhs_opnda_{smem,tmem}.)
    idx = next(i for i, c in enumerate(configs_bwd_persist)
               if c.kwargs.get("BWD_DOT_ATTRS") is _BWD_DOT_ATTRS_BM64_MEMTYPE)
    for hd in (64, 128):
        test_op(
            Z=8,
            H=16,
            N_CTX=1024,
            HEAD_DIM=hd,
            causal=False,
            mode="bwd",
            baseVariant="ws",
            provider="triton-fp16",
            SUBTILING=False,
            VECT_MUL=0,
            FADD2_REDUCE=False,
            bwd_config_idx=idx,
        )


@pytest.mark.skipif(not is_blackwell(), reason="Requires Blackwell (sm100) for the device-TMA bwd kernel")
def test_bwd_bm128_memtype_only():
    # Memory-planner N-way TMEM reuse gate (T279873316). BM128 memtype-only
    # config (opndA,tmem on dv/dk, opndA,smem on dq — no copies/id): the planner
    # must form the tight {dpT,dq,dsT} reuse group that the hand-pinned
    # _BWD_DOT_ATTRS_TMEM config expresses. First-fit lands dsT in the
    # unorderable {qkT,ppT,dsT}; the repairUnsafeReuseGroups post-pass relocates
    # dsT into {dpT,dq} -> {dpT,dsT,dq}, leaving {qkT,ppT}, so this now passes.
    # Appended transiently so it is not swept by the parametrized test_op matrix.
    cfg = triton.Config(
        {
            "BLOCK_M1": 128,
            "BLOCK_N1": 128,
            "BLOCK_M2": 128,
            "BLOCK_N2": 128,
            "EPILOGUE_SUBTILE": 2,
            "DQ_SUBTILE": 4,
            "SMEM_BUDGET": 220000,
            "BWD_DOT_ATTRS": _BWD_DOT_ATTRS_BM128_MEMTYPE,
        }, num_warps=4, num_stages=2, pre_hook=_bwd_host_descriptor_pre_hook)
    with _temporarily_appended_bwd_config(cfg) as _idx:
        test_op(
            Z=8,
            H=16,
            N_CTX=1024,
            HEAD_DIM=128,
            causal=False,
            mode="bwd",
            baseVariant="ws",
            provider="triton-fp16",
            SUBTILING=False,
            VECT_MUL=0,
            FADD2_REDUCE=False,
            bwd_config_idx=_idx,
        )


try:
    from flash_attn.flash_attn_interface import flash_attn_qkvpacked_func as flash_attn_func

    HAS_FLASH = True
except BaseException:
    HAS_FLASH = False

TORCH_HAS_FP8 = False
BATCH, N_HEADS = 4, 48
# vary seq length for fixed head and batch=4
configs = []
for HEAD_DIM in [128]:  # 64, 128]:
    for baseVariant in ["ws_persistent"]:
        for mode in ["bwd"]:
            configs.append(
                triton.testing.Benchmark(
                    x_names=["N_CTX"],
                    x_vals=[2**i for i in range(12, 13)],  # 0, 15)],
                    line_arg="provider",
                    line_vals=["triton-fp16"] + (["flash"] if HAS_FLASH else []),
                    line_names=["Triton [FP16]"] + (["Flash-2"] if HAS_FLASH else []),
                    styles=[("red", "-"), ("blue", "-"), ("green", "-")],
                    ylabel="TFLOPS",
                    plot_name=f"fused-attention-{baseVariant}-{mode}-batch{BATCH}-head{N_HEADS}-d{HEAD_DIM}",
                    args={
                        "H": N_HEADS,
                        "BATCH": BATCH,
                        "HEAD_DIM": HEAD_DIM,
                        "mode": mode,
                        "baseVariant": baseVariant,
                    },
                ))


@triton.testing.perf_report(configs)
def bench_flash_attention(BATCH, H, N_CTX, HEAD_DIM, mode, baseVariant, provider, device=DEVICE):
    assert mode in ["fwd", "bwd"]
    dtype = torch.float16
    if "triton" in provider:
        q = torch.randn((BATCH, H, N_CTX, HEAD_DIM), dtype=dtype, device=device, requires_grad=True)
        k = torch.randn((BATCH, H, N_CTX, HEAD_DIM), dtype=dtype, device=device, requires_grad=True)
        v = torch.randn((BATCH, H, N_CTX, HEAD_DIM), dtype=dtype, device=device, requires_grad=True)
        if mode == "fwd" and "fp8" in provider:
            q = q.to(torch.float8_e5m2)
            k = k.to(torch.float8_e5m2)
            v = v.permute(0, 1, 3, 2).contiguous()
            v = v.permute(0, 1, 3, 2)
            v = v.to(torch.float8_e5m2)
        sm_scale = 1.3
        SUBTILING = True
        VECT_MUL = 1
        FADD2_REDUCE = False
        fn = lambda: attention(q, k, v, False, sm_scale, baseVariant, SUBTILING, VECT_MUL, FADD2_REDUCE)
        if mode == "bwd":
            o = fn()
            do = torch.randn_like(o)
            fn = lambda: o.backward(do, retain_graph=True)
        ms = triton.testing.do_bench(fn)

    if provider == "flash":
        qkv = torch.randn((BATCH, N_CTX, 3, H, HEAD_DIM), dtype=dtype, device=device, requires_grad=True)
        fn = lambda: flash_attn_func(qkv)
        if mode == "bwd":
            o = fn()
            do = torch.randn_like(o)
            fn = lambda: o.backward(do, retain_graph=True)
        ms = triton.testing.do_bench(fn)
    flops_per_matmul = 2.0 * BATCH * H * N_CTX * N_CTX * HEAD_DIM
    total_flops = 2 * flops_per_matmul
    if mode == "bwd":
        total_flops *= 2.5  # 2.0(bwd) + 0.5(recompute)
    return total_flops * 1e-12 / (ms * 1e-3)


if __name__ == "__main__":
    if is_blackwell():
        print("Running benchmarks...")
        bench_flash_attention.run(print_data=True)
    else:
        print("Skipping benchmarks, no Blackwell GPU found.")
