$comment
	File created using the following command:
		vcd file UniControl.msim.vcd -direction
$end
$date
	Fri Jan 19 14:52:57 2018
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module UniControl_vlg_vec_tst $end
$var reg 1 ! clock $end
$var reg 1 " enable $end
$var reg 4 # opcode [3:0] $end
$var reg 1 $ reset $end
$var wire 1 % esc_men $end
$var wire 1 & esc_reg $end
$var wire 1 ' fonte_PC [1] $end
$var wire 1 ( fonte_PC [0] $end
$var wire 1 ) ler_men $end
$var wire 1 * memParaReg $end
$var wire 1 + pc_cond $end
$var wire 1 , pc_flag $end
$var wire 1 - ula_fonteA $end
$var wire 1 . ula_fonteB [1] $end
$var wire 1 / ula_fonteB [0] $end
$var wire 1 0 ULAop [3] $end
$var wire 1 1 ULAop [2] $end
$var wire 1 2 ULAop [1] $end
$var wire 1 3 ULAop [0] $end

$scope module i1 $end
$var wire 1 4 gnd $end
$var wire 1 5 vcc $end
$var wire 1 6 unknown $end
$var tri1 1 7 devclrn $end
$var tri1 1 8 devpor $end
$var tri1 1 9 devoe $end
$var wire 1 : reset~input_o $end
$var wire 1 ; pc_flag~output_o $end
$var wire 1 < pc_cond~output_o $end
$var wire 1 = ler_men~output_o $end
$var wire 1 > esc_men~output_o $end
$var wire 1 ? memParaReg~output_o $end
$var wire 1 @ ULAop[0]~output_o $end
$var wire 1 A ULAop[1]~output_o $end
$var wire 1 B ULAop[2]~output_o $end
$var wire 1 C ULAop[3]~output_o $end
$var wire 1 D esc_reg~output_o $end
$var wire 1 E ula_fonteA~output_o $end
$var wire 1 F ula_fonteB[0]~output_o $end
$var wire 1 G ula_fonteB[1]~output_o $end
$var wire 1 H fonte_PC[0]~output_o $end
$var wire 1 I fonte_PC[1]~output_o $end
$var wire 1 J clock~input_o $end
$var wire 1 K opcode[3]~input_o $end
$var wire 1 L opcode[2]~input_o $end
$var wire 1 M enable~input_o $end
$var wire 1 N recv_opcode[0]~5_combout $end
$var wire 1 O recv_opcode~2_combout $end
$var wire 1 P opcode[1]~input_o $end
$var wire 1 Q recv_opcode~3_combout $end
$var wire 1 R opcode[0]~input_o $end
$var wire 1 S recv_opcode~4_combout $end
$var wire 1 T Mux14~0_combout $end
$var wire 1 U state.estadoS1~q $end
$var wire 1 V Mux15~2_combout $end
$var wire 1 W state.estadoS2~q $end
$var wire 1 X Mux16~0_combout $end
$var wire 1 Y state.estadoS3~q $end
$var wire 1 Z Mux17~1_combout $end
$var wire 1 [ state.estadoS4~q $end
$var wire 1 \ WideNor2~combout $end
$var wire 1 ] Mux13~6_combout $end
$var wire 1 ^ Mux13~1_combout $end
$var wire 1 _ Mux20~0_combout $end
$var wire 1 ` state.estadoS7~q $end
$var wire 1 a WideNor0~combout $end
$var wire 1 b Mux13~7_combout $end
$var wire 1 c Mux13~8_combout $end
$var wire 1 d Mux13~2_combout $end
$var wire 1 e Mux13~0_combout $end
$var wire 1 f tempState.estadoS5~0_combout $end
$var wire 1 g tempState.estadoS9~0_combout $end
$var wire 1 h tempState.estadoS5~1_combout $end
$var wire 1 i state.estadoS5~q $end
$var wire 1 j Mux13~3_combout $end
$var wire 1 k Mux13~4_combout $end
$var wire 1 l Mux13~5_combout $end
$var wire 1 m state.estadoS0~q $end
$var wire 1 n recv_opcode~1_combout $end
$var wire 1 o Mux15~0_combout $end
$var wire 1 p Mux19~0_combout $end
$var wire 1 q state.estadoS6~q $end
$var wire 1 r Mux8~0_combout $end
$var wire 1 s WideNor3~0_combout $end
$var wire 1 t WideNor2~0_combout $end
$var wire 1 u Mux39~0_combout $end
$var wire 1 v tempState.estadoS8~0_combout $end
$var wire 1 w tempState.estadoS8~1_combout $end
$var wire 1 x state.estadoS8~q $end
$var wire 1 y Mux39~1_combout $end
$var wire 1 z Mux39~2_combout $end
$var wire 1 { Mux38~0_combout $end
$var wire 1 | Mux38~1_combout $end
$var wire 1 } tempState.estadoS9~1_combout $end
$var wire 1 ~ state.estadoS9~q $end
$var wire 1 !! Mux38~2_combout $end
$var wire 1 "! Mux38~3_combout $end
$var wire 1 #! Mux38~4_combout $end
$var wire 1 $! pc_flag$latch~combout $end
$var wire 1 %! Mux5~0_combout $end
$var wire 1 &! pc_flag_1256~combout $end
$var wire 1 '! Mux37~0_combout $end
$var wire 1 (! pc_cond$latch~combout $end
$var wire 1 )! Mux17~0_combout $end
$var wire 1 *! ler_men$latch~combout $end
$var wire 1 +! Mux34~0_combout $end
$var wire 1 ,! esc_men$latch~combout $end
$var wire 1 -! Mux32~0_combout $end
$var wire 1 .! memParaReg$latch~combout $end
$var wire 1 /! Mux26~0_combout $end
$var wire 1 0! Mux24~0_combout $end
$var wire 1 1! Mux3~0_combout $end
$var wire 1 2! Mux24~1_combout $end
$var wire 1 3! Mux24~2_combout $end
$var wire 1 4! ULAop[0]$latch~combout $end
$var wire 1 5! Mux26~1_combout $end
$var wire 1 6! Mux26~2_combout $end
$var wire 1 7! Mux26~3_combout $end
$var wire 1 8! Mux26~4_combout $end
$var wire 1 9! ULAop[1]$latch~combout $end
$var wire 1 :! Mux28~0_combout $end
$var wire 1 ;! ULAop[2]$latch~combout $end
$var wire 1 <! Mux37~1_combout $end
$var wire 1 =! Mux37~2_combout $end
$var wire 1 >! Mux37~3_combout $end
$var wire 1 ?! Mux30~0_combout $end
$var wire 1 @! ULAop[3]$latch~combout $end
$var wire 1 A! Mux0~0_combout $end
$var wire 1 B! esc_reg$latch~combout $end
$var wire 1 C! Mux3~1_combout $end
$var wire 1 D! Mux37~4_combout $end
$var wire 1 E! Mux3~2_combout $end
$var wire 1 F! ula_fonteA$latch~combout $end
$var wire 1 G! Mux8~1_combout $end
$var wire 1 H! Mux8~2_combout $end
$var wire 1 I! Mux8~3_combout $end
$var wire 1 J! ula_fonteB[0]$latch~combout $end
$var wire 1 K! WideOr7~combout $end
$var wire 1 L! Mux15~1_combout $end
$var wire 1 M! Mux6~0_combout $end
$var wire 1 N! Mux6~1_combout $end
$var wire 1 O! Mux6~2_combout $end
$var wire 1 P! Mux6~3_combout $end
$var wire 1 Q! ula_fonteB[1]$latch~combout $end
$var wire 1 R! Mux10~0_combout $end
$var wire 1 S! fonte_PC[1]$latch~combout $end
$var wire 1 T! recv_opcode [3] $end
$var wire 1 U! recv_opcode [2] $end
$var wire 1 V! recv_opcode [1] $end
$var wire 1 W! recv_opcode [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
b0 #
0$
0%
0&
0(
0'
0)
1*
0+
0,
1-
0/
0.
03
02
01
00
04
15
x6
17
18
19
0:
0;
0<
0=
0>
1?
0@
0A
0B
0C
0D
1E
0F
0G
0H
0I
0J
0K
0L
1M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
1\
0]
0^
0_
0`
1a
1b
0c
1d
1e
0f
0g
0h
0i
0j
0k
1l
0m
0n
1o
0p
0q
1r
1s
1t
0u
0v
0w
0x
1y
1z
1{
1|
0}
0~
1!!
1"!
0#!
0$!
0%!
1&!
0'!
0(!
0)!
0*!
0+!
0,!
1-!
1.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
1F!
1G!
1H!
1I!
0J!
1K!
1L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0W!
0V!
0U!
0T!
$end
#1000
1!
1J
1m
0{
1j
0e
0a
0\
1N
0|
1#!
1c
0"!
1T
0d
1J!
0F!
1$!
1;
0E
1F
1/
0-
1,
0l
#2000
0!
0J
#3000
1!
1J
0m
1U
1O!
0K!
0I!
0G!
0N
1p
1P!
0T
0J!
0F
0/
1Q!
1G
1.
#4000
0!
0J
#5000
1!
1J
1q
0U
0O!
1K!
1I!
1G!
1{
0j
1e
1\
0H!
11!
0r
0p
1_
1E!
0z
0y
0I!
1"!
0P!
1J!
1F
1/
0Q!
0J!
0$!
1F!
1E
0;
0F
0G
0.
0/
0,
1-
#6000
0!
0J
#7000
1!
1J
0q
1`
1A!
0-!
0c
0_
1d
0.!
1B!
1D
0?
0*
1&
1l
#8000
0!
0J
#9000
b1 #
1!
1R
1J
1m
0`
1H!
0A!
01!
1-!
1r
1c
12!
0{
0o
1j
1f
0e
0\
1S
1N
1W!
0E!
0"!
1y
0d
1z
1I!
1T
1.!
0B!
0D
1?
0!!
1*
0&
1J!
1$!
0l
0F!
0E
1;
1F
1/
1,
0-
#10000
0!
0J
#11000
1!
1J
0m
1U
1O!
0L!
0K!
0I!
0G!
0N
1p
1P!
0T
0J!
0F
0/
1Q!
1G
1.
#12000
0!
0J
#13000
1!
1J
1q
0U
0O!
1L!
1K!
1I!
1G!
1{
0j
1e
1\
0H!
11!
0r
0p
1_
1E!
0z
13!
0I!
1|
1"!
0P!
1J!
1F
1/
0Q!
0J!
14!
0$!
1F!
1E
0;
1@
0F
0G
0.
0/
13
0,
1-
#14000
0!
0J
#15000
1!
1J
0q
1`
1A!
0-!
0c
0_
1d
0.!
1B!
1D
0?
0*
1&
1l
#16000
