Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\jason\OneDrive\Documents\gitLockPicker\385final\adc_qsys.qsys --block-symbol-file --output-directory=C:\Users\jason\OneDrive\Documents\gitLockPicker\385final\adc_qsys --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading 385final/adc_qsys.qsys
Progress: Reading input file
Progress: Adding altpll_sys [altpll 18.1]
Progress: Parameterizing module altpll_sys
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding clock_bridge_sys [altera_clock_bridge 18.1]
Progress: Parameterizing module clock_bridge_sys
Progress: Adding i2c_0 [altera_avalon_i2c 18.1]
Progress: Parameterizing module i2c_0
Progress: Adding modular_adc_0 [altera_modular_adc 18.1]
Progress: Parameterizing module modular_adc_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sdramPLL [altpll 18.1]
Progress: Parameterizing module sdramPLL
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: adc_qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: adc_qsys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: adc_qsys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\jason\OneDrive\Documents\gitLockPicker\385final\adc_qsys.qsys --synthesis=VERILOG --output-directory=C:\Users\jason\OneDrive\Documents\gitLockPicker\385final\adc_qsys\synthesis --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading 385final/adc_qsys.qsys
Progress: Reading input file
Progress: Adding altpll_sys [altpll 18.1]
Progress: Parameterizing module altpll_sys
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding clock_bridge_sys [altera_clock_bridge 18.1]
Progress: Parameterizing module clock_bridge_sys
Progress: Adding i2c_0 [altera_avalon_i2c 18.1]
Progress: Parameterizing module i2c_0
Progress: Adding modular_adc_0 [altera_modular_adc 18.1]
Progress: Parameterizing module modular_adc_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding sdramPLL [altpll 18.1]
Progress: Parameterizing module sdramPLL
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: adc_qsys.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: adc_qsys.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: adc_qsys.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: adc_qsys: Generating adc_qsys "adc_qsys" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src6 and cmd_mux_006.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src5 and cmd_mux_006.sink1
Info: Inserting clock-crossing logic between rsp_demux_006.src0 and rsp_mux.sink6
Info: Inserting clock-crossing logic between rsp_demux_006.src1 and rsp_mux_001.sink5
Error: Generation stopped, 14 or more modules remaining
Info: adc_qsys: Done "adc_qsys" with 12 modules, 1 files
Error: qsys-generate failed with exit code 1: 1 Error, 0 Warnings
Info: Stopping: Create HDL design files for synthesis
