{
    "componentChunkName": "component---src-templates-op-tsx",
    "path": "/pmaxud:pmaxuq",
    "result": {"pageContext":{"op":{"id":"pmaxud:pmaxuq","variants":["PMAXUD","VPMAXUQ","VPMAXUD"],"variant_descriptions":{"PMAXUD":"Compare packed unsigned dword integers in xmm1 and xmm2/m128 and store packed maximum values in xmm1.","VPMAXUD":"Compare packed unsigned dword integers in zmm2 and zmm3/m512/m32bcst and store packed maximum values in zmm1 under writemask k1.","VPMAXUQ":"Compare packed unsigned qword integers in zmm2 and zmm3/m512/m64bcst and store packed maximum values in zmm1 under writemask k1."},"text":"<p>Performs a SIMD compare of the packed unsigned dword or qword integers in the second source operand and the first source operand and returns the maximum value for each pair of integers to the destination operand.</p><p>128-bit Legacy SSE version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (MAXVL-1:128) of the corresponding destination register remain unchanged.</p><p>VEX.128 encoded version: The first source and destination operands are XMM registers. The second source operand is an XMM register or a 128-bit memory location. Bits (MAXVL-1:128) of the corresponding destination register are zeroed.</p><p>VEX.256 encoded version: The first source operand is a YMM register; The second source operand is a YMM register or 256-bit memory location. Bits (MAXVL-1:256) of the corresponding destination register are zeroed.</p><p>EVEX encoded versions: The first source operand is a ZMM/YMM/XMM register; The second source operand is a ZMM/YMM/XMM register, a 512/256/128-bit memory location or a 512/256/128-bit vector broadcasted from a 32/64-bit memory location. The destination operand is conditionally updated based on writemask k1.</p>","href":"https://www.felixcloutier.com/x86/PMAXUD%3APMAXUQ.html"}}},
    "staticQueryHashes": ["3832154866","63159454"]}