{"vcs1":{"timestamp_begin":1738055127.579216240, "rt":0.25, "ut":0.11, "st":0.10}}
{"vcselab":{"timestamp_begin":1738055127.908309234, "rt":0.25, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1738055128.219157099, "rt":0.15, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1738055127.354370954}
{"VCS_COMP_START_TIME": 1738055127.354370954}
{"VCS_COMP_END_TIME": 1738055128.432571762}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265412}}
{"vcselab": {"peak_mem": 150348}}
