

================================================================
== Vitis HLS Report for 'input_loader_ds1_res1_1_Pipeline_l_loader_j'
================================================================
* Date:           Sat Sep 16 04:32:43 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.322 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      776|      776|  2.584 us|  2.584 us|  776|  776|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                  |                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_p_hls_fptosi_float_i8_fu_260  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_265  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_270  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_275  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_280  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_285  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_290  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_295  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_300  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_305  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_310  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_315  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_320  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_325  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_330  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        |grp_p_hls_fptosi_float_i8_fu_335  |p_hls_fptosi_float_i8  |        1|        1|  3.330 ns|  3.330 ns|    1|    1|      yes|
        +----------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_loader_j  |      774|      774|         8|          1|          1|   768|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       34|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|    48|     2576|     7824|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|     1625|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    48|     4201|     7953|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     1|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fmul_32ns_32ns_32_4_max_dsp_1_U15756  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15757  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15758  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15759  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15760  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15761  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15762  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15763  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15764  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15765  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15766  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15767  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15768  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15769  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15770  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U15771  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    |grp_p_hls_fptosi_float_i8_fu_260      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_265      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_270      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_275      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_280      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_285      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_290      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_295      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_300      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_305      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_310      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_315      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_320      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_325      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_330      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    |grp_p_hls_fptosi_float_i8_fu_335      |p_hls_fptosi_float_i8          |        0|   0|   18|  411|    0|
    +--------------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                               |        0|  48| 2576| 7824|    0|
    +--------------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |j_13_fu_418_p2                    |         +|   0|  0|  17|          10|           1|
    |icmp_ln336_fu_412_p2              |      icmp|   0|  0|  11|          10|          10|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state8_pp0_stage0_iter7  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  34|          23|          15|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_12    |   9|          2|   10|         20|
    |inp_ds19_blk_n           |   9|          2|    1|          2|
    |inp_res18_blk_n          |   9|          2|    1|          2|
    |j_fu_140                 |   9|          2|   10|         20|
    |outp_ln07_blk_n          |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   25|         50|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |    1|   0|    1|          0|
    |j_fu_140                          |   10|   0|   10|          0|
    |mul_10_i_reg_990                  |   32|   0|   32|          0|
    |mul_11_i_reg_995                  |   32|   0|   32|          0|
    |mul_12_i_reg_1000                 |   32|   0|   32|          0|
    |mul_13_i_reg_1005                 |   32|   0|   32|          0|
    |mul_14_i_reg_1010                 |   32|   0|   32|          0|
    |mul_1_i_reg_945                   |   32|   0|   32|          0|
    |mul_2_i_reg_950                   |   32|   0|   32|          0|
    |mul_3_i_reg_955                   |   32|   0|   32|          0|
    |mul_4_i_reg_960                   |   32|   0|   32|          0|
    |mul_5_i_reg_965                   |   32|   0|   32|          0|
    |mul_6_i_reg_970                   |   32|   0|   32|          0|
    |mul_7_i_reg_975                   |   32|   0|   32|          0|
    |mul_8_i_reg_980                   |   32|   0|   32|          0|
    |mul_9_i_reg_985                   |   32|   0|   32|          0|
    |mul_i_3537_reg_1015               |   32|   0|   32|          0|
    |mul_i_reg_940                     |   32|   0|   32|          0|
    |outp_ln07_read_reg_775            |  512|   0|  512|          0|
    |tmp_56_i_reg_795                  |   32|   0|   32|          0|
    |tmp_57_i_reg_800                  |   32|   0|   32|          0|
    |tmp_58_i_reg_805                  |   32|   0|   32|          0|
    |tmp_59_i_reg_810                  |   32|   0|   32|          0|
    |tmp_60_i_reg_815                  |   32|   0|   32|          0|
    |tmp_61_i_reg_820                  |   32|   0|   32|          0|
    |tmp_62_i_reg_825                  |   32|   0|   32|          0|
    |tmp_63_i_reg_830                  |   32|   0|   32|          0|
    |tmp_64_i_reg_835                  |   32|   0|   32|          0|
    |tmp_65_i_reg_840                  |   32|   0|   32|          0|
    |tmp_66_i_reg_845                  |   32|   0|   32|          0|
    |tmp_67_i_reg_850                  |   32|   0|   32|          0|
    |tmp_68_i_reg_855                  |   32|   0|   32|          0|
    |trunc_ln145_8_reg_790             |   32|   0|   32|          0|
    |trunc_ln145_reg_780               |   32|   0|   32|          0|
    |trunc_ln145_s_reg_785             |   32|   0|   32|          0|
    |outp_ln07_read_reg_775            |   64|  32|  512|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 1625|  32| 2073|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+--------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  input_loader_ds1_res1.1_Pipeline_l_loader_j|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  input_loader_ds1_res1.1_Pipeline_l_loader_j|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  input_loader_ds1_res1.1_Pipeline_l_loader_j|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  input_loader_ds1_res1.1_Pipeline_l_loader_j|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  input_loader_ds1_res1.1_Pipeline_l_loader_j|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  input_loader_ds1_res1.1_Pipeline_l_loader_j|  return value|
|outp_ln07_dout            |   in|  512|     ap_fifo|                                    outp_ln07|       pointer|
|outp_ln07_num_data_valid  |   in|    3|     ap_fifo|                                    outp_ln07|       pointer|
|outp_ln07_fifo_cap        |   in|    3|     ap_fifo|                                    outp_ln07|       pointer|
|outp_ln07_empty_n         |   in|    1|     ap_fifo|                                    outp_ln07|       pointer|
|outp_ln07_read            |  out|    1|     ap_fifo|                                    outp_ln07|       pointer|
|inp_res18_din             |  out|  512|     ap_fifo|                                    inp_res18|       pointer|
|inp_res18_num_data_valid  |   in|   11|     ap_fifo|                                    inp_res18|       pointer|
|inp_res18_fifo_cap        |   in|   11|     ap_fifo|                                    inp_res18|       pointer|
|inp_res18_full_n          |   in|    1|     ap_fifo|                                    inp_res18|       pointer|
|inp_res18_write           |  out|    1|     ap_fifo|                                    inp_res18|       pointer|
|inp_ds19_din              |  out|  128|     ap_fifo|                                     inp_ds19|       pointer|
|inp_ds19_num_data_valid   |   in|    3|     ap_fifo|                                     inp_ds19|       pointer|
|inp_ds19_fifo_cap         |   in|    3|     ap_fifo|                                     inp_ds19|       pointer|
|inp_ds19_full_n           |   in|    1|     ap_fifo|                                     inp_ds19|       pointer|
|inp_ds19_write            |  out|    1|     ap_fifo|                                     inp_ds19|       pointer|
|p_ZL5buf25_0_load         |   in|   32|     ap_none|                            p_ZL5buf25_0_load|        scalar|
|p_ZL5buf25_1_load         |   in|   32|     ap_none|                            p_ZL5buf25_1_load|        scalar|
|p_ZL5buf25_2_load         |   in|   32|     ap_none|                            p_ZL5buf25_2_load|        scalar|
|p_ZL5buf25_3_load         |   in|   32|     ap_none|                            p_ZL5buf25_3_load|        scalar|
|p_ZL5buf25_4_load         |   in|   32|     ap_none|                            p_ZL5buf25_4_load|        scalar|
|p_ZL5buf25_5_load         |   in|   32|     ap_none|                            p_ZL5buf25_5_load|        scalar|
|p_ZL5buf25_6_load         |   in|   32|     ap_none|                            p_ZL5buf25_6_load|        scalar|
|p_ZL5buf25_7_load         |   in|   32|     ap_none|                            p_ZL5buf25_7_load|        scalar|
|p_ZL5buf25_0_load_1       |   in|   32|     ap_none|                          p_ZL5buf25_0_load_1|        scalar|
|p_ZL5buf25_1_load_1       |   in|   32|     ap_none|                          p_ZL5buf25_1_load_1|        scalar|
|p_ZL5buf25_2_load_1       |   in|   32|     ap_none|                          p_ZL5buf25_2_load_1|        scalar|
|p_ZL5buf25_3_load_1       |   in|   32|     ap_none|                          p_ZL5buf25_3_load_1|        scalar|
|p_ZL5buf25_4_load_1       |   in|   32|     ap_none|                          p_ZL5buf25_4_load_1|        scalar|
|p_ZL5buf25_5_load_1       |   in|   32|     ap_none|                          p_ZL5buf25_5_load_1|        scalar|
|p_ZL5buf25_6_load_1       |   in|   32|     ap_none|                          p_ZL5buf25_6_load_1|        scalar|
|p_ZL5buf25_7_load_1       |   in|   32|     ap_none|                          p_ZL5buf25_7_load_1|        scalar|
+--------------------------+-----+-----+------------+---------------------------------------------+--------------+

