INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/giaco/Documents/Uni/PoD/MaPD/MAPD_modA/mute/mute.sim/sim_1/impl/func/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
