
../repos/coreutils/src/date:     file format elf32-littlearm


Disassembly of section .init:

00011014 <.init>:
   11014:	push	{r3, lr}
   11018:	bl	11c64 <__snprintf_chk@plt+0x8dc>
   1101c:	pop	{r3, pc}

Disassembly of section .plt:

00011020 <calloc@plt-0x14>:
   11020:	push	{lr}		; (str lr, [sp, #-4]!)
   11024:	ldr	lr, [pc, #4]	; 11030 <calloc@plt-0x4>
   11028:	add	lr, pc, lr
   1102c:	ldr	pc, [lr, #8]!
   11030:	ldrdeq	r3, [r2], -r0

00011034 <calloc@plt>:
   11034:	add	ip, pc, #0, 12
   11038:	add	ip, ip, #143360	; 0x23000
   1103c:	ldr	pc, [ip, #4048]!	; 0xfd0

00011040 <fputs_unlocked@plt>:
   11040:	add	ip, pc, #0, 12
   11044:	add	ip, ip, #143360	; 0x23000
   11048:	ldr	pc, [ip, #4040]!	; 0xfc8

0001104c <raise@plt>:
   1104c:	add	ip, pc, #0, 12
   11050:	add	ip, ip, #143360	; 0x23000
   11054:	ldr	pc, [ip, #4032]!	; 0xfc0

00011058 <gmtime_r@plt>:
   11058:	add	ip, pc, #0, 12
   1105c:	add	ip, ip, #143360	; 0x23000
   11060:	ldr	pc, [ip, #4024]!	; 0xfb8

00011064 <__getdelim@plt>:
   11064:	add	ip, pc, #0, 12
   11068:	add	ip, ip, #143360	; 0x23000
   1106c:	ldr	pc, [ip, #4016]!	; 0xfb0

00011070 <strcmp@plt>:
   11070:	add	ip, pc, #0, 12
   11074:	add	ip, ip, #143360	; 0x23000
   11078:	ldr	pc, [ip, #4008]!	; 0xfa8

0001107c <mktime@plt>:
   1107c:	add	ip, pc, #0, 12
   11080:	add	ip, ip, #143360	; 0x23000
   11084:	ldr	pc, [ip, #4000]!	; 0xfa0

00011088 <fflush@plt>:
   11088:	add	ip, pc, #0, 12
   1108c:	add	ip, ip, #143360	; 0x23000
   11090:	ldr	pc, [ip, #3992]!	; 0xf98

00011094 <free@plt>:
   11094:	add	ip, pc, #0, 12
   11098:	add	ip, ip, #143360	; 0x23000
   1109c:	ldr	pc, [ip, #3984]!	; 0xf90

000110a0 <clock_gettime@plt>:
   110a0:	add	ip, pc, #0, 12
   110a4:	add	ip, ip, #143360	; 0x23000
   110a8:	ldr	pc, [ip, #3976]!	; 0xf88

000110ac <_exit@plt>:
   110ac:	add	ip, pc, #0, 12
   110b0:	add	ip, ip, #143360	; 0x23000
   110b4:	ldr	pc, [ip, #3968]!	; 0xf80

000110b8 <memcpy@plt>:
   110b8:	add	ip, pc, #0, 12
   110bc:	add	ip, ip, #143360	; 0x23000
   110c0:	ldr	pc, [ip, #3960]!	; 0xf78

000110c4 <mbsinit@plt>:
   110c4:	add	ip, pc, #0, 12
   110c8:	add	ip, ip, #143360	; 0x23000
   110cc:	ldr	pc, [ip, #3952]!	; 0xf70

000110d0 <time@plt>:
   110d0:	add	ip, pc, #0, 12
   110d4:	add	ip, ip, #143360	; 0x23000
   110d8:	ldr	pc, [ip, #3944]!	; 0xf68

000110dc <memcmp@plt>:
   110dc:	add	ip, pc, #0, 12
   110e0:	add	ip, ip, #143360	; 0x23000
   110e4:	ldr	pc, [ip, #3936]!	; 0xf60

000110e8 <fputc_unlocked@plt>:
   110e8:	add	ip, pc, #0, 12
   110ec:	add	ip, ip, #143360	; 0x23000
   110f0:	ldr	pc, [ip, #3928]!	; 0xf58

000110f4 <dcgettext@plt>:
   110f4:	add	ip, pc, #0, 12
   110f8:	add	ip, ip, #143360	; 0x23000
   110fc:	ldr	pc, [ip, #3920]!	; 0xf50

00011100 <realloc@plt>:
   11100:	add	ip, pc, #0, 12
   11104:	add	ip, ip, #143360	; 0x23000
   11108:	ldr	pc, [ip, #3912]!	; 0xf48

0001110c <localtime_r@plt>:
   1110c:	add	ip, pc, #0, 12
   11110:	add	ip, ip, #143360	; 0x23000
   11114:	ldr	pc, [ip, #3904]!	; 0xf40

00011118 <textdomain@plt>:
   11118:	add	ip, pc, #0, 12
   1111c:	add	ip, ip, #143360	; 0x23000
   11120:	ldr	pc, [ip, #3896]!	; 0xf38

00011124 <iswprint@plt>:
   11124:	add	ip, pc, #0, 12
   11128:	add	ip, ip, #143360	; 0x23000
   1112c:	ldr	pc, [ip, #3888]!	; 0xf30

00011130 <tzset@plt>:
   11130:	add	ip, pc, #0, 12
   11134:	add	ip, ip, #143360	; 0x23000
   11138:	ldr	pc, [ip, #3880]!	; 0xf28

0001113c <fwrite@plt>:
   1113c:	add	ip, pc, #0, 12
   11140:	add	ip, ip, #143360	; 0x23000
   11144:	ldr	pc, [ip, #3872]!	; 0xf20

00011148 <lseek64@plt>:
   11148:	add	ip, pc, #0, 12
   1114c:	add	ip, ip, #143360	; 0x23000
   11150:	ldr	pc, [ip, #3864]!	; 0xf18

00011154 <__ctype_get_mb_cur_max@plt>:
   11154:	add	ip, pc, #0, 12
   11158:	add	ip, ip, #143360	; 0x23000
   1115c:	ldr	pc, [ip, #3856]!	; 0xf10

00011160 <__fpending@plt>:
   11160:	add	ip, pc, #0, 12
   11164:	add	ip, ip, #143360	; 0x23000
   11168:	ldr	pc, [ip, #3848]!	; 0xf08

0001116c <mbrtowc@plt>:
   1116c:	add	ip, pc, #0, 12
   11170:	add	ip, ip, #143360	; 0x23000
   11174:	ldr	pc, [ip, #3840]!	; 0xf00

00011178 <error@plt>:
   11178:	add	ip, pc, #0, 12
   1117c:	add	ip, ip, #143360	; 0x23000
   11180:	ldr	pc, [ip, #3832]!	; 0xef8

00011184 <getenv@plt>:
   11184:	add	ip, pc, #0, 12
   11188:	add	ip, ip, #143360	; 0x23000
   1118c:	ldr	pc, [ip, #3824]!	; 0xef0

00011190 <malloc@plt>:
   11190:	add	ip, pc, #0, 12
   11194:	add	ip, ip, #143360	; 0x23000
   11198:	ldr	pc, [ip, #3816]!	; 0xee8

0001119c <settimeofday@plt>:
   1119c:	add	ip, pc, #0, 12
   111a0:	add	ip, ip, #143360	; 0x23000
   111a4:	ldr	pc, [ip, #3808]!	; 0xee0

000111a8 <__libc_start_main@plt>:
   111a8:	add	ip, pc, #0, 12
   111ac:	add	ip, ip, #143360	; 0x23000
   111b0:	ldr	pc, [ip, #3800]!	; 0xed8

000111b4 <strftime@plt>:
   111b4:	add	ip, pc, #0, 12
   111b8:	add	ip, ip, #143360	; 0x23000
   111bc:	ldr	pc, [ip, #3792]!	; 0xed0

000111c0 <__vfprintf_chk@plt>:
   111c0:	add	ip, pc, #0, 12
   111c4:	add	ip, ip, #143360	; 0x23000
   111c8:	ldr	pc, [ip, #3784]!	; 0xec8

000111cc <__freading@plt>:
   111cc:	add	ip, pc, #0, 12
   111d0:	add	ip, ip, #143360	; 0x23000
   111d4:	ldr	pc, [ip, #3776]!	; 0xec0

000111d8 <localtime@plt>:
   111d8:	add	ip, pc, #0, 12
   111dc:	add	ip, ip, #143360	; 0x23000
   111e0:	ldr	pc, [ip, #3768]!	; 0xeb8

000111e4 <__ctype_tolower_loc@plt>:
   111e4:	add	ip, pc, #0, 12
   111e8:	add	ip, ip, #143360	; 0x23000
   111ec:	ldr	pc, [ip, #3760]!	; 0xeb0

000111f0 <__ctype_toupper_loc@plt>:
   111f0:	add	ip, pc, #0, 12
   111f4:	add	ip, ip, #143360	; 0x23000
   111f8:	ldr	pc, [ip, #3752]!	; 0xea8

000111fc <__gmon_start__@plt>:
   111fc:	add	ip, pc, #0, 12
   11200:	add	ip, ip, #143360	; 0x23000
   11204:	ldr	pc, [ip, #3744]!	; 0xea0

00011208 <getopt_long@plt>:
   11208:	add	ip, pc, #0, 12
   1120c:	add	ip, ip, #143360	; 0x23000
   11210:	ldr	pc, [ip, #3736]!	; 0xe98

00011214 <__ctype_b_loc@plt>:
   11214:	add	ip, pc, #0, 12
   11218:	add	ip, ip, #143360	; 0x23000
   1121c:	ldr	pc, [ip, #3728]!	; 0xe90

00011220 <exit@plt>:
   11220:	add	ip, pc, #0, 12
   11224:	add	ip, ip, #143360	; 0x23000
   11228:	ldr	pc, [ip, #3720]!	; 0xe88

0001122c <strlen@plt>:
   1122c:	add	ip, pc, #0, 12
   11230:	add	ip, ip, #143360	; 0x23000
   11234:	ldr	pc, [ip, #3712]!	; 0xe80

00011238 <strchr@plt>:
   11238:	add	ip, pc, #0, 12
   1123c:	add	ip, ip, #143360	; 0x23000
   11240:	ldr	pc, [ip, #3704]!	; 0xe78

00011244 <setenv@plt>:
   11244:	add	ip, pc, #0, 12
   11248:	add	ip, ip, #143360	; 0x23000
   1124c:	ldr	pc, [ip, #3696]!	; 0xe70

00011250 <__errno_location@plt>:
   11250:	add	ip, pc, #0, 12
   11254:	add	ip, ip, #143360	; 0x23000
   11258:	ldr	pc, [ip, #3688]!	; 0xe68

0001125c <__sprintf_chk@plt>:
   1125c:	add	ip, pc, #0, 12
   11260:	add	ip, ip, #143360	; 0x23000
   11264:	ldr	pc, [ip, #3680]!	; 0xe60

00011268 <snprintf@plt>:
   11268:	add	ip, pc, #0, 12
   1126c:	add	ip, ip, #143360	; 0x23000
   11270:	ldr	pc, [ip, #3672]!	; 0xe58

00011274 <__cxa_atexit@plt>:
   11274:	add	ip, pc, #0, 12
   11278:	add	ip, ip, #143360	; 0x23000
   1127c:	ldr	pc, [ip, #3664]!	; 0xe50

00011280 <clock_getres@plt>:
   11280:	add	ip, pc, #0, 12
   11284:	add	ip, ip, #143360	; 0x23000
   11288:	ldr	pc, [ip, #3656]!	; 0xe48

0001128c <memset@plt>:
   1128c:	add	ip, pc, #0, 12
   11290:	add	ip, ip, #143360	; 0x23000
   11294:	ldr	pc, [ip, #3648]!	; 0xe40

00011298 <clock_settime@plt>:
   11298:	add	ip, pc, #0, 12
   1129c:	add	ip, ip, #143360	; 0x23000
   112a0:	ldr	pc, [ip, #3640]!	; 0xe38

000112a4 <__printf_chk@plt>:
   112a4:	add	ip, pc, #0, 12
   112a8:	add	ip, ip, #143360	; 0x23000
   112ac:	ldr	pc, [ip, #3632]!	; 0xe30

000112b0 <fileno@plt>:
   112b0:	add	ip, pc, #0, 12
   112b4:	add	ip, ip, #143360	; 0x23000
   112b8:	ldr	pc, [ip, #3624]!	; 0xe28

000112bc <__fprintf_chk@plt>:
   112bc:	add	ip, pc, #0, 12
   112c0:	add	ip, ip, #143360	; 0x23000
   112c4:	ldr	pc, [ip, #3616]!	; 0xe20

000112c8 <fclose@plt>:
   112c8:	add	ip, pc, #0, 12
   112cc:	add	ip, ip, #143360	; 0x23000
   112d0:	ldr	pc, [ip, #3608]!	; 0xe18

000112d4 <fseeko64@plt>:
   112d4:	add	ip, pc, #0, 12
   112d8:	add	ip, ip, #143360	; 0x23000
   112dc:	ldr	pc, [ip, #3600]!	; 0xe10

000112e0 <__overflow@plt>:
   112e0:	add	ip, pc, #0, 12
   112e4:	add	ip, ip, #143360	; 0x23000
   112e8:	ldr	pc, [ip, #3592]!	; 0xe08

000112ec <setlocale@plt>:
   112ec:	add	ip, pc, #0, 12
   112f0:	add	ip, ip, #143360	; 0x23000
   112f4:	ldr	pc, [ip, #3584]!	; 0xe00

000112f8 <putenv@plt>:
   112f8:	add	ip, pc, #0, 12
   112fc:	add	ip, ip, #143360	; 0x23000
   11300:	ldr	pc, [ip, #3576]!	; 0xdf8

00011304 <strrchr@plt>:
   11304:	add	ip, pc, #0, 12
   11308:	add	ip, ip, #143360	; 0x23000
   1130c:	ldr	pc, [ip, #3568]!	; 0xdf0

00011310 <nl_langinfo@plt>:
   11310:	add	ip, pc, #0, 12
   11314:	add	ip, ip, #143360	; 0x23000
   11318:	ldr	pc, [ip, #3560]!	; 0xde8

0001131c <fputc@plt>:
   1131c:	add	ip, pc, #0, 12
   11320:	add	ip, ip, #143360	; 0x23000
   11324:	ldr	pc, [ip, #3552]!	; 0xde0

00011328 <timegm@plt>:
   11328:	add	ip, pc, #0, 12
   1132c:	add	ip, ip, #143360	; 0x23000
   11330:	ldr	pc, [ip, #3544]!	; 0xdd8

00011334 <fopen64@plt>:
   11334:	add	ip, pc, #0, 12
   11338:	add	ip, ip, #143360	; 0x23000
   1133c:	ldr	pc, [ip, #3536]!	; 0xdd0

00011340 <bindtextdomain@plt>:
   11340:	add	ip, pc, #0, 12
   11344:	add	ip, ip, #143360	; 0x23000
   11348:	ldr	pc, [ip, #3528]!	; 0xdc8

0001134c <__xstat64@plt>:
   1134c:	add	ip, pc, #0, 12
   11350:	add	ip, ip, #143360	; 0x23000
   11354:	ldr	pc, [ip, #3520]!	; 0xdc0

00011358 <unsetenv@plt>:
   11358:	add	ip, pc, #0, 12
   1135c:	add	ip, ip, #143360	; 0x23000
   11360:	ldr	pc, [ip, #3512]!	; 0xdb8

00011364 <fputs@plt>:
   11364:	add	ip, pc, #0, 12
   11368:	add	ip, ip, #143360	; 0x23000
   1136c:	ldr	pc, [ip, #3504]!	; 0xdb0

00011370 <strncmp@plt>:
   11370:	add	ip, pc, #0, 12
   11374:	add	ip, ip, #143360	; 0x23000
   11378:	ldr	pc, [ip, #3496]!	; 0xda8

0001137c <abort@plt>:
   1137c:	add	ip, pc, #0, 12
   11380:	add	ip, ip, #143360	; 0x23000
   11384:	ldr	pc, [ip, #3488]!	; 0xda0

00011388 <__snprintf_chk@plt>:
   11388:	add	ip, pc, #0, 12
   1138c:	add	ip, ip, #143360	; 0x23000
   11390:	ldr	pc, [ip, #3480]!	; 0xd98

Disassembly of section .text:

00011398 <.text>:
   11398:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1139c:	mov	r5, #0
   113a0:	strd	r6, [sp, #8]
   113a4:	mov	r6, r1
   113a8:	movw	r7, #2276	; 0x8e4
   113ac:	movt	r7, #2
   113b0:	strd	r8, [sp, #16]
   113b4:	mov	r9, r0
   113b8:	strd	sl, [sp, #24]
   113bc:	mov	r8, r5
   113c0:	add	sl, r7, #384	; 0x180
   113c4:	str	lr, [sp, #32]
   113c8:	sub	sp, sp, #172	; 0xac
   113cc:	mov	fp, r5
   113d0:	ldr	r0, [r1]
   113d4:	bl	1b06c <__snprintf_chk@plt+0x9ce4>
   113d8:	movw	r1, #14840	; 0x39f8
   113dc:	movt	r1, #2
   113e0:	mov	r0, #6
   113e4:	bl	112ec <setlocale@plt>
   113e8:	movw	r1, #8012	; 0x1f4c
   113ec:	movt	r1, #2
   113f0:	movw	r0, #7812	; 0x1e84
   113f4:	movt	r0, #2
   113f8:	bl	11340 <bindtextdomain@plt>
   113fc:	movw	r0, #7812	; 0x1e84
   11400:	movt	r0, #2
   11404:	bl	11118 <textdomain@plt>
   11408:	movw	r0, #10488	; 0x28f8
   1140c:	movt	r0, #1
   11410:	bl	208c0 <__snprintf_chk@plt+0xf538>
   11414:	add	r3, r7, #112	; 0x70
   11418:	str	r5, [sp, #20]
   1141c:	str	r5, [sp, #24]
   11420:	str	r5, [sp, #28]
   11424:	str	r5, [sp, #32]
   11428:	str	r3, [sp, #36]	; 0x24
   1142c:	mov	r4, #0
   11430:	mov	r3, sl
   11434:	ldr	r2, [pc, #2012]	; 11c18 <__snprintf_chk@plt+0x890>
   11438:	mov	r1, r6
   1143c:	mov	r0, r9
   11440:	str	r4, [sp]
   11444:	bl	11208 <getopt_long@plt>
   11448:	cmn	r0, #1
   1144c:	beq	11668 <__snprintf_chk@plt+0x2e0>
   11450:	cmp	r0, #102	; 0x66
   11454:	beq	11520 <__snprintf_chk@plt+0x198>
   11458:	ble	11490 <__snprintf_chk@plt+0x108>
   1145c:	cmp	r0, #117	; 0x75
   11460:	beq	11650 <__snprintf_chk@plt+0x2c8>
   11464:	ble	114b4 <__snprintf_chk@plt+0x12c>
   11468:	movw	r3, #257	; 0x101
   1146c:	cmp	r0, r3
   11470:	beq	11518 <__snprintf_chk@plt+0x190>
   11474:	movw	r3, #258	; 0x102
   11478:	cmp	r0, r3
   1147c:	beq	11584 <__snprintf_chk@plt+0x1fc>
   11480:	cmp	r0, #256	; 0x100
   11484:	beq	115dc <__snprintf_chk@plt+0x254>
   11488:	mov	r0, #1
   1148c:	bl	11eac <__snprintf_chk@plt+0xb24>
   11490:	cmp	r0, #73	; 0x49
   11494:	beq	115f4 <__snprintf_chk@plt+0x26c>
   11498:	bgt	114dc <__snprintf_chk@plt+0x154>
   1149c:	cmn	r0, #3
   114a0:	beq	11544 <__snprintf_chk@plt+0x1bc>
   114a4:	cmn	r0, #2
   114a8:	bne	11488 <__snprintf_chk@plt+0x100>
   114ac:	mov	r0, r4
   114b0:	bl	11eac <__snprintf_chk@plt+0xb24>
   114b4:	cmp	r0, #114	; 0x72
   114b8:	beq	11534 <__snprintf_chk@plt+0x1ac>
   114bc:	cmp	r0, #115	; 0x73
   114c0:	bne	11488 <__snprintf_chk@plt+0x100>
   114c4:	movw	r3, #20904	; 0x51a8
   114c8:	movt	r3, #3
   114cc:	ldr	r3, [r3]
   114d0:	mov	r2, #1
   114d4:	strd	r2, [sp, #28]
   114d8:	b	1142c <__snprintf_chk@plt+0xa4>
   114dc:	cmp	r0, #82	; 0x52
   114e0:	beq	11500 <__snprintf_chk@plt+0x178>
   114e4:	cmp	r0, #100	; 0x64
   114e8:	bne	11488 <__snprintf_chk@plt+0x100>
   114ec:	movw	r3, #20904	; 0x51a8
   114f0:	movt	r3, #3
   114f4:	ldr	r3, [r3]
   114f8:	str	r3, [sp, #24]
   114fc:	b	1142c <__snprintf_chk@plt+0xa4>
   11500:	movw	r1, #2276	; 0x8e4
   11504:	movt	r1, #2
   11508:	cmp	r8, #0
   1150c:	bne	11aac <__snprintf_chk@plt+0x724>
   11510:	mov	r8, r1
   11514:	b	1142c <__snprintf_chk@plt+0xa4>
   11518:	mov	fp, #1
   1151c:	b	1142c <__snprintf_chk@plt+0xa4>
   11520:	movw	r3, #20904	; 0x51a8
   11524:	movt	r3, #3
   11528:	ldr	r3, [r3]
   1152c:	str	r3, [sp, #20]
   11530:	b	1142c <__snprintf_chk@plt+0xa4>
   11534:	movw	r3, #20904	; 0x51a8
   11538:	movt	r3, #3
   1153c:	ldr	r5, [r3]
   11540:	b	1142c <__snprintf_chk@plt+0xa4>
   11544:	movw	r2, #8068	; 0x1f84
   11548:	movt	r2, #2
   1154c:	movw	r3, #20792	; 0x5138
   11550:	movt	r3, #3
   11554:	movw	r0, #20900	; 0x51a4
   11558:	movt	r0, #3
   1155c:	stm	sp, {r2, r4}
   11560:	movw	r1, #2996	; 0xbb4
   11564:	movt	r1, #2
   11568:	ldr	r0, [r0]
   1156c:	movw	r2, #7808	; 0x1e80
   11570:	movt	r2, #2
   11574:	ldr	r3, [r3]
   11578:	bl	1dda4 <__snprintf_chk@plt+0xca1c>
   1157c:	mov	r0, r4
   11580:	bl	11220 <exit@plt>
   11584:	movw	r2, #20796	; 0x513c
   11588:	movt	r2, #3
   1158c:	ldr	r4, [sp, #36]	; 0x24
   11590:	mov	lr, #1
   11594:	mov	r0, #4
   11598:	ldr	ip, [r2]
   1159c:	movw	r1, #20904	; 0x51a8
   115a0:	movt	r1, #3
   115a4:	str	r0, [sp]
   115a8:	movw	r0, #8036	; 0x1f64
   115ac:	movt	r0, #2
   115b0:	ldr	r3, [pc, #1636]	; 11c1c <__snprintf_chk@plt+0x894>
   115b4:	mov	r2, r4
   115b8:	str	lr, [sp, #8]
   115bc:	ldr	r1, [r1]
   115c0:	str	ip, [sp, #4]
   115c4:	bl	127cc <__snprintf_chk@plt+0x1444>
   115c8:	add	r0, r7, r0, lsl #2
   115cc:	add	r1, r4, #16
   115d0:	ldr	r3, [r0, #92]	; 0x5c
   115d4:	add	r1, r1, r3, lsl #5
   115d8:	b	11508 <__snprintf_chk@plt+0x180>
   115dc:	movw	r3, #20912	; 0x51b0
   115e0:	movt	r3, #3
   115e4:	ldr	r2, [r3]
   115e8:	orr	r2, r2, #1
   115ec:	str	r2, [r3]
   115f0:	b	1142c <__snprintf_chk@plt+0xa4>
   115f4:	movw	r3, #20904	; 0x51a8
   115f8:	movt	r3, #3
   115fc:	ldr	r1, [r3]
   11600:	cmp	r1, #0
   11604:	moveq	r3, r1
   11608:	beq	11644 <__snprintf_chk@plt+0x2bc>
   1160c:	movw	r2, #20796	; 0x513c
   11610:	movt	r2, #3
   11614:	ldr	r3, [pc, #1540]	; 11c20 <__snprintf_chk@plt+0x898>
   11618:	mov	r0, #1
   1161c:	ldr	ip, [r2]
   11620:	mov	r2, #4
   11624:	stm	sp, {r2, ip}
   11628:	add	r2, r3, #20
   1162c:	str	r0, [sp, #8]
   11630:	movw	r0, #8048	; 0x1f70
   11634:	movt	r0, #2
   11638:	bl	127cc <__snprintf_chk@plt+0x1444>
   1163c:	add	r0, r7, r0, lsl #2
   11640:	ldr	r3, [r0, #84]	; 0x54
   11644:	ldr	r1, [pc, #1496]	; 11c24 <__snprintf_chk@plt+0x89c>
   11648:	add	r1, r1, r3, lsl #5
   1164c:	b	11508 <__snprintf_chk@plt+0x180>
   11650:	movw	r0, #8060	; 0x1f7c
   11654:	movt	r0, #2
   11658:	bl	112f8 <putenv@plt>
   1165c:	cmp	r0, #0
   11660:	beq	1142c <__snprintf_chk@plt+0xa4>
   11664:	bl	1e32c <__snprintf_chk@plt+0xcfa4>
   11668:	ldr	r3, [sp, #20]
   1166c:	subs	sl, r3, r4
   11670:	ldr	r3, [sp, #24]
   11674:	movne	sl, #1
   11678:	cmp	r3, r4
   1167c:	addne	sl, sl, #1
   11680:	cmp	r5, r4
   11684:	addne	sl, sl, #1
   11688:	add	sl, sl, fp
   1168c:	cmp	sl, #1
   11690:	bgt	11794 <__snprintf_chk@plt+0x40c>
   11694:	ldr	r2, [sp, #28]
   11698:	and	r3, sl, #1
   1169c:	ands	r7, r3, r2
   116a0:	movwne	r1, #8188	; 0x1ffc
   116a4:	movtne	r1, #2
   116a8:	bne	1179c <__snprintf_chk@plt+0x414>
   116ac:	movw	r2, #20880	; 0x5190
   116b0:	movt	r2, #3
   116b4:	str	r2, [sp, #44]	; 0x2c
   116b8:	ldr	r2, [r2]
   116bc:	cmp	r2, r9
   116c0:	bge	116ec <__snprintf_chk@plt+0x364>
   116c4:	add	r1, r2, #1
   116c8:	cmp	r1, r9
   116cc:	blt	11a54 <__snprintf_chk@plt+0x6cc>
   116d0:	ldr	r2, [r6, r2, lsl #2]
   116d4:	ldrb	r0, [r2]
   116d8:	cmp	r0, #43	; 0x2b
   116dc:	beq	11a98 <__snprintf_chk@plt+0x710>
   116e0:	ldr	r2, [sp, #28]
   116e4:	orrs	r3, r3, r2
   116e8:	bne	11ae0 <__snprintf_chk@plt+0x758>
   116ec:	cmp	r8, #0
   116f0:	beq	1199c <__snprintf_chk@plt+0x614>
   116f4:	mov	r3, #0
   116f8:	mov	r4, r8
   116fc:	mov	r7, #10
   11700:	str	r3, [sp, #40]	; 0x28
   11704:	b	1170c <__snprintf_chk@plt+0x384>
   11708:	add	r4, r4, #1
   1170c:	ldrb	r3, [r4]
   11710:	cmp	r3, #0
   11714:	beq	117bc <__snprintf_chk@plt+0x434>
   11718:	cmp	r3, #37	; 0x25
   1171c:	bne	11708 <__snprintf_chk@plt+0x380>
   11720:	ldrb	r3, [r4, #1]
   11724:	cmp	r3, #45	; 0x2d
   11728:	bne	11708 <__snprintf_chk@plt+0x380>
   1172c:	ldrb	r3, [r4, #2]
   11730:	cmp	r3, #78	; 0x4e
   11734:	bne	11708 <__snprintf_chk@plt+0x380>
   11738:	ldr	r3, [sp, #40]	; 0x28
   1173c:	cmp	r3, #0
   11740:	beq	11bdc <__snprintf_chk@plt+0x854>
   11744:	bl	14ce0 <__snprintf_chk@plt+0x3958>
   11748:	asr	r1, r0, #31
   1174c:	mov	r2, #1
   11750:	mov	r3, #0
   11754:	mov	ip, #9
   11758:	b	11760 <__snprintf_chk@plt+0x3d8>
   1175c:	sub	ip, ip, #1
   11760:	mul	lr, r7, r3
   11764:	umull	r2, r3, r2, r7
   11768:	add	r3, lr, r3
   1176c:	cmp	r0, r2
   11770:	sbcs	lr, r1, r3
   11774:	bge	1175c <__snprintf_chk@plt+0x3d4>
   11778:	ldr	r2, [sp, #40]	; 0x28
   1177c:	add	r3, r4, #1
   11780:	add	ip, ip, #48	; 0x30
   11784:	sub	r3, r3, r8
   11788:	add	r4, r4, #2
   1178c:	strb	ip, [r2, r3]
   11790:	b	11708 <__snprintf_chk@plt+0x380>
   11794:	movw	r1, #8120	; 0x1fb8
   11798:	movt	r1, #2
   1179c:	mov	r2, #5
   117a0:	mov	r0, r4
   117a4:	bl	110f4 <dcgettext@plt>
   117a8:	mov	r2, r0
   117ac:	mov	r1, r4
   117b0:	mov	r0, r4
   117b4:	bl	11178 <error@plt>
   117b8:	b	11488 <__snprintf_chk@plt+0x100>
   117bc:	movw	r0, #8420	; 0x20e4
   117c0:	movt	r0, #2
   117c4:	bl	11184 <getenv@plt>
   117c8:	ldr	r2, [sp, #40]	; 0x28
   117cc:	str	r0, [sp, #36]	; 0x24
   117d0:	subs	r3, r2, #0
   117d4:	moveq	r3, r8
   117d8:	str	r3, [sp, #40]	; 0x28
   117dc:	bl	1d4a8 <__snprintf_chk@plt+0xc120>
   117e0:	mov	r7, r0
   117e4:	ldr	r0, [sp, #20]
   117e8:	cmp	r0, #0
   117ec:	beq	11920 <__snprintf_chk@plt+0x598>
   117f0:	movw	r1, #8424	; 0x20e8
   117f4:	movt	r1, #2
   117f8:	bl	11070 <strcmp@plt>
   117fc:	cmp	r0, #0
   11800:	bne	119d0 <__snprintf_chk@plt+0x648>
   11804:	movw	r1, #8428	; 0x20ec
   11808:	movt	r1, #2
   1180c:	mov	r2, #5
   11810:	bl	110f4 <dcgettext@plt>
   11814:	movw	r3, #20896	; 0x51a0
   11818:	movt	r3, #3
   1181c:	str	r0, [sp, #20]
   11820:	ldr	sl, [r3]
   11824:	mov	r3, #0
   11828:	movw	r2, #8448	; 0x2100
   1182c:	movt	r2, #2
   11830:	movw	fp, #20912	; 0x51b0
   11834:	movt	fp, #3
   11838:	mov	r5, #1
   1183c:	add	r9, sp, #56	; 0x38
   11840:	str	r2, [sp, #24]
   11844:	str	r3, [sp, #52]	; 0x34
   11848:	str	r3, [sp, #56]	; 0x38
   1184c:	b	11898 <__snprintf_chk@plt+0x510>
   11850:	sub	r4, r4, #1
   11854:	mov	r0, #0
   11858:	ldr	r1, [sp, #24]
   1185c:	ldr	r3, [sp, #52]	; 0x34
   11860:	ldrb	r2, [r3, r4]
   11864:	cmp	r2, #10
   11868:	mov	r2, #5
   1186c:	strbeq	r8, [r3, r4]
   11870:	bl	110f4 <dcgettext@plt>
   11874:	mov	r4, r0
   11878:	ldr	r0, [sp, #52]	; 0x34
   1187c:	bl	1d35c <__snprintf_chk@plt+0xbfd4>
   11880:	mov	r1, #0
   11884:	mov	r3, r0
   11888:	mov	r2, r4
   1188c:	mov	r0, r1
   11890:	bl	11178 <error@plt>
   11894:	mov	r5, r8
   11898:	mov	r3, sl
   1189c:	mov	r2, #10
   118a0:	mov	r1, r9
   118a4:	add	r0, sp, #52	; 0x34
   118a8:	bl	11064 <__getdelim@plt>
   118ac:	subs	r4, r0, #0
   118b0:	blt	118fc <__snprintf_chk@plt+0x574>
   118b4:	ldr	r3, [sp, #36]	; 0x24
   118b8:	add	r6, sp, #64	; 0x40
   118bc:	mov	r2, #0
   118c0:	str	r7, [sp]
   118c4:	mov	r0, r6
   118c8:	ldr	r1, [sp, #52]	; 0x34
   118cc:	str	r3, [sp, #4]
   118d0:	ldr	r3, [fp]
   118d4:	bl	1ac7c <__snprintf_chk@plt+0x98f4>
   118d8:	subs	r8, r0, #0
   118dc:	beq	11850 <__snprintf_chk@plt+0x4c8>
   118e0:	mov	r3, r7
   118e4:	ldm	r6, {r1, r2}
   118e8:	ldr	r0, [sp, #40]	; 0x28
   118ec:	bl	11d18 <__snprintf_chk@plt+0x990>
   118f0:	and	r0, r0, r5
   118f4:	uxtb	r8, r0
   118f8:	b	11894 <__snprintf_chk@plt+0x50c>
   118fc:	mov	r0, sl
   11900:	bl	129e4 <__snprintf_chk@plt+0x165c>
   11904:	cmn	r0, #1
   11908:	beq	11c00 <__snprintf_chk@plt+0x878>
   1190c:	ldr	r0, [sp, #52]	; 0x34
   11910:	bl	14b6c <__snprintf_chk@plt+0x37e4>
   11914:	eor	r0, r5, #1
   11918:	uxtb	r0, r0
   1191c:	bl	11220 <exit@plt>
   11920:	ldr	r3, [sp, #28]
   11924:	eor	r4, sl, #1
   11928:	eor	r3, r3, #1
   1192c:	ands	r4, r4, r3
   11930:	beq	11a18 <__snprintf_chk@plt+0x690>
   11934:	ldr	r3, [sp, #44]	; 0x2c
   11938:	ldr	r3, [r3]
   1193c:	cmp	r3, r9
   11940:	bge	11ad0 <__snprintf_chk@plt+0x748>
   11944:	ldr	r3, [r6, r3, lsl #2]
   11948:	add	r9, sp, #56	; 0x38
   1194c:	mov	r2, #7
   11950:	mov	r0, r9
   11954:	mov	r1, r3
   11958:	str	r3, [sp, #24]
   1195c:	bl	1adbc <__snprintf_chk@plt+0x9a34>
   11960:	ldr	r3, [sp, #20]
   11964:	cmp	r0, #0
   11968:	str	r3, [sp, #60]	; 0x3c
   1196c:	beq	11b54 <__snprintf_chk@plt+0x7cc>
   11970:	mov	r0, r9
   11974:	bl	1d374 <__snprintf_chk@plt+0xbfec>
   11978:	cmp	r0, #0
   1197c:	bne	11b88 <__snprintf_chk@plt+0x800>
   11980:	mov	r4, #1
   11984:	mov	r3, r7
   11988:	ldm	r9, {r1, r2}
   1198c:	ldr	r0, [sp, #40]	; 0x28
   11990:	bl	11d18 <__snprintf_chk@plt+0x990>
   11994:	and	r5, r4, r0
   11998:	b	11914 <__snprintf_chk@plt+0x58c>
   1199c:	cmp	fp, #0
   119a0:	movwne	r8, #7980	; 0x1f2c
   119a4:	movtne	r8, #2
   119a8:	bne	116f4 <__snprintf_chk@plt+0x36c>
   119ac:	mov	r0, #108	; 0x6c
   119b0:	movt	r0, #2
   119b4:	bl	11310 <nl_langinfo@plt>
   119b8:	ldrb	r3, [r0]
   119bc:	movw	r8, #7988	; 0x1f34
   119c0:	movt	r8, #2
   119c4:	cmp	r3, #0
   119c8:	movne	r8, r0
   119cc:	b	116f4 <__snprintf_chk@plt+0x36c>
   119d0:	movw	r1, #8444	; 0x20fc
   119d4:	movt	r1, #2
   119d8:	ldr	r0, [sp, #20]
   119dc:	bl	11334 <fopen64@plt>
   119e0:	subs	sl, r0, #0
   119e4:	bne	11824 <__snprintf_chk@plt+0x49c>
   119e8:	bl	11250 <__errno_location@plt>
   119ec:	ldr	r2, [sp, #20]
   119f0:	ldr	r4, [r0]
   119f4:	mov	r0, sl
   119f8:	mov	r1, #3
   119fc:	bl	1d184 <__snprintf_chk@plt+0xbdfc>
   11a00:	mov	r3, r0
   11a04:	movw	r2, #8876	; 0x22ac
   11a08:	movt	r2, #2
   11a0c:	mov	r0, #1
   11a10:	mov	r1, r4
   11a14:	bl	11178 <error@plt>
   11a18:	cmp	r5, #0
   11a1c:	beq	11b04 <__snprintf_chk@plt+0x77c>
   11a20:	add	r2, sp, #64	; 0x40
   11a24:	mov	r1, r5
   11a28:	mov	r0, #3
   11a2c:	bl	1134c <__xstat64@plt>
   11a30:	cmp	r0, #0
   11a34:	ldrdeq	r2, [sp, #144]	; 0x90
   11a38:	addeq	r9, sp, #56	; 0x38
   11a3c:	strdeq	r2, [sp, #56]	; 0x38
   11a40:	bne	11bec <__snprintf_chk@plt+0x864>
   11a44:	ldr	r3, [sp, #28]
   11a48:	cmp	r3, #0
   11a4c:	beq	11980 <__snprintf_chk@plt+0x5f8>
   11a50:	b	11970 <__snprintf_chk@plt+0x5e8>
   11a54:	movw	r1, #8252	; 0x203c
   11a58:	movt	r1, #2
   11a5c:	mov	r2, #5
   11a60:	mov	r0, r7
   11a64:	bl	110f4 <dcgettext@plt>
   11a68:	ldr	r3, [sp, #44]	; 0x2c
   11a6c:	mov	r4, r0
   11a70:	ldr	r3, [r3]
   11a74:	add	r3, r3, #1
   11a78:	ldr	r0, [r6, r3, lsl #2]
   11a7c:	bl	1d35c <__snprintf_chk@plt+0xbfd4>
   11a80:	mov	r3, r0
   11a84:	mov	r2, r4
   11a88:	mov	r1, r7
   11a8c:	mov	r0, r7
   11a90:	bl	11178 <error@plt>
   11a94:	b	11488 <__snprintf_chk@plt+0x100>
   11a98:	cmp	r8, #0
   11a9c:	ldreq	r3, [sp, #44]	; 0x2c
   11aa0:	addeq	r8, r2, #1
   11aa4:	streq	r1, [r3]
   11aa8:	beq	116ec <__snprintf_chk@plt+0x364>
   11aac:	mov	r2, #5
   11ab0:	movw	r1, #8084	; 0x1f94
   11ab4:	movt	r1, #2
   11ab8:	mov	r0, #0
   11abc:	bl	110f4 <dcgettext@plt>
   11ac0:	mov	r2, r0
   11ac4:	mov	r1, #0
   11ac8:	mov	r0, #1
   11acc:	bl	11178 <error@plt>
   11ad0:	add	r9, sp, #56	; 0x38
   11ad4:	mov	r0, r9
   11ad8:	bl	14c9c <__snprintf_chk@plt+0x3914>
   11adc:	b	11984 <__snprintf_chk@plt+0x5fc>
   11ae0:	movw	r1, #8272	; 0x2050
   11ae4:	movt	r1, #2
   11ae8:	mov	r2, #5
   11aec:	mov	r0, r7
   11af0:	bl	110f4 <dcgettext@plt>
   11af4:	ldr	r3, [sp, #44]	; 0x2c
   11af8:	mov	r4, r0
   11afc:	ldr	r3, [r3]
   11b00:	b	11a78 <__snprintf_chk@plt+0x6f0>
   11b04:	cmp	fp, #0
   11b08:	bne	11bbc <__snprintf_chk@plt+0x834>
   11b0c:	ldr	r2, [sp, #24]
   11b10:	add	r9, sp, #56	; 0x38
   11b14:	str	r7, [sp]
   11b18:	ldr	r3, [sp, #32]
   11b1c:	ldr	r0, [sp, #36]	; 0x24
   11b20:	cmp	r3, #0
   11b24:	moveq	r3, r2
   11b28:	mov	r2, fp
   11b2c:	mov	r1, r3
   11b30:	movw	r3, #20912	; 0x51b0
   11b34:	movt	r3, #3
   11b38:	str	r0, [sp, #4]
   11b3c:	mov	r0, r9
   11b40:	ldr	r3, [r3]
   11b44:	str	r1, [sp, #24]
   11b48:	bl	1ac7c <__snprintf_chk@plt+0x98f4>
   11b4c:	cmp	r0, #0
   11b50:	bne	11a44 <__snprintf_chk@plt+0x6bc>
   11b54:	mov	r2, #5
   11b58:	movw	r1, #8448	; 0x2100
   11b5c:	movt	r1, #2
   11b60:	mov	r0, #0
   11b64:	bl	110f4 <dcgettext@plt>
   11b68:	mov	r4, r0
   11b6c:	ldr	r0, [sp, #24]
   11b70:	bl	1d35c <__snprintf_chk@plt+0xbfd4>
   11b74:	mov	r3, r0
   11b78:	mov	r2, r4
   11b7c:	mov	r1, #0
   11b80:	mov	r0, #1
   11b84:	bl	11178 <error@plt>
   11b88:	bl	11250 <__errno_location@plt>
   11b8c:	ldr	r4, [r0]
   11b90:	mov	r2, #5
   11b94:	movw	r1, #8464	; 0x2110
   11b98:	movt	r1, #2
   11b9c:	mov	r0, #0
   11ba0:	bl	110f4 <dcgettext@plt>
   11ba4:	mov	r2, r0
   11ba8:	mov	r0, #0
   11bac:	mov	r1, r4
   11bb0:	mov	r4, r0
   11bb4:	bl	11178 <error@plt>
   11bb8:	b	11984 <__snprintf_chk@plt+0x5fc>
   11bbc:	bl	14ce0 <__snprintf_chk@plt+0x3958>
   11bc0:	mov	r3, #51712	; 0xca00
   11bc4:	movt	r3, #15258	; 0x3b9a
   11bc8:	add	r9, sp, #56	; 0x38
   11bcc:	sdiv	r2, r0, r3
   11bd0:	mls	r3, r3, r2, r0
   11bd4:	strd	r2, [sp, #56]	; 0x38
   11bd8:	b	11a44 <__snprintf_chk@plt+0x6bc>
   11bdc:	mov	r0, r8
   11be0:	bl	1e304 <__snprintf_chk@plt+0xcf7c>
   11be4:	str	r0, [sp, #40]	; 0x28
   11be8:	b	11744 <__snprintf_chk@plt+0x3bc>
   11bec:	bl	11250 <__errno_location@plt>
   11bf0:	mov	r2, r5
   11bf4:	ldr	r4, [r0]
   11bf8:	ldr	r0, [sp, #20]
   11bfc:	b	119f8 <__snprintf_chk@plt+0x670>
   11c00:	bl	11250 <__errno_location@plt>
   11c04:	mov	r1, #3
   11c08:	ldr	r4, [r0]
   11c0c:	mov	r0, #0
   11c10:	ldr	r2, [sp, #20]
   11c14:	b	119fc <__snprintf_chk@plt+0x674>
   11c18:	andeq	r0, r2, r4, ror fp
   11c1c:	andeq	r0, r2, r0, asr #18
   11c20:	andeq	r0, r2, r8, lsr r9
   11c24:	andeq	r0, r2, r4, asr #19
   11c28:	mov	fp, #0
   11c2c:	mov	lr, #0
   11c30:	pop	{r1}		; (ldr r1, [sp], #4)
   11c34:	mov	r2, sp
   11c38:	push	{r2}		; (str r2, [sp, #-4]!)
   11c3c:	push	{r0}		; (str r0, [sp, #-4]!)
   11c40:	ldr	ip, [pc, #16]	; 11c58 <__snprintf_chk@plt+0x8d0>
   11c44:	push	{ip}		; (str ip, [sp, #-4]!)
   11c48:	ldr	r0, [pc, #12]	; 11c5c <__snprintf_chk@plt+0x8d4>
   11c4c:	ldr	r3, [pc, #12]	; 11c60 <__snprintf_chk@plt+0x8d8>
   11c50:	bl	111a8 <__libc_start_main@plt>
   11c54:	bl	1137c <abort@plt>
   11c58:			; <UNDEFINED> instruction: 0x000208bc
   11c5c:	muleq	r1, r8, r3
   11c60:	andeq	r0, r2, ip, asr r8
   11c64:	ldr	r3, [pc, #20]	; 11c80 <__snprintf_chk@plt+0x8f8>
   11c68:	ldr	r2, [pc, #20]	; 11c84 <__snprintf_chk@plt+0x8fc>
   11c6c:	add	r3, pc, r3
   11c70:	ldr	r2, [r3, r2]
   11c74:	cmp	r2, #0
   11c78:	bxeq	lr
   11c7c:	b	111fc <__gmon_start__@plt>
   11c80:	andeq	r3, r2, ip, lsl #7
   11c84:	andeq	r0, r0, ip, lsr #2
   11c88:	ldr	r0, [pc, #24]	; 11ca8 <__snprintf_chk@plt+0x920>
   11c8c:	ldr	r3, [pc, #24]	; 11cac <__snprintf_chk@plt+0x924>
   11c90:	cmp	r3, r0
   11c94:	bxeq	lr
   11c98:	ldr	r3, [pc, #16]	; 11cb0 <__snprintf_chk@plt+0x928>
   11c9c:	cmp	r3, #0
   11ca0:	bxeq	lr
   11ca4:	bx	r3
   11ca8:	andeq	r5, r3, r4, lsl #3
   11cac:	andeq	r5, r3, r4, lsl #3
   11cb0:	andeq	r0, r0, r0
   11cb4:	ldr	r0, [pc, #36]	; 11ce0 <__snprintf_chk@plt+0x958>
   11cb8:	ldr	r1, [pc, #36]	; 11ce4 <__snprintf_chk@plt+0x95c>
   11cbc:	sub	r1, r1, r0
   11cc0:	asr	r1, r1, #2
   11cc4:	add	r1, r1, r1, lsr #31
   11cc8:	asrs	r1, r1, #1
   11ccc:	bxeq	lr
   11cd0:	ldr	r3, [pc, #16]	; 11ce8 <__snprintf_chk@plt+0x960>
   11cd4:	cmp	r3, #0
   11cd8:	bxeq	lr
   11cdc:	bx	r3
   11ce0:	andeq	r5, r3, r4, lsl #3
   11ce4:	andeq	r5, r3, r4, lsl #3
   11ce8:	andeq	r0, r0, r0
   11cec:	push	{r4, lr}
   11cf0:	ldr	r4, [pc, #24]	; 11d10 <__snprintf_chk@plt+0x988>
   11cf4:	ldrb	r3, [r4]
   11cf8:	cmp	r3, #0
   11cfc:	popne	{r4, pc}
   11d00:	bl	11c88 <__snprintf_chk@plt+0x900>
   11d04:	mov	r3, #1
   11d08:	strb	r3, [r4]
   11d0c:	pop	{r4, pc}
   11d10:	andeq	r5, r3, ip, lsr #3
   11d14:	b	11cb4 <__snprintf_chk@plt+0x92c>
   11d18:	movw	ip, #20912	; 0x51b0
   11d1c:	movt	ip, #3
   11d20:	strd	r4, [sp, #-20]!	; 0xffffffec
   11d24:	ldr	ip, [ip]
   11d28:	mov	r5, r0
   11d2c:	strd	r6, [sp, #8]
   11d30:	mov	r6, r3
   11d34:	str	lr, [sp, #16]
   11d38:	sub	sp, sp, #92	; 0x5c
   11d3c:	add	r4, sp, #8
   11d40:	tst	ip, #1
   11d44:	stm	r4, {r1, r2}
   11d48:	bne	11dd4 <__snprintf_chk@plt+0xa4c>
   11d4c:	mov	r1, r4
   11d50:	add	r2, sp, #44	; 0x2c
   11d54:	mov	r0, r6
   11d58:	bl	1d744 <__snprintf_chk@plt+0xc3bc>
   11d5c:	subs	r4, r0, #0
   11d60:	beq	11e0c <__snprintf_chk@plt+0xa84>
   11d64:	movw	r3, #2276	; 0x8e4
   11d68:	movt	r3, #2
   11d6c:	cmp	r5, r3
   11d70:	beq	11e50 <__snprintf_chk@plt+0xac8>
   11d74:	ldr	ip, [sp, #12]
   11d78:	movw	r4, #20900	; 0x51a4
   11d7c:	movt	r4, #3
   11d80:	mov	r3, r6
   11d84:	add	r2, sp, #44	; 0x2c
   11d88:	mov	r1, r5
   11d8c:	ldr	r0, [r4]
   11d90:	str	ip, [sp]
   11d94:	bl	14b20 <__snprintf_chk@plt+0x3798>
   11d98:	ldr	r3, [r4]
   11d9c:	ldr	r2, [r3, #20]
   11da0:	ldr	r1, [r3, #24]
   11da4:	cmp	r2, r1
   11da8:	bcs	11e98 <__snprintf_chk@plt+0xb10>
   11dac:	add	ip, r2, #1
   11db0:	mov	r1, #10
   11db4:	mov	r0, #1
   11db8:	str	ip, [r3, #20]
   11dbc:	strb	r1, [r2]
   11dc0:	add	sp, sp, #92	; 0x5c
   11dc4:	ldrd	r4, [sp]
   11dc8:	ldrd	r6, [sp, #8]
   11dcc:	add	sp, sp, #16
   11dd0:	pop	{pc}		; (ldr pc, [sp], #4)
   11dd4:	mov	r2, #5
   11dd8:	movw	r1, #2948	; 0xb84
   11ddc:	movt	r1, #2
   11de0:	mov	r0, #0
   11de4:	bl	110f4 <dcgettext@plt>
   11de8:	mov	r7, r0
   11dec:	mov	r0, r5
   11df0:	bl	1d35c <__snprintf_chk@plt+0xbfd4>
   11df4:	mov	r1, #0
   11df8:	mov	r3, r0
   11dfc:	mov	r2, r7
   11e00:	mov	r0, r1
   11e04:	bl	11178 <error@plt>
   11e08:	b	11d4c <__snprintf_chk@plt+0x9c4>
   11e0c:	mov	r2, #5
   11e10:	movw	r1, #2972	; 0xb9c
   11e14:	movt	r1, #2
   11e18:	bl	110f4 <dcgettext@plt>
   11e1c:	mov	r5, r0
   11e20:	ldr	r0, [sp, #8]
   11e24:	add	r2, sp, #20
   11e28:	asr	r1, r0, #31
   11e2c:	bl	14d9c <__snprintf_chk@plt+0x3a14>
   11e30:	bl	1d35c <__snprintf_chk@plt+0xbfd4>
   11e34:	mov	r3, r0
   11e38:	mov	r2, r5
   11e3c:	mov	r0, r4
   11e40:	mov	r1, r4
   11e44:	bl	11178 <error@plt>
   11e48:	mov	r0, r4
   11e4c:	b	11dc0 <__snprintf_chk@plt+0xa38>
   11e50:	movw	r1, #2968	; 0xb98
   11e54:	movt	r1, #2
   11e58:	mov	r0, #2
   11e5c:	movw	r4, #20900	; 0x51a4
   11e60:	movt	r4, #3
   11e64:	bl	112ec <setlocale@plt>
   11e68:	ldr	ip, [sp, #12]
   11e6c:	mov	r1, r5
   11e70:	mov	r3, r6
   11e74:	add	r2, sp, #44	; 0x2c
   11e78:	ldr	r0, [r4]
   11e7c:	str	ip, [sp]
   11e80:	bl	14b20 <__snprintf_chk@plt+0x3798>
   11e84:	movw	r1, #14840	; 0x39f8
   11e88:	movt	r1, #2
   11e8c:	mov	r0, #2
   11e90:	bl	112ec <setlocale@plt>
   11e94:	b	11d98 <__snprintf_chk@plt+0xa10>
   11e98:	mov	r0, r3
   11e9c:	mov	r1, #10
   11ea0:	bl	112e0 <__overflow@plt>
   11ea4:	mov	r0, #1
   11ea8:	b	11dc0 <__snprintf_chk@plt+0xa38>
   11eac:	subs	r4, r0, #0
   11eb0:	str	r7, [sp, #-8]!
   11eb4:	str	lr, [sp, #4]
   11eb8:	sub	sp, sp, #56	; 0x38
   11ebc:	beq	11f04 <__snprintf_chk@plt+0xb7c>
   11ec0:	movw	r3, #20888	; 0x5198
   11ec4:	movt	r3, #3
   11ec8:	ldr	r5, [r3]
   11ecc:	mov	r2, #5
   11ed0:	movw	r1, #3004	; 0xbbc
   11ed4:	movt	r1, #2
   11ed8:	mov	r0, #0
   11edc:	bl	110f4 <dcgettext@plt>
   11ee0:	movw	r3, #20924	; 0x51bc
   11ee4:	movt	r3, #3
   11ee8:	mov	r2, r0
   11eec:	mov	r1, #1
   11ef0:	ldr	r3, [r3]
   11ef4:	mov	r0, r5
   11ef8:	bl	112bc <__fprintf_chk@plt>
   11efc:	mov	r0, r4
   11f00:	bl	11220 <exit@plt>
   11f04:	mov	r2, #5
   11f08:	movw	r1, #3044	; 0xbe4
   11f0c:	movt	r1, #2
   11f10:	movw	r5, #20900	; 0x51a4
   11f14:	movt	r5, #3
   11f18:	bl	110f4 <dcgettext@plt>
   11f1c:	movw	r3, #20924	; 0x51bc
   11f20:	movt	r3, #3
   11f24:	ldr	r3, [r3]
   11f28:	mov	r1, r0
   11f2c:	mov	r0, #1
   11f30:	mov	r2, r3
   11f34:	bl	112a4 <__printf_chk@plt>
   11f38:	mov	r2, #5
   11f3c:	movw	r1, #3136	; 0xc40
   11f40:	movt	r1, #2
   11f44:	mov	r0, r4
   11f48:	bl	110f4 <dcgettext@plt>
   11f4c:	ldr	r1, [r5]
   11f50:	bl	11040 <fputs_unlocked@plt>
   11f54:	mov	r2, #5
   11f58:	movw	r1, #3208	; 0xc88
   11f5c:	movt	r1, #2
   11f60:	mov	r0, r4
   11f64:	bl	110f4 <dcgettext@plt>
   11f68:	ldr	r1, [r5]
   11f6c:	bl	11040 <fputs_unlocked@plt>
   11f70:	mov	r2, #5
   11f74:	movw	r1, #3284	; 0xcd4
   11f78:	movt	r1, #2
   11f7c:	mov	r0, r4
   11f80:	bl	110f4 <dcgettext@plt>
   11f84:	ldr	r1, [r5]
   11f88:	bl	11040 <fputs_unlocked@plt>
   11f8c:	mov	r2, #5
   11f90:	movw	r1, #3360	; 0xd20
   11f94:	movt	r1, #2
   11f98:	mov	r0, r4
   11f9c:	bl	110f4 <dcgettext@plt>
   11fa0:	ldr	r1, [r5]
   11fa4:	bl	11040 <fputs_unlocked@plt>
   11fa8:	mov	r2, #5
   11fac:	movw	r1, #3492	; 0xda4
   11fb0:	movt	r1, #2
   11fb4:	mov	r0, r4
   11fb8:	bl	110f4 <dcgettext@plt>
   11fbc:	ldr	r1, [r5]
   11fc0:	bl	11040 <fputs_unlocked@plt>
   11fc4:	mov	r2, #5
   11fc8:	movw	r1, #3568	; 0xdf0
   11fcc:	movt	r1, #2
   11fd0:	mov	r0, r4
   11fd4:	bl	110f4 <dcgettext@plt>
   11fd8:	ldr	r1, [r5]
   11fdc:	bl	11040 <fputs_unlocked@plt>
   11fe0:	mov	r2, #5
   11fe4:	movw	r1, #3920	; 0xf50
   11fe8:	movt	r1, #2
   11fec:	mov	r0, r4
   11ff0:	bl	110f4 <dcgettext@plt>
   11ff4:	ldr	r1, [r5]
   11ff8:	bl	11040 <fputs_unlocked@plt>
   11ffc:	mov	r2, #5
   12000:	movw	r1, #4048	; 0xfd0
   12004:	movt	r1, #2
   12008:	mov	r0, r4
   1200c:	bl	110f4 <dcgettext@plt>
   12010:	ldr	r1, [r5]
   12014:	bl	11040 <fputs_unlocked@plt>
   12018:	mov	r2, #5
   1201c:	movw	r1, #4192	; 0x1060
   12020:	movt	r1, #2
   12024:	mov	r0, r4
   12028:	bl	110f4 <dcgettext@plt>
   1202c:	ldr	r1, [r5]
   12030:	bl	11040 <fputs_unlocked@plt>
   12034:	mov	r2, #5
   12038:	movw	r1, #4464	; 0x1170
   1203c:	movt	r1, #2
   12040:	mov	r0, r4
   12044:	bl	110f4 <dcgettext@plt>
   12048:	ldr	r1, [r5]
   1204c:	bl	11040 <fputs_unlocked@plt>
   12050:	mov	r2, #5
   12054:	movw	r1, #4540	; 0x11bc
   12058:	movt	r1, #2
   1205c:	mov	r0, r4
   12060:	bl	110f4 <dcgettext@plt>
   12064:	ldr	r1, [r5]
   12068:	bl	11040 <fputs_unlocked@plt>
   1206c:	mov	r2, #5
   12070:	movw	r1, #4676	; 0x1244
   12074:	movt	r1, #2
   12078:	mov	r0, r4
   1207c:	bl	110f4 <dcgettext@plt>
   12080:	ldr	r1, [r5]
   12084:	bl	11040 <fputs_unlocked@plt>
   12088:	mov	r2, #5
   1208c:	movw	r1, #4724	; 0x1274
   12090:	movt	r1, #2
   12094:	mov	r0, r4
   12098:	bl	110f4 <dcgettext@plt>
   1209c:	ldr	r1, [r5]
   120a0:	bl	11040 <fputs_unlocked@plt>
   120a4:	mov	r2, #5
   120a8:	movw	r1, #4780	; 0x12ac
   120ac:	movt	r1, #2
   120b0:	mov	r0, r4
   120b4:	bl	110f4 <dcgettext@plt>
   120b8:	ldr	r1, [r5]
   120bc:	bl	11040 <fputs_unlocked@plt>
   120c0:	mov	r2, #5
   120c4:	movw	r1, #4912	; 0x1330
   120c8:	movt	r1, #2
   120cc:	mov	r0, r4
   120d0:	bl	110f4 <dcgettext@plt>
   120d4:	ldr	r1, [r5]
   120d8:	bl	11040 <fputs_unlocked@plt>
   120dc:	mov	r2, #5
   120e0:	movw	r1, #5124	; 0x1404
   120e4:	movt	r1, #2
   120e8:	mov	r0, r4
   120ec:	bl	110f4 <dcgettext@plt>
   120f0:	ldr	r1, [r5]
   120f4:	bl	11040 <fputs_unlocked@plt>
   120f8:	mov	r2, #5
   120fc:	movw	r1, #5300	; 0x14b4
   12100:	movt	r1, #2
   12104:	mov	r0, r4
   12108:	bl	110f4 <dcgettext@plt>
   1210c:	ldr	r1, [r5]
   12110:	bl	11040 <fputs_unlocked@plt>
   12114:	mov	r2, #5
   12118:	movw	r1, #5464	; 0x1558
   1211c:	movt	r1, #2
   12120:	mov	r0, r4
   12124:	bl	110f4 <dcgettext@plt>
   12128:	ldr	r1, [r5]
   1212c:	bl	11040 <fputs_unlocked@plt>
   12130:	mov	r2, #5
   12134:	movw	r1, #5556	; 0x15b4
   12138:	movt	r1, #2
   1213c:	mov	r0, r4
   12140:	bl	110f4 <dcgettext@plt>
   12144:	ldr	r1, [r5]
   12148:	bl	11040 <fputs_unlocked@plt>
   1214c:	mov	r2, #5
   12150:	movw	r1, #5700	; 0x1644
   12154:	movt	r1, #2
   12158:	mov	r0, r4
   1215c:	bl	110f4 <dcgettext@plt>
   12160:	ldr	r1, [r5]
   12164:	bl	11040 <fputs_unlocked@plt>
   12168:	mov	r2, #5
   1216c:	movw	r1, #6044	; 0x179c
   12170:	movt	r1, #2
   12174:	mov	r0, r4
   12178:	bl	110f4 <dcgettext@plt>
   1217c:	ldr	r1, [r5]
   12180:	bl	11040 <fputs_unlocked@plt>
   12184:	mov	r2, #5
   12188:	movw	r1, #6152	; 0x1808
   1218c:	movt	r1, #2
   12190:	mov	r0, r4
   12194:	bl	110f4 <dcgettext@plt>
   12198:	ldr	r1, [r5]
   1219c:	bl	11040 <fputs_unlocked@plt>
   121a0:	mov	r2, #5
   121a4:	movw	r1, #6400	; 0x1900
   121a8:	movt	r1, #2
   121ac:	mov	r0, r4
   121b0:	bl	110f4 <dcgettext@plt>
   121b4:	ldr	r1, [r5]
   121b8:	bl	11040 <fputs_unlocked@plt>
   121bc:	mov	r2, #5
   121c0:	movw	r1, #6560	; 0x19a0
   121c4:	movt	r1, #2
   121c8:	mov	r0, r4
   121cc:	bl	110f4 <dcgettext@plt>
   121d0:	ldr	r1, [r5]
   121d4:	bl	11040 <fputs_unlocked@plt>
   121d8:	mov	r2, #5
   121dc:	movw	r1, #6888	; 0x1ae8
   121e0:	movt	r1, #2
   121e4:	mov	r0, r4
   121e8:	bl	110f4 <dcgettext@plt>
   121ec:	ldr	r1, [r5]
   121f0:	bl	11040 <fputs_unlocked@plt>
   121f4:	mov	r2, #5
   121f8:	movw	r1, #7168	; 0x1c00
   121fc:	movt	r1, #2
   12200:	mov	r0, r4
   12204:	bl	110f4 <dcgettext@plt>
   12208:	ldr	r1, [r5]
   1220c:	bl	11040 <fputs_unlocked@plt>
   12210:	mov	r2, #5
   12214:	movw	r1, #7408	; 0x1cf0
   12218:	movt	r1, #2
   1221c:	mov	r0, r4
   12220:	bl	110f4 <dcgettext@plt>
   12224:	ldr	r1, [r5]
   12228:	bl	11040 <fputs_unlocked@plt>
   1222c:	movw	r0, #2276	; 0x8e4
   12230:	movt	r0, #2
   12234:	ldr	ip, [r0, #28]
   12238:	ldrd	r2, [r0, #36]	; 0x24
   1223c:	ldr	r6, [r0, #32]
   12240:	subs	r1, ip, #0
   12244:	str	ip, [sp]
   12248:	ldrd	r8, [r0, #44]	; 0x2c
   1224c:	strd	r2, [sp, #8]
   12250:	ldrd	r2, [r0, #52]	; 0x34
   12254:	str	r6, [sp, #4]
   12258:	ldrd	r6, [r0, #60]	; 0x3c
   1225c:	strd	r8, [sp, #16]
   12260:	ldrd	r8, [r0, #68]	; 0x44
   12264:	strd	r2, [sp, #24]
   12268:	ldrd	r2, [r0, #76]	; 0x4c
   1226c:	strd	r6, [sp, #32]
   12270:	movwne	r7, #2996	; 0xbb4
   12274:	mov	r6, sp
   12278:	movtne	r7, #2
   1227c:	strd	r8, [sp, #40]	; 0x28
   12280:	strd	r2, [sp, #48]	; 0x30
   12284:	bne	1237c <__snprintf_chk@plt+0xff4>
   12288:	ldr	r6, [r6, #4]
   1228c:	movw	r1, #7744	; 0x1e40
   12290:	movt	r1, #2
   12294:	mov	r2, #5
   12298:	cmp	r6, #0
   1229c:	beq	12390 <__snprintf_chk@plt+0x1008>
   122a0:	mov	r0, #0
   122a4:	bl	110f4 <dcgettext@plt>
   122a8:	mov	r1, r0
   122ac:	movw	r3, #7768	; 0x1e58
   122b0:	movt	r3, #2
   122b4:	movw	r2, #7808	; 0x1e80
   122b8:	movt	r2, #2
   122bc:	mov	r0, #1
   122c0:	bl	112a4 <__printf_chk@plt>
   122c4:	mov	r1, #0
   122c8:	mov	r0, #5
   122cc:	bl	112ec <setlocale@plt>
   122d0:	cmp	r0, #0
   122d4:	movweq	r7, #2996	; 0xbb4
   122d8:	movteq	r7, #2
   122dc:	beq	12300 <__snprintf_chk@plt+0xf78>
   122e0:	movw	r1, #7824	; 0x1e90
   122e4:	movt	r1, #2
   122e8:	mov	r2, #3
   122ec:	movw	r7, #2996	; 0xbb4
   122f0:	movt	r7, #2
   122f4:	bl	11370 <strncmp@plt>
   122f8:	cmp	r0, #0
   122fc:	bne	12448 <__snprintf_chk@plt+0x10c0>
   12300:	mov	r2, #5
   12304:	movw	r1, #7900	; 0x1edc
   12308:	movt	r1, #2
   1230c:	mov	r0, #0
   12310:	bl	110f4 <dcgettext@plt>
   12314:	mov	r1, r0
   12318:	movw	r3, #2996	; 0xbb4
   1231c:	movt	r3, #2
   12320:	movw	r2, #7768	; 0x1e58
   12324:	movt	r2, #2
   12328:	mov	r0, #1
   1232c:	bl	112a4 <__printf_chk@plt>
   12330:	mov	r2, #5
   12334:	movw	r1, #7928	; 0x1ef8
   12338:	movt	r1, #2
   1233c:	mov	r0, #0
   12340:	bl	110f4 <dcgettext@plt>
   12344:	movw	r2, #8488	; 0x2128
   12348:	movt	r2, #2
   1234c:	cmp	r6, r7
   12350:	movw	r3, #14840	; 0x39f8
   12354:	movt	r3, #2
   12358:	mov	r1, r0
   1235c:	moveq	r3, r2
   12360:	mov	r2, r6
   12364:	mov	r0, #1
   12368:	bl	112a4 <__printf_chk@plt>
   1236c:	b	11efc <__snprintf_chk@plt+0xb74>
   12370:	ldr	r1, [r6, #8]!
   12374:	cmp	r1, #0
   12378:	beq	12288 <__snprintf_chk@plt+0xf00>
   1237c:	mov	r0, r7
   12380:	bl	11070 <strcmp@plt>
   12384:	cmp	r0, #0
   12388:	bne	12370 <__snprintf_chk@plt+0xfe8>
   1238c:	b	12288 <__snprintf_chk@plt+0xf00>
   12390:	mov	r0, r6
   12394:	bl	110f4 <dcgettext@plt>
   12398:	mov	r1, r0
   1239c:	movw	r3, #7768	; 0x1e58
   123a0:	movt	r3, #2
   123a4:	movw	r2, #7808	; 0x1e80
   123a8:	movt	r2, #2
   123ac:	mov	r0, #1
   123b0:	bl	112a4 <__printf_chk@plt>
   123b4:	mov	r1, r6
   123b8:	mov	r0, #5
   123bc:	bl	112ec <setlocale@plt>
   123c0:	cmp	r0, #0
   123c4:	beq	123e0 <__snprintf_chk@plt+0x1058>
   123c8:	movw	r1, #7824	; 0x1e90
   123cc:	movt	r1, #2
   123d0:	mov	r2, #3
   123d4:	bl	11370 <strncmp@plt>
   123d8:	cmp	r0, #0
   123dc:	bne	1243c <__snprintf_chk@plt+0x10b4>
   123e0:	mov	r2, #5
   123e4:	movw	r1, #7900	; 0x1edc
   123e8:	movt	r1, #2
   123ec:	mov	r0, #0
   123f0:	bl	110f4 <dcgettext@plt>
   123f4:	mov	r1, r0
   123f8:	movw	r3, #2996	; 0xbb4
   123fc:	movt	r3, #2
   12400:	movw	r2, #7768	; 0x1e58
   12404:	movt	r2, #2
   12408:	mov	r0, #1
   1240c:	bl	112a4 <__printf_chk@plt>
   12410:	movw	r1, #7928	; 0x1ef8
   12414:	movt	r1, #2
   12418:	mov	r2, #5
   1241c:	mov	r0, #0
   12420:	bl	110f4 <dcgettext@plt>
   12424:	movw	r6, #2996	; 0xbb4
   12428:	movt	r6, #2
   1242c:	movw	r3, #8488	; 0x2128
   12430:	movt	r3, #2
   12434:	mov	r1, r0
   12438:	b	12360 <__snprintf_chk@plt+0xfd8>
   1243c:	movw	r7, #2996	; 0xbb4
   12440:	movt	r7, #2
   12444:	mov	r6, r7
   12448:	mov	r2, #5
   1244c:	movw	r1, #7828	; 0x1e94
   12450:	movt	r1, #2
   12454:	mov	r0, #0
   12458:	bl	110f4 <dcgettext@plt>
   1245c:	ldr	r1, [r5]
   12460:	bl	11040 <fputs_unlocked@plt>
   12464:	b	12300 <__snprintf_chk@plt+0xf78>
   12468:	mov	r0, #1
   1246c:	b	11eac <__snprintf_chk@plt+0xb24>
   12470:	strd	r4, [sp, #-36]!	; 0xffffffdc
   12474:	mov	r5, r1
   12478:	mov	r4, r2
   1247c:	strd	r6, [sp, #8]
   12480:	mov	r7, r3
   12484:	strd	r8, [sp, #16]
   12488:	strd	sl, [sp, #24]
   1248c:	mov	sl, r0
   12490:	str	lr, [sp, #32]
   12494:	sub	sp, sp, #12
   12498:	str	r2, [sp]
   1249c:	bl	1122c <strlen@plt>
   124a0:	ldr	fp, [r5]
   124a4:	cmp	fp, #0
   124a8:	beq	12578 <__snprintf_chk@plt+0x11f0>
   124ac:	mov	r6, #0
   124b0:	mov	r8, r0
   124b4:	mvn	r9, #0
   124b8:	str	r6, [sp, #4]
   124bc:	b	124e8 <__snprintf_chk@plt+0x1160>
   124c0:	bl	110dc <memcmp@plt>
   124c4:	ldr	r3, [sp, #4]
   124c8:	cmp	r0, #0
   124cc:	movne	r3, #1
   124d0:	str	r3, [sp, #4]
   124d4:	ldr	fp, [r5, #4]!
   124d8:	add	r6, r6, #1
   124dc:	add	r4, r4, r7
   124e0:	cmp	fp, #0
   124e4:	beq	12544 <__snprintf_chk@plt+0x11bc>
   124e8:	mov	r2, r8
   124ec:	mov	r1, sl
   124f0:	mov	r0, fp
   124f4:	bl	11370 <strncmp@plt>
   124f8:	cmp	r0, #0
   124fc:	mov	r0, fp
   12500:	bne	124d4 <__snprintf_chk@plt+0x114c>
   12504:	bl	1122c <strlen@plt>
   12508:	ldr	r3, [sp]
   1250c:	cmp	r0, r8
   12510:	mov	r2, r7
   12514:	mov	r1, r4
   12518:	mla	r0, r7, r9, r3
   1251c:	beq	12570 <__snprintf_chk@plt+0x11e8>
   12520:	cmn	r9, #1
   12524:	moveq	r9, r6
   12528:	beq	124d4 <__snprintf_chk@plt+0x114c>
   1252c:	ldr	r3, [sp]
   12530:	cmp	r3, #0
   12534:	bne	124c0 <__snprintf_chk@plt+0x1138>
   12538:	mov	r3, #1
   1253c:	str	r3, [sp, #4]
   12540:	b	124d4 <__snprintf_chk@plt+0x114c>
   12544:	ldr	r3, [sp, #4]
   12548:	cmp	r3, #0
   1254c:	mvnne	r9, #1
   12550:	mov	r0, r9
   12554:	add	sp, sp, #12
   12558:	ldrd	r4, [sp]
   1255c:	ldrd	r6, [sp, #8]
   12560:	ldrd	r8, [sp, #16]
   12564:	ldrd	sl, [sp, #24]
   12568:	add	sp, sp, #32
   1256c:	pop	{pc}		; (ldr pc, [sp], #4)
   12570:	mov	r9, r6
   12574:	b	12550 <__snprintf_chk@plt+0x11c8>
   12578:	mvn	r9, #0
   1257c:	b	12550 <__snprintf_chk@plt+0x11c8>
   12580:	strd	r4, [sp, #-16]!
   12584:	str	r6, [sp, #8]
   12588:	mov	r6, r0
   1258c:	ldr	r0, [r1]
   12590:	str	lr, [sp, #12]
   12594:	cmp	r0, #0
   12598:	beq	125dc <__snprintf_chk@plt+0x1254>
   1259c:	mov	r4, r1
   125a0:	mov	r5, #0
   125a4:	b	125b8 <__snprintf_chk@plt+0x1230>
   125a8:	ldr	r0, [r4, #4]!
   125ac:	add	r5, r5, #1
   125b0:	cmp	r0, #0
   125b4:	beq	125dc <__snprintf_chk@plt+0x1254>
   125b8:	mov	r1, r6
   125bc:	bl	11070 <strcmp@plt>
   125c0:	cmp	r0, #0
   125c4:	bne	125a8 <__snprintf_chk@plt+0x1220>
   125c8:	mov	r0, r5
   125cc:	ldrd	r4, [sp]
   125d0:	ldr	r6, [sp, #8]
   125d4:	add	sp, sp, #12
   125d8:	pop	{pc}		; (ldr pc, [sp], #4)
   125dc:	ldrd	r4, [sp]
   125e0:	mvn	r0, #0
   125e4:	ldr	r6, [sp, #8]
   125e8:	add	sp, sp, #12
   125ec:	pop	{pc}		; (ldr pc, [sp], #4)
   125f0:	cmn	r2, #1
   125f4:	strd	r4, [sp, #-16]!
   125f8:	mov	r5, r1
   125fc:	movweq	r1, #8760	; 0x2238
   12600:	movwne	r1, #8788	; 0x2254
   12604:	str	r6, [sp, #8]
   12608:	movteq	r1, #2
   1260c:	movtne	r1, #2
   12610:	str	lr, [sp, #12]
   12614:	mov	r6, r0
   12618:	sub	sp, sp, #8
   1261c:	mov	r2, #5
   12620:	mov	r0, #0
   12624:	bl	110f4 <dcgettext@plt>
   12628:	mov	r4, r0
   1262c:	mov	r2, r5
   12630:	mov	r1, #8
   12634:	mov	r0, #0
   12638:	bl	1d01c <__snprintf_chk@plt+0xbc94>
   1263c:	mov	r5, r0
   12640:	mov	r1, r6
   12644:	mov	r0, #1
   12648:	bl	1d34c <__snprintf_chk@plt+0xbfc4>
   1264c:	mov	r1, #0
   12650:	mov	r3, r5
   12654:	str	r0, [sp]
   12658:	mov	r2, r4
   1265c:	mov	r0, r1
   12660:	bl	11178 <error@plt>
   12664:	add	sp, sp, #8
   12668:	ldrd	r4, [sp]
   1266c:	ldr	r6, [sp, #8]
   12670:	add	sp, sp, #12
   12674:	pop	{pc}		; (ldr pc, [sp], #4)
   12678:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1267c:	mov	r4, r1
   12680:	movw	r1, #8820	; 0x2274
   12684:	movt	r1, #2
   12688:	strd	r6, [sp, #8]
   1268c:	mov	r6, r0
   12690:	mov	r7, r2
   12694:	mov	r0, #0
   12698:	strd	r8, [sp, #16]
   1269c:	mov	r2, #5
   126a0:	strd	sl, [sp, #24]
   126a4:	movw	sl, #20888	; 0x5198
   126a8:	movt	sl, #3
   126ac:	str	lr, [sp, #32]
   126b0:	sub	sp, sp, #12
   126b4:	bl	110f4 <dcgettext@plt>
   126b8:	ldr	r1, [sl]
   126bc:	bl	11040 <fputs_unlocked@plt>
   126c0:	ldr	fp, [r6]
   126c4:	cmp	fp, #0
   126c8:	beq	12768 <__snprintf_chk@plt+0x13e0>
   126cc:	movw	r3, #8844	; 0x228c
   126d0:	movt	r3, #2
   126d4:	mov	r9, #0
   126d8:	str	r3, [sp]
   126dc:	movw	r3, #8852	; 0x2294
   126e0:	movt	r3, #2
   126e4:	mov	r5, r9
   126e8:	str	r3, [sp, #4]
   126ec:	b	12724 <__snprintf_chk@plt+0x139c>
   126f0:	mov	r0, fp
   126f4:	mov	r9, r4
   126f8:	bl	1d35c <__snprintf_chk@plt+0xbfd4>
   126fc:	mov	r3, r0
   12700:	mov	r1, #1
   12704:	ldr	r2, [sp]
   12708:	mov	r0, r8
   1270c:	bl	112bc <__fprintf_chk@plt>
   12710:	ldr	fp, [r6, #4]!
   12714:	add	r5, r5, #1
   12718:	add	r4, r4, r7
   1271c:	cmp	fp, #0
   12720:	beq	12768 <__snprintf_chk@plt+0x13e0>
   12724:	cmp	r5, #0
   12728:	mov	r1, r4
   1272c:	ldr	r8, [sl]
   12730:	mov	r2, r7
   12734:	mov	r0, r9
   12738:	beq	126f0 <__snprintf_chk@plt+0x1368>
   1273c:	bl	110dc <memcmp@plt>
   12740:	cmp	r0, #0
   12744:	bne	126f0 <__snprintf_chk@plt+0x1368>
   12748:	mov	r0, fp
   1274c:	bl	1d35c <__snprintf_chk@plt+0xbfd4>
   12750:	mov	r3, r0
   12754:	mov	r1, #1
   12758:	ldr	r2, [sp, #4]
   1275c:	mov	r0, r8
   12760:	bl	112bc <__fprintf_chk@plt>
   12764:	b	12710 <__snprintf_chk@plt+0x1388>
   12768:	ldr	r0, [sl]
   1276c:	ldr	r3, [r0, #20]
   12770:	ldr	r2, [r0, #24]
   12774:	cmp	r3, r2
   12778:	bcs	127a8 <__snprintf_chk@plt+0x1420>
   1277c:	add	r1, r3, #1
   12780:	mov	r2, #10
   12784:	str	r1, [r0, #20]
   12788:	strb	r2, [r3]
   1278c:	add	sp, sp, #12
   12790:	ldrd	r4, [sp]
   12794:	ldrd	r6, [sp, #8]
   12798:	ldrd	r8, [sp, #16]
   1279c:	ldrd	sl, [sp, #24]
   127a0:	add	sp, sp, #32
   127a4:	pop	{pc}		; (ldr pc, [sp], #4)
   127a8:	mov	r1, #10
   127ac:	add	sp, sp, #12
   127b0:	ldrd	r4, [sp]
   127b4:	ldrd	r6, [sp, #8]
   127b8:	ldrd	r8, [sp, #16]
   127bc:	ldrd	sl, [sp, #24]
   127c0:	ldr	lr, [sp, #32]
   127c4:	add	sp, sp, #36	; 0x24
   127c8:	b	112e0 <__overflow@plt>
   127cc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   127d0:	mov	r5, r1
   127d4:	mov	r4, r2
   127d8:	ldrb	ip, [sp, #32]
   127dc:	strd	r6, [sp, #8]
   127e0:	mov	r7, r0
   127e4:	mov	r6, r3
   127e8:	str	r8, [sp, #16]
   127ec:	str	lr, [sp, #20]
   127f0:	cmp	ip, #0
   127f4:	beq	12828 <__snprintf_chk@plt+0x14a0>
   127f8:	mov	r2, r3
   127fc:	mov	r1, r4
   12800:	ldr	r3, [sp, #24]
   12804:	mov	r0, r5
   12808:	bl	12470 <__snprintf_chk@plt+0x10e8>
   1280c:	cmp	r0, #0
   12810:	blt	12838 <__snprintf_chk@plt+0x14b0>
   12814:	ldrd	r4, [sp]
   12818:	ldrd	r6, [sp, #8]
   1281c:	ldr	r8, [sp, #16]
   12820:	add	sp, sp, #20
   12824:	pop	{pc}		; (ldr pc, [sp], #4)
   12828:	mov	r1, r2
   1282c:	mov	r0, r5
   12830:	bl	12580 <__snprintf_chk@plt+0x11f8>
   12834:	b	1280c <__snprintf_chk@plt+0x1484>
   12838:	mov	r2, r0
   1283c:	mov	r1, r5
   12840:	mov	r0, r7
   12844:	bl	125f0 <__snprintf_chk@plt+0x1268>
   12848:	mov	r0, r4
   1284c:	mov	r1, r6
   12850:	ldr	r2, [sp, #24]
   12854:	bl	12678 <__snprintf_chk@plt+0x12f0>
   12858:	ldr	r3, [sp, #28]
   1285c:	blx	r3
   12860:	mvn	r0, #0
   12864:	b	12814 <__snprintf_chk@plt+0x148c>
   12868:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1286c:	strd	r6, [sp, #8]
   12870:	ldr	r7, [r1]
   12874:	str	r8, [sp, #16]
   12878:	str	lr, [sp, #20]
   1287c:	cmp	r7, #0
   12880:	beq	128c0 <__snprintf_chk@plt+0x1538>
   12884:	mov	r6, r3
   12888:	mov	r8, r0
   1288c:	mov	r4, r2
   12890:	mov	r5, r1
   12894:	b	128a4 <__snprintf_chk@plt+0x151c>
   12898:	ldr	r7, [r5, #4]!
   1289c:	cmp	r7, #0
   128a0:	beq	128c0 <__snprintf_chk@plt+0x1538>
   128a4:	mov	r1, r4
   128a8:	mov	r2, r6
   128ac:	mov	r0, r8
   128b0:	add	r4, r4, r6
   128b4:	bl	110dc <memcmp@plt>
   128b8:	cmp	r0, #0
   128bc:	bne	12898 <__snprintf_chk@plt+0x1510>
   128c0:	mov	r0, r7
   128c4:	ldrd	r4, [sp]
   128c8:	ldrd	r6, [sp, #8]
   128cc:	ldr	r8, [sp, #16]
   128d0:	add	sp, sp, #20
   128d4:	pop	{pc}		; (ldr pc, [sp], #4)
   128d8:	movw	r3, #20916	; 0x51b4
   128dc:	movt	r3, #3
   128e0:	str	r0, [r3]
   128e4:	bx	lr
   128e8:	movw	r3, #20916	; 0x51b4
   128ec:	movt	r3, #3
   128f0:	strb	r0, [r3, #4]
   128f4:	bx	lr
   128f8:	movw	r3, #20900	; 0x51a4
   128fc:	movt	r3, #3
   12900:	strd	r4, [sp, #-16]!
   12904:	ldr	r0, [r3]
   12908:	str	r6, [sp, #8]
   1290c:	str	lr, [sp, #12]
   12910:	sub	sp, sp, #8
   12914:	bl	1e478 <__snprintf_chk@plt+0xd0f0>
   12918:	cmp	r0, #0
   1291c:	beq	12948 <__snprintf_chk@plt+0x15c0>
   12920:	movw	r4, #20916	; 0x51b4
   12924:	movt	r4, #3
   12928:	ldrb	r6, [r4, #4]
   1292c:	bl	11250 <__errno_location@plt>
   12930:	mov	r5, r0
   12934:	cmp	r6, #0
   12938:	beq	12974 <__snprintf_chk@plt+0x15ec>
   1293c:	ldr	r3, [r0]
   12940:	cmp	r3, #32
   12944:	bne	12974 <__snprintf_chk@plt+0x15ec>
   12948:	movw	r3, #20888	; 0x5198
   1294c:	movt	r3, #3
   12950:	ldr	r0, [r3]
   12954:	bl	1e478 <__snprintf_chk@plt+0xd0f0>
   12958:	cmp	r0, #0
   1295c:	bne	129bc <__snprintf_chk@plt+0x1634>
   12960:	add	sp, sp, #8
   12964:	ldrd	r4, [sp]
   12968:	ldr	r6, [sp, #8]
   1296c:	add	sp, sp, #12
   12970:	pop	{pc}		; (ldr pc, [sp], #4)
   12974:	movw	r1, #8860	; 0x229c
   12978:	movt	r1, #2
   1297c:	mov	r2, #5
   12980:	mov	r0, #0
   12984:	bl	110f4 <dcgettext@plt>
   12988:	mov	r6, r0
   1298c:	ldr	r0, [r4]
   12990:	cmp	r0, #0
   12994:	beq	129cc <__snprintf_chk@plt+0x1644>
   12998:	ldr	r4, [r5]
   1299c:	bl	1d170 <__snprintf_chk@plt+0xbde8>
   129a0:	mov	r3, r0
   129a4:	movw	r2, #8872	; 0x22a8
   129a8:	movt	r2, #2
   129ac:	mov	r0, #0
   129b0:	str	r6, [sp]
   129b4:	mov	r1, r4
   129b8:	bl	11178 <error@plt>
   129bc:	movw	r3, #20800	; 0x5140
   129c0:	movt	r3, #3
   129c4:	ldr	r0, [r3]
   129c8:	bl	110ac <_exit@plt>
   129cc:	mov	r3, r6
   129d0:	movw	r2, #8876	; 0x22ac
   129d4:	movt	r2, #2
   129d8:	ldr	r1, [r5]
   129dc:	bl	11178 <error@plt>
   129e0:	b	129bc <__snprintf_chk@plt+0x1634>
   129e4:	strd	r4, [sp, #-12]!
   129e8:	mov	r4, r0
   129ec:	str	lr, [sp, #8]
   129f0:	sub	sp, sp, #12
   129f4:	bl	112b0 <fileno@plt>
   129f8:	cmp	r0, #0
   129fc:	mov	r0, r4
   12a00:	blt	12a84 <__snprintf_chk@plt+0x16fc>
   12a04:	bl	111cc <__freading@plt>
   12a08:	cmp	r0, #0
   12a0c:	bne	12a50 <__snprintf_chk@plt+0x16c8>
   12a10:	mov	r0, r4
   12a14:	bl	12a98 <__snprintf_chk@plt+0x1710>
   12a18:	cmp	r0, #0
   12a1c:	beq	12a80 <__snprintf_chk@plt+0x16f8>
   12a20:	bl	11250 <__errno_location@plt>
   12a24:	mov	r5, r0
   12a28:	mov	r0, r4
   12a2c:	ldr	r4, [r5]
   12a30:	bl	112c8 <fclose@plt>
   12a34:	cmp	r4, #0
   12a38:	mvnne	r0, #0
   12a3c:	strne	r4, [r5]
   12a40:	add	sp, sp, #12
   12a44:	ldrd	r4, [sp]
   12a48:	add	sp, sp, #8
   12a4c:	pop	{pc}		; (ldr pc, [sp], #4)
   12a50:	mov	r0, r4
   12a54:	bl	112b0 <fileno@plt>
   12a58:	mov	r1, #1
   12a5c:	mov	r2, #0
   12a60:	mov	r3, #0
   12a64:	str	r1, [sp]
   12a68:	bl	11148 <lseek64@plt>
   12a6c:	mvn	r3, #0
   12a70:	mvn	r2, #0
   12a74:	cmp	r1, r3
   12a78:	cmpeq	r0, r2
   12a7c:	bne	12a10 <__snprintf_chk@plt+0x1688>
   12a80:	mov	r0, r4
   12a84:	add	sp, sp, #12
   12a88:	ldrd	r4, [sp]
   12a8c:	ldr	lr, [sp, #8]
   12a90:	add	sp, sp, #12
   12a94:	b	112c8 <fclose@plt>
   12a98:	str	r4, [sp, #-8]!
   12a9c:	subs	r4, r0, #0
   12aa0:	str	lr, [sp, #4]
   12aa4:	sub	sp, sp, #8
   12aa8:	beq	12ac4 <__snprintf_chk@plt+0x173c>
   12aac:	bl	111cc <__freading@plt>
   12ab0:	cmp	r0, #0
   12ab4:	beq	12ac4 <__snprintf_chk@plt+0x173c>
   12ab8:	ldr	r3, [r4]
   12abc:	tst	r3, #256	; 0x100
   12ac0:	bne	12adc <__snprintf_chk@plt+0x1754>
   12ac4:	mov	r0, r4
   12ac8:	add	sp, sp, #8
   12acc:	ldr	r4, [sp]
   12ad0:	ldr	lr, [sp, #4]
   12ad4:	add	sp, sp, #8
   12ad8:	b	11088 <fflush@plt>
   12adc:	mov	r1, #1
   12ae0:	mov	r2, #0
   12ae4:	mov	r3, #0
   12ae8:	mov	r0, r4
   12aec:	str	r1, [sp]
   12af0:	bl	14bcc <__snprintf_chk@plt+0x3844>
   12af4:	b	12ac4 <__snprintf_chk@plt+0x173c>
   12af8:	cmp	r2, #0
   12afc:	bxeq	lr
   12b00:	strd	r4, [sp, #-24]!	; 0xffffffe8
   12b04:	mov	r4, r1
   12b08:	add	r5, r1, r2
   12b0c:	strd	r6, [sp, #8]
   12b10:	mov	r6, r0
   12b14:	str	r8, [sp, #16]
   12b18:	str	lr, [sp, #20]
   12b1c:	bl	111e4 <__ctype_tolower_loc@plt>
   12b20:	mov	r7, r0
   12b24:	ldrb	r2, [r4], #1
   12b28:	mov	r1, r6
   12b2c:	ldr	r3, [r7]
   12b30:	ldr	r0, [r3, r2, lsl #2]
   12b34:	bl	1131c <fputc@plt>
   12b38:	cmp	r4, r5
   12b3c:	bne	12b24 <__snprintf_chk@plt+0x179c>
   12b40:	ldrd	r4, [sp]
   12b44:	ldrd	r6, [sp, #8]
   12b48:	ldr	r8, [sp, #16]
   12b4c:	add	sp, sp, #20
   12b50:	pop	{pc}		; (ldr pc, [sp], #4)
   12b54:	cmp	r2, #0
   12b58:	bxeq	lr
   12b5c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   12b60:	mov	r4, r1
   12b64:	add	r5, r1, r2
   12b68:	strd	r6, [sp, #8]
   12b6c:	mov	r6, r0
   12b70:	str	r8, [sp, #16]
   12b74:	str	lr, [sp, #20]
   12b78:	bl	111f0 <__ctype_toupper_loc@plt>
   12b7c:	mov	r7, r0
   12b80:	ldrb	r2, [r4], #1
   12b84:	mov	r1, r6
   12b88:	ldr	r3, [r7]
   12b8c:	ldr	r0, [r3, r2, lsl #2]
   12b90:	bl	1131c <fputc@plt>
   12b94:	cmp	r4, r5
   12b98:	bne	12b80 <__snprintf_chk@plt+0x17f8>
   12b9c:	ldrd	r4, [sp]
   12ba0:	ldrd	r6, [sp, #8]
   12ba4:	ldr	r8, [sp, #16]
   12ba8:	add	sp, sp, #20
   12bac:	pop	{pc}		; (ldr pc, [sp], #4)
   12bb0:	strd	r4, [sp, #-36]!	; 0xffffffdc
   12bb4:	mov	r4, r2
   12bb8:	strd	r6, [sp, #8]
   12bbc:	mov	r7, r0
   12bc0:	strd	r8, [sp, #16]
   12bc4:	mov	r8, r1
   12bc8:	strd	sl, [sp, #24]
   12bcc:	str	lr, [sp, #32]
   12bd0:	sub	sp, sp, #1120	; 0x460
   12bd4:	sub	sp, sp, #12
   12bd8:	str	r3, [sp, #32]
   12bdc:	str	r2, [sp, #40]	; 0x28
   12be0:	bl	11250 <__errno_location@plt>
   12be4:	ldr	r1, [r0]
   12be8:	movw	r3, #14840	; 0x39f8
   12bec:	movt	r3, #2
   12bf0:	str	r0, [sp, #28]
   12bf4:	ldr	r2, [r4, #40]	; 0x28
   12bf8:	ldr	ip, [r4, #8]
   12bfc:	ldr	r5, [sp, #1172]	; 0x494
   12c00:	cmp	r2, #0
   12c04:	str	r1, [sp, #44]	; 0x2c
   12c08:	mov	r1, r2
   12c0c:	moveq	r1, r3
   12c10:	cmp	ip, #12
   12c14:	str	ip, [sp, #24]
   12c18:	subgt	r3, ip, #12
   12c1c:	str	r1, [sp, #48]	; 0x30
   12c20:	strgt	r3, [sp, #24]
   12c24:	bgt	12c38 <__snprintf_chk@plt+0x18b0>
   12c28:	ldr	r3, [sp, #24]
   12c2c:	cmp	r3, #0
   12c30:	moveq	r3, #12
   12c34:	str	r3, [sp, #24]
   12c38:	ldrb	r3, [r8]
   12c3c:	cmp	r3, #0
   12c40:	beq	146f0 <__snprintf_chk@plt+0x3368>
   12c44:	movw	r2, #46021	; 0xb3c5
   12c48:	movt	r2, #37282	; 0x91a2
   12c4c:	movw	r9, #26215	; 0x6667
   12c50:	movt	r9, #26214	; 0x6666
   12c54:	mov	fp, #0
   12c58:	str	r2, [sp, #68]	; 0x44
   12c5c:	movw	r2, #34953	; 0x8889
   12c60:	movt	r2, #34952	; 0x8888
   12c64:	str	r9, [sp, #64]	; 0x40
   12c68:	str	r2, [sp, #72]	; 0x48
   12c6c:	movw	r2, #34079	; 0x851f
   12c70:	movt	r2, #20971	; 0x51eb
   12c74:	str	r2, [sp, #60]	; 0x3c
   12c78:	movw	r2, #9363	; 0x2493
   12c7c:	movt	r2, #37449	; 0x9249
   12c80:	str	r2, [sp, #56]	; 0x38
   12c84:	cmp	r3, #37	; 0x25
   12c88:	beq	12d6c <__snprintf_chk@plt+0x19e4>
   12c8c:	cmp	r5, #0
   12c90:	blt	12d14 <__snprintf_chk@plt+0x198c>
   12c94:	cmp	r5, #1
   12c98:	mvn	r3, fp
   12c9c:	movcs	r6, r5
   12ca0:	movcc	r6, #1
   12ca4:	cmp	r6, r3
   12ca8:	bcs	12d1c <__snprintf_chk@plt+0x1994>
   12cac:	cmp	r7, #0
   12cb0:	beq	12ce8 <__snprintf_chk@plt+0x1960>
   12cb4:	cmp	r5, #1
   12cb8:	ble	12d5c <__snprintf_chk@plt+0x19d4>
   12cbc:	sub	r5, r5, #1
   12cc0:	mov	r4, #0
   12cc4:	add	r4, r4, #1
   12cc8:	mov	r1, r7
   12ccc:	mov	r0, #32
   12cd0:	bl	1131c <fputc@plt>
   12cd4:	cmp	r5, r4
   12cd8:	bne	12cc4 <__snprintf_chk@plt+0x193c>
   12cdc:	mov	r1, r7
   12ce0:	ldrb	r0, [r8]
   12ce4:	bl	1131c <fputc@plt>
   12ce8:	add	fp, fp, r6
   12cec:	mov	r4, r8
   12cf0:	ldrb	r3, [r4, #1]
   12cf4:	add	r8, r4, #1
   12cf8:	mvn	r5, #0
   12cfc:	cmp	r3, #0
   12d00:	bne	12c84 <__snprintf_chk@plt+0x18fc>
   12d04:	ldr	r3, [sp, #28]
   12d08:	ldr	r2, [sp, #44]	; 0x2c
   12d0c:	str	r2, [r3]
   12d10:	b	12d2c <__snprintf_chk@plt+0x19a4>
   12d14:	cmn	fp, #3
   12d18:	bls	12d50 <__snprintf_chk@plt+0x19c8>
   12d1c:	ldr	r2, [sp, #28]
   12d20:	mov	r3, #34	; 0x22
   12d24:	str	r3, [r2]
   12d28:	mov	fp, #0
   12d2c:	mov	r0, fp
   12d30:	add	sp, sp, #1120	; 0x460
   12d34:	add	sp, sp, #12
   12d38:	ldrd	r4, [sp]
   12d3c:	ldrd	r6, [sp, #8]
   12d40:	ldrd	r8, [sp, #16]
   12d44:	ldrd	sl, [sp, #24]
   12d48:	add	sp, sp, #32
   12d4c:	pop	{pc}		; (ldr pc, [sp], #4)
   12d50:	cmp	r7, #0
   12d54:	mov	r6, #1
   12d58:	beq	12ce8 <__snprintf_chk@plt+0x1960>
   12d5c:	mov	r1, r7
   12d60:	ldrb	r0, [r8]
   12d64:	bl	1131c <fputc@plt>
   12d68:	b	12ce8 <__snprintf_chk@plt+0x1960>
   12d6c:	ldr	r3, [sp, #32]
   12d70:	mov	r9, #0
   12d74:	mov	sl, r8
   12d78:	str	r9, [sp, #36]	; 0x24
   12d7c:	str	r3, [sp, #52]	; 0x34
   12d80:	ldrb	r3, [sl, #1]!
   12d84:	sub	r2, r3, #35	; 0x23
   12d88:	mov	r6, r3
   12d8c:	cmp	r2, #60	; 0x3c
   12d90:	ldrls	pc, [pc, r2, lsl #2]
   12d94:	b	12ea8 <__snprintf_chk@plt+0x1b20>
   12d98:	andeq	r2, r1, r0, lsr #29
   12d9c:	andeq	r2, r1, r8, lsr #29
   12da0:	andeq	r2, r1, r8, lsr #29
   12da4:	andeq	r2, r1, r8, lsr #29
   12da8:	andeq	r2, r1, r8, lsr #29
   12dac:	andeq	r2, r1, r8, lsr #29
   12db0:	andeq	r2, r1, r8, lsr #29
   12db4:	andeq	r2, r1, r8, lsr #29
   12db8:	muleq	r1, r8, lr
   12dbc:	andeq	r2, r1, r8, lsr #29
   12dc0:	muleq	r1, r8, lr
   12dc4:	andeq	r2, r1, r8, lsr #29
   12dc8:	andeq	r2, r1, r8, lsr #29
   12dcc:	muleq	r1, r8, lr
   12dd0:	andeq	r2, r1, r8, lsr #29
   12dd4:	andeq	r2, r1, r8, lsr #29
   12dd8:	andeq	r2, r1, r8, lsr #29
   12ddc:	andeq	r2, r1, r8, lsr #29
   12de0:	andeq	r2, r1, r8, lsr #29
   12de4:	andeq	r2, r1, r8, lsr #29
   12de8:	andeq	r2, r1, r8, lsr #29
   12dec:	andeq	r2, r1, r8, lsr #29
   12df0:	andeq	r2, r1, r8, lsr #29
   12df4:	andeq	r2, r1, r8, lsr #29
   12df8:	andeq	r2, r1, r8, lsr #29
   12dfc:	andeq	r2, r1, r8, lsr #29
   12e00:	andeq	r2, r1, r8, lsr #29
   12e04:	andeq	r2, r1, r8, lsr #29
   12e08:	andeq	r2, r1, r8, lsr #29
   12e0c:	andeq	r2, r1, r8, lsr #29
   12e10:	andeq	r2, r1, r8, lsr #29
   12e14:	andeq	r2, r1, r8, lsr #29
   12e18:	andeq	r2, r1, r8, lsr #29
   12e1c:	andeq	r2, r1, r8, lsr #29
   12e20:	andeq	r2, r1, r8, lsr #29
   12e24:	andeq	r2, r1, r8, lsr #29
   12e28:	andeq	r2, r1, r8, lsr #29
   12e2c:	andeq	r2, r1, r8, lsr #29
   12e30:	andeq	r2, r1, r8, lsr #29
   12e34:	andeq	r2, r1, r8, lsr #29
   12e38:	andeq	r2, r1, r8, lsr #29
   12e3c:	andeq	r2, r1, r8, lsr #29
   12e40:	andeq	r2, r1, r8, lsr #29
   12e44:	andeq	r2, r1, r8, lsr #29
   12e48:	andeq	r2, r1, r8, lsr #29
   12e4c:	andeq	r2, r1, r8, lsr #29
   12e50:	andeq	r2, r1, r8, lsr #29
   12e54:	andeq	r2, r1, r8, lsr #29
   12e58:	andeq	r2, r1, r8, lsr #29
   12e5c:	andeq	r2, r1, r8, lsr #29
   12e60:	andeq	r2, r1, r8, lsr #29
   12e64:	andeq	r2, r1, r8, lsr #29
   12e68:	andeq	r2, r1, r8, lsr #29
   12e6c:	andeq	r2, r1, r8, lsr #29
   12e70:	andeq	r2, r1, r8, lsr #29
   12e74:	andeq	r2, r1, r8, lsr #29
   12e78:	andeq	r2, r1, r8, lsr #29
   12e7c:	andeq	r2, r1, r8, lsr #29
   12e80:	andeq	r2, r1, r8, lsr #29
   12e84:	andeq	r2, r1, ip, lsl #29
   12e88:	muleq	r1, r8, lr
   12e8c:	mov	r3, #1
   12e90:	str	r3, [sp, #52]	; 0x34
   12e94:	b	12d80 <__snprintf_chk@plt+0x19f8>
   12e98:	str	r3, [sp, #36]	; 0x24
   12e9c:	b	12d80 <__snprintf_chk@plt+0x19f8>
   12ea0:	mov	r9, #1
   12ea4:	b	12d80 <__snprintf_chk@plt+0x19f8>
   12ea8:	sub	r2, r3, #48	; 0x30
   12eac:	cmp	r2, #9
   12eb0:	bls	1337c <__snprintf_chk@plt+0x1ff4>
   12eb4:	cmp	r3, #69	; 0x45
   12eb8:	beq	130bc <__snprintf_chk@plt+0x1d34>
   12ebc:	cmp	r3, #79	; 0x4f
   12ec0:	beq	130bc <__snprintf_chk@plt+0x1d34>
   12ec4:	cmp	r3, #122	; 0x7a
   12ec8:	ldrls	pc, [pc, r3, lsl #2]
   12ecc:	b	145b8 <__snprintf_chk@plt+0x3230>
   12ed0:			; <UNDEFINED> instruction: 0x000132bc
   12ed4:			; <UNDEFINED> instruction: 0x000145b8
   12ed8:			; <UNDEFINED> instruction: 0x000145b8
   12edc:			; <UNDEFINED> instruction: 0x000145b8
   12ee0:			; <UNDEFINED> instruction: 0x000145b8
   12ee4:			; <UNDEFINED> instruction: 0x000145b8
   12ee8:			; <UNDEFINED> instruction: 0x000145b8
   12eec:			; <UNDEFINED> instruction: 0x000145b8
   12ef0:			; <UNDEFINED> instruction: 0x000145b8
   12ef4:			; <UNDEFINED> instruction: 0x000145b8
   12ef8:			; <UNDEFINED> instruction: 0x000145b8
   12efc:			; <UNDEFINED> instruction: 0x000145b8
   12f00:			; <UNDEFINED> instruction: 0x000145b8
   12f04:			; <UNDEFINED> instruction: 0x000145b8
   12f08:			; <UNDEFINED> instruction: 0x000145b8
   12f0c:			; <UNDEFINED> instruction: 0x000145b8
   12f10:			; <UNDEFINED> instruction: 0x000145b8
   12f14:			; <UNDEFINED> instruction: 0x000145b8
   12f18:			; <UNDEFINED> instruction: 0x000145b8
   12f1c:			; <UNDEFINED> instruction: 0x000145b8
   12f20:			; <UNDEFINED> instruction: 0x000145b8
   12f24:			; <UNDEFINED> instruction: 0x000145b8
   12f28:			; <UNDEFINED> instruction: 0x000145b8
   12f2c:			; <UNDEFINED> instruction: 0x000145b8
   12f30:			; <UNDEFINED> instruction: 0x000145b8
   12f34:			; <UNDEFINED> instruction: 0x000145b8
   12f38:			; <UNDEFINED> instruction: 0x000145b8
   12f3c:			; <UNDEFINED> instruction: 0x000145b8
   12f40:			; <UNDEFINED> instruction: 0x000145b8
   12f44:			; <UNDEFINED> instruction: 0x000145b8
   12f48:			; <UNDEFINED> instruction: 0x000145b8
   12f4c:			; <UNDEFINED> instruction: 0x000145b8
   12f50:			; <UNDEFINED> instruction: 0x000145b8
   12f54:			; <UNDEFINED> instruction: 0x000145b8
   12f58:			; <UNDEFINED> instruction: 0x000145b8
   12f5c:			; <UNDEFINED> instruction: 0x000145b8
   12f60:			; <UNDEFINED> instruction: 0x000145b8
   12f64:	andeq	r3, r1, r8, asr #24
   12f68:			; <UNDEFINED> instruction: 0x000145b8
   12f6c:			; <UNDEFINED> instruction: 0x000145b8
   12f70:			; <UNDEFINED> instruction: 0x000145b8
   12f74:			; <UNDEFINED> instruction: 0x000145b8
   12f78:			; <UNDEFINED> instruction: 0x000145b8
   12f7c:			; <UNDEFINED> instruction: 0x000145b8
   12f80:			; <UNDEFINED> instruction: 0x000145b8
   12f84:			; <UNDEFINED> instruction: 0x000145b8
   12f88:			; <UNDEFINED> instruction: 0x000145b8
   12f8c:			; <UNDEFINED> instruction: 0x000145b8
   12f90:			; <UNDEFINED> instruction: 0x000145b8
   12f94:			; <UNDEFINED> instruction: 0x000145b8
   12f98:			; <UNDEFINED> instruction: 0x000145b8
   12f9c:			; <UNDEFINED> instruction: 0x000145b8
   12fa0:			; <UNDEFINED> instruction: 0x000145b8
   12fa4:			; <UNDEFINED> instruction: 0x000145b8
   12fa8:			; <UNDEFINED> instruction: 0x000145b8
   12fac:			; <UNDEFINED> instruction: 0x000145b8
   12fb0:			; <UNDEFINED> instruction: 0x000145b8
   12fb4:			; <UNDEFINED> instruction: 0x000145b8
   12fb8:	andeq	r4, r1, r0, ror #8
   12fbc:			; <UNDEFINED> instruction: 0x000145b8
   12fc0:			; <UNDEFINED> instruction: 0x000145b8
   12fc4:			; <UNDEFINED> instruction: 0x000145b8
   12fc8:			; <UNDEFINED> instruction: 0x000145b8
   12fcc:			; <UNDEFINED> instruction: 0x000145b8
   12fd0:			; <UNDEFINED> instruction: 0x000145b8
   12fd4:	muleq	r1, r8, r4
   12fd8:			; <UNDEFINED> instruction: 0x000144b4
   12fdc:	andeq	r4, r1, r8, lsr r5
   12fe0:	strdeq	r4, [r1], -r0
   12fe4:			; <UNDEFINED> instruction: 0x000145b8
   12fe8:	andeq	r4, r1, r8, lsl r2
   12fec:	andeq	r4, r1, r4, asr #10
   12ff0:	andeq	r4, r1, r0, asr r5
   12ff4:	andeq	r4, r1, ip, asr r5
   12ff8:			; <UNDEFINED> instruction: 0x000145b8
   12ffc:			; <UNDEFINED> instruction: 0x000145b8
   13000:			; <UNDEFINED> instruction: 0x000145b8
   13004:	andeq	r4, r1, r8, ror #10
   13008:	andeq	r3, r1, ip, asr #29
   1300c:			; <UNDEFINED> instruction: 0x000145b8
   13010:	muleq	r1, r4, r3
   13014:			; <UNDEFINED> instruction: 0x000145b8
   13018:	andeq	r4, r1, r8, ror r3
   1301c:	andeq	r4, r1, ip, lsr #11
   13020:	andeq	r3, r1, r8, lsr #27
   13024:	andeq	r4, r1, r4, ror r5
   13028:	andeq	r4, r1, r4, asr #10
   1302c:	andeq	r4, r1, r0, lsl #11
   13030:	andeq	r4, r1, ip, lsl #11
   13034:	muleq	r1, r8, r5
   13038:	andeq	r3, r1, r4, lsl sl
   1303c:			; <UNDEFINED> instruction: 0x000145b8
   13040:			; <UNDEFINED> instruction: 0x000145b8
   13044:			; <UNDEFINED> instruction: 0x000145b8
   13048:			; <UNDEFINED> instruction: 0x000145b8
   1304c:			; <UNDEFINED> instruction: 0x000145b8
   13050:			; <UNDEFINED> instruction: 0x000145b8
   13054:	andeq	r4, r1, r4, lsr #11
   13058:			; <UNDEFINED> instruction: 0x000139b8
   1305c:	strdeq	r4, [r1], -ip
   13060:	andeq	r4, r1, r8, lsl #10
   13064:	andeq	r4, r1, r4, lsl r5
   13068:			; <UNDEFINED> instruction: 0x000145b8
   1306c:	andeq	r4, r1, r4, asr #10
   13070:			; <UNDEFINED> instruction: 0x000139b8
   13074:			; <UNDEFINED> instruction: 0x000145b8
   13078:	andeq	r4, r1, r0, lsr #10
   1307c:	andeq	r4, r1, ip, lsr #10
   13080:	andeq	r4, r1, r4, ror #9
   13084:	strdeq	r4, [r1], -r0
   13088:	andeq	r3, r1, r0, ror #22
   1308c:			; <UNDEFINED> instruction: 0x000145b8
   13090:	andeq	r4, r1, r0, asr r3
   13094:	andeq	r3, r1, ip, ror #16
   13098:	andeq	r4, r1, ip, lsr r3
   1309c:	andeq	r3, r1, r4, asr #13
   130a0:	andeq	r3, r1, ip, lsl r6
   130a4:	ldrdeq	r3, [r1], -ip
   130a8:			; <UNDEFINED> instruction: 0x000145b8
   130ac:	andeq	r4, r1, ip, asr #9
   130b0:	ldrdeq	r4, [r1], -r8
   130b4:	andeq	r4, r1, r0, asr #9
   130b8:	andeq	r4, r1, r4, lsr #7
   130bc:	ldrb	r3, [sl, #1]
   130c0:	add	r4, sl, #1
   130c4:	cmp	r3, #122	; 0x7a
   130c8:	ldrls	pc, [pc, r3, lsl #2]
   130cc:	b	132c4 <__snprintf_chk@plt+0x1f3c>
   130d0:	andeq	r3, r1, r0, asr #5
   130d4:	andeq	r3, r1, r4, asr #5
   130d8:	andeq	r3, r1, r4, asr #5
   130dc:	andeq	r3, r1, r4, asr #5
   130e0:	andeq	r3, r1, r4, asr #5
   130e4:	andeq	r3, r1, r4, asr #5
   130e8:	andeq	r3, r1, r4, asr #5
   130ec:	andeq	r3, r1, r4, asr #5
   130f0:	andeq	r3, r1, r4, asr #5
   130f4:	andeq	r3, r1, r4, asr #5
   130f8:	andeq	r3, r1, r4, asr #5
   130fc:	andeq	r3, r1, r4, asr #5
   13100:	andeq	r3, r1, r4, asr #5
   13104:	andeq	r3, r1, r4, asr #5
   13108:	andeq	r3, r1, r4, asr #5
   1310c:	andeq	r3, r1, r4, asr #5
   13110:	andeq	r3, r1, r4, asr #5
   13114:	andeq	r3, r1, r4, asr #5
   13118:	andeq	r3, r1, r4, asr #5
   1311c:	andeq	r3, r1, r4, asr #5
   13120:	andeq	r3, r1, r4, asr #5
   13124:	andeq	r3, r1, r4, asr #5
   13128:	andeq	r3, r1, r4, asr #5
   1312c:	andeq	r3, r1, r4, asr #5
   13130:	andeq	r3, r1, r4, asr #5
   13134:	andeq	r3, r1, r4, asr #5
   13138:	andeq	r3, r1, r4, asr #5
   1313c:	andeq	r3, r1, r4, asr #5
   13140:	andeq	r3, r1, r4, asr #5
   13144:	andeq	r3, r1, r4, asr #5
   13148:	andeq	r3, r1, r4, asr #5
   1314c:	andeq	r3, r1, r4, asr #5
   13150:	andeq	r3, r1, r4, asr #5
   13154:	andeq	r3, r1, r4, asr #5
   13158:	andeq	r3, r1, r4, asr #5
   1315c:	andeq	r3, r1, r4, asr #5
   13160:	andeq	r3, r1, r4, asr #5
   13164:	andeq	r3, r1, r4, asr #24
   13168:	andeq	r3, r1, r4, asr #5
   1316c:	andeq	r3, r1, r4, asr #5
   13170:	andeq	r3, r1, r4, asr #5
   13174:	andeq	r3, r1, r4, asr #5
   13178:	andeq	r3, r1, r4, asr #5
   1317c:	andeq	r3, r1, r4, asr #5
   13180:	andeq	r3, r1, r4, asr #5
   13184:	andeq	r3, r1, r4, asr #5
   13188:	andeq	r3, r1, r4, asr #5
   1318c:	andeq	r3, r1, r4, asr #5
   13190:	andeq	r3, r1, r4, asr #5
   13194:	andeq	r3, r1, r4, asr #5
   13198:	andeq	r3, r1, r4, asr #5
   1319c:	andeq	r3, r1, r4, asr #5
   131a0:	andeq	r3, r1, r4, asr #5
   131a4:	andeq	r3, r1, r4, asr #5
   131a8:	andeq	r3, r1, r4, asr #5
   131ac:	andeq	r3, r1, r4, asr #5
   131b0:	andeq	r3, r1, r4, asr #5
   131b4:	andeq	r3, r1, r4, asr #5
   131b8:	andeq	r4, r1, r8, ror #8
   131bc:	andeq	r3, r1, r4, asr #5
   131c0:	andeq	r3, r1, r4, asr #5
   131c4:	andeq	r3, r1, r4, asr #5
   131c8:	andeq	r3, r1, r4, asr #5
   131cc:	andeq	r3, r1, r4, asr #5
   131d0:	andeq	r3, r1, r4, asr #5
   131d4:	andeq	r4, r1, ip, lsl #9
   131d8:	andeq	r4, r1, r8, lsl r3
   131dc:	andeq	r4, r1, ip, asr r2
   131e0:	strdeq	r4, [r1], -r8
   131e4:	andeq	r3, r1, r4, asr #5
   131e8:	andeq	r4, r1, r0, lsr #4
   131ec:	andeq	r4, r1, ip, lsl #1
   131f0:	andeq	r4, r1, r0, ror r0
   131f4:	andeq	r4, r1, r8, asr r0
   131f8:	andeq	r3, r1, r4, asr #5
   131fc:	andeq	r3, r1, r4, asr #5
   13200:	andeq	r3, r1, r4, asr #5
   13204:	andeq	r4, r1, ip, lsr r0
   13208:	ldrdeq	r3, [r1], -r4
   1320c:	andeq	r3, r1, r4, asr #5
   13210:	muleq	r1, ip, r3
   13214:	andeq	r3, r1, r4, asr #5
   13218:	andeq	r4, r1, ip, ror r3
   1321c:			; <UNDEFINED> instruction: 0x00013eb0
   13220:	andeq	r3, r1, ip, lsr #27
   13224:	andeq	r3, r1, ip, ror #26
   13228:	andeq	r4, r1, ip, lsl #1
   1322c:	andeq	r3, r1, r4, lsl sp
   13230:	andeq	r3, r1, r4, lsl #26
   13234:	andeq	r3, r1, r4, ror #21
   13238:	andeq	r3, r1, r8, lsl sl
   1323c:	andeq	r3, r1, r4, asr #5
   13240:	andeq	r3, r1, r4, asr #5
   13244:	andeq	r3, r1, r4, asr #5
   13248:	andeq	r3, r1, r4, asr #5
   1324c:	andeq	r3, r1, r4, asr #5
   13250:	andeq	r3, r1, r4, asr #5
   13254:	andeq	r3, r1, r0, ror #19
   13258:	andeq	r3, r1, r0, asr #19
   1325c:	andeq	r3, r1, r4, lsr #19
   13260:	andeq	r3, r1, r8, lsl #19
   13264:	andeq	r3, r1, ip, asr r9
   13268:	andeq	r3, r1, r4, asr #5
   1326c:	andeq	r4, r1, ip, lsl #1
   13270:	andeq	r3, r1, r0, asr #19
   13274:	andeq	r3, r1, r4, asr #5
   13278:	andeq	r3, r1, ip, lsl r9
   1327c:	andeq	r3, r1, r0, lsr ip
   13280:	andeq	r3, r1, r0, lsr #24
   13284:	andeq	r3, r1, r4, lsl #24
   13288:	andeq	r3, r1, r4, ror #22
   1328c:	andeq	r3, r1, r4, asr #5
   13290:	andeq	r4, r1, r8, asr r3
   13294:	andeq	r3, r1, r4, ror r8
   13298:	andeq	r4, r1, r4, asr #6
   1329c:	andeq	r3, r1, r8, asr #13
   132a0:	andeq	r3, r1, r0, lsr #12
   132a4:	andeq	r3, r1, r4, ror #11
   132a8:	andeq	r3, r1, r4, asr #5
   132ac:	andeq	r3, r1, r0, lsr #11
   132b0:	andeq	r3, r1, r4, ror r5
   132b4:	strdeq	r3, [r1], -r0
   132b8:	andeq	r4, r1, ip, lsr #7
   132bc:	mov	r4, sl
   132c0:	sub	r4, r4, #1
   132c4:	mvn	r3, fp
   132c8:	str	r3, [sp, #76]	; 0x4c
   132cc:	ldr	r3, [sp, #36]	; 0x24
   132d0:	sub	r6, r4, r8
   132d4:	add	r6, r6, #1
   132d8:	subs	r3, r3, #45	; 0x2d
   132dc:	movne	r3, #1
   132e0:	cmp	r5, #0
   132e4:	movlt	r3, #0
   132e8:	cmp	r3, #0
   132ec:	moveq	r5, r3
   132f0:	moveq	r9, r6
   132f4:	beq	13304 <__snprintf_chk@plt+0x1f7c>
   132f8:	cmp	r5, r6
   132fc:	movcs	r9, r5
   13300:	movcc	r9, r6
   13304:	ldr	r3, [sp, #76]	; 0x4c
   13308:	cmp	r9, r3
   1330c:	bcs	12d1c <__snprintf_chk@plt+0x1994>
   13310:	cmp	r7, #0
   13314:	beq	13374 <__snprintf_chk@plt+0x1fec>
   13318:	cmp	r5, r6
   1331c:	bls	13358 <__snprintf_chk@plt+0x1fd0>
   13320:	ldr	r3, [sp, #36]	; 0x24
   13324:	sub	r5, r5, r6
   13328:	cmp	r3, #43	; 0x2b
   1332c:	cmpne	r3, #48	; 0x30
   13330:	moveq	sl, #1
   13334:	movne	sl, #0
   13338:	bne	133d4 <__snprintf_chk@plt+0x204c>
   1333c:	mov	sl, #0
   13340:	add	sl, sl, #1
   13344:	mov	r1, r7
   13348:	mov	r0, #48	; 0x30
   1334c:	bl	1131c <fputc@plt>
   13350:	cmp	r5, sl
   13354:	bne	13340 <__snprintf_chk@plt+0x1fb8>
   13358:	ldr	r3, [sp, #52]	; 0x34
   1335c:	cmp	r3, #0
   13360:	beq	133bc <__snprintf_chk@plt+0x2034>
   13364:	mov	r2, r6
   13368:	mov	r1, r8
   1336c:	mov	r0, r7
   13370:	bl	12b54 <__snprintf_chk@plt+0x17cc>
   13374:	add	fp, fp, r9
   13378:	b	12cf0 <__snprintf_chk@plt+0x1968>
   1337c:	mov	r5, #0
   13380:	mov	r1, #10
   13384:	smull	r2, r3, r5, r1
   13388:	mvn	r5, #-2147483648	; 0x80000000
   1338c:	cmp	r3, r2, asr #31
   13390:	bne	133a4 <__snprintf_chk@plt+0x201c>
   13394:	ldrb	r3, [sl]
   13398:	sub	r5, r3, #48	; 0x30
   1339c:	adds	r5, r2, r5
   133a0:	mvnvs	r5, #-2147483648	; 0x80000000
   133a4:	ldrb	r3, [sl, #1]!
   133a8:	sub	r2, r3, #48	; 0x30
   133ac:	cmp	r2, #9
   133b0:	bls	13384 <__snprintf_chk@plt+0x1ffc>
   133b4:	mov	r6, r3
   133b8:	b	12eb4 <__snprintf_chk@plt+0x1b2c>
   133bc:	mov	r1, r6
   133c0:	mov	r0, r8
   133c4:	mov	r3, r7
   133c8:	mov	r2, #1
   133cc:	bl	1113c <fwrite@plt>
   133d0:	b	13374 <__snprintf_chk@plt+0x1fec>
   133d4:	add	sl, sl, #1
   133d8:	mov	r1, r7
   133dc:	mov	r0, #32
   133e0:	bl	1131c <fputc@plt>
   133e4:	cmp	r5, sl
   133e8:	bne	133d4 <__snprintf_chk@plt+0x204c>
   133ec:	b	13358 <__snprintf_chk@plt+0x1fd0>
   133f0:	cmp	r6, #69	; 0x45
   133f4:	beq	14944 <__snprintf_chk@plt+0x35bc>
   133f8:	ldr	r2, [sp, #40]	; 0x28
   133fc:	mov	r1, #100	; 0x64
   13400:	ldr	r0, [sp, #60]	; 0x3c
   13404:	ldr	r2, [r2, #20]
   13408:	smull	ip, r0, r0, r2
   1340c:	asr	ip, r2, #31
   13410:	rsb	ip, ip, r0, asr #5
   13414:	mls	ip, r1, ip, r2
   13418:	cmp	ip, #0
   1341c:	bge	13434 <__snprintf_chk@plt+0x20ac>
   13420:	movw	r1, #63636	; 0xf894
   13424:	movt	r1, #65535	; 0xffff
   13428:	cmp	r2, r1
   1342c:	rsblt	ip, ip, #0
   13430:	addge	ip, ip, #100	; 0x64
   13434:	ldr	r2, [sp, #36]	; 0x24
   13438:	cmp	r2, #0
   1343c:	bne	141ec <__snprintf_chk@plt+0x2e64>
   13440:	ldr	r2, [sp, #1168]	; 0x490
   13444:	cmp	r2, #43	; 0x2b
   13448:	beq	14a5c <__snprintf_chk@plt+0x36d4>
   1344c:	ldr	r1, [sp, #1168]	; 0x490
   13450:	mov	r2, #0
   13454:	str	r1, [sp, #36]	; 0x24
   13458:	mov	r1, #2
   1345c:	str	r2, [sp, #76]	; 0x4c
   13460:	str	r2, [sp, #84]	; 0x54
   13464:	mov	r2, #1
   13468:	str	r1, [sp, #80]	; 0x50
   1346c:	mov	lr, #0
   13470:	cmp	r6, #79	; 0x4f
   13474:	movne	r2, #0
   13478:	andeq	r2, r2, #1
   1347c:	cmp	r2, #0
   13480:	beq	13b50 <__snprintf_chk@plt+0x27c8>
   13484:	add	r2, sp, #88	; 0x58
   13488:	movw	r1, #9504	; 0x2520
   1348c:	mov	r8, #0
   13490:	strh	r1, [r2]
   13494:	add	r1, r2, #3
   13498:	strb	r6, [sp, #90]	; 0x5a
   1349c:	mov	ip, #0
   134a0:	add	r0, sp, #104	; 0x68
   134a4:	strb	r3, [r1]
   134a8:	ldr	r3, [sp, #40]	; 0x28
   134ac:	strb	ip, [r1, #1]
   134b0:	mov	r1, #1024	; 0x400
   134b4:	bl	111b4 <strftime@plt>
   134b8:	cmp	r0, #0
   134bc:	beq	12cf0 <__snprintf_chk@plt+0x1968>
   134c0:	ldr	r3, [sp, #36]	; 0x24
   134c4:	sub	r6, r0, #1
   134c8:	subs	r3, r3, #45	; 0x2d
   134cc:	movne	r3, #1
   134d0:	cmp	r5, #0
   134d4:	movlt	r3, #0
   134d8:	cmp	r3, #0
   134dc:	moveq	r5, r3
   134e0:	moveq	r9, r6
   134e4:	beq	134f4 <__snprintf_chk@plt+0x216c>
   134e8:	cmp	r6, r5
   134ec:	movcs	r9, r6
   134f0:	movcc	r9, r5
   134f4:	mvn	r3, fp
   134f8:	cmp	r3, r9
   134fc:	bls	12d1c <__snprintf_chk@plt+0x1994>
   13500:	cmp	r7, #0
   13504:	beq	13374 <__snprintf_chk@plt+0x1fec>
   13508:	cmp	r6, r5
   1350c:	bcs	1354c <__snprintf_chk@plt+0x21c4>
   13510:	ldr	r3, [sp, #36]	; 0x24
   13514:	sub	r5, r5, r6
   13518:	cmp	r3, #43	; 0x2b
   1351c:	cmpne	r3, #48	; 0x30
   13520:	moveq	sl, #1
   13524:	movne	sl, #0
   13528:	beq	14754 <__snprintf_chk@plt+0x33cc>
   1352c:	cmp	r5, #0
   13530:	beq	1354c <__snprintf_chk@plt+0x21c4>
   13534:	add	sl, sl, #1
   13538:	mov	r1, r7
   1353c:	mov	r0, #32
   13540:	bl	1131c <fputc@plt>
   13544:	cmp	r5, sl
   13548:	bne	13534 <__snprintf_chk@plt+0x21ac>
   1354c:	cmp	r8, #0
   13550:	bne	14728 <__snprintf_chk@plt+0x33a0>
   13554:	ldr	r3, [sp, #52]	; 0x34
   13558:	cmp	r3, #0
   1355c:	beq	14710 <__snprintf_chk@plt+0x3388>
   13560:	mov	r2, r6
   13564:	add	r1, sp, #105	; 0x69
   13568:	mov	r0, r7
   1356c:	bl	12b54 <__snprintf_chk@plt+0x17cc>
   13570:	b	13374 <__snprintf_chk@plt+0x1fec>
   13574:	cmp	r6, #79	; 0x4f
   13578:	beq	132c4 <__snprintf_chk@plt+0x1f3c>
   1357c:	mov	r3, #120	; 0x78
   13580:	mov	r8, #0
   13584:	add	r2, sp, #88	; 0x58
   13588:	movw	r1, #9504	; 0x2520
   1358c:	cmp	r6, #0
   13590:	strh	r1, [r2]
   13594:	addeq	r1, r2, #2
   13598:	beq	1349c <__snprintf_chk@plt+0x2114>
   1359c:	b	13494 <__snprintf_chk@plt+0x210c>
   135a0:	cmp	r6, #69	; 0x45
   135a4:	beq	132c4 <__snprintf_chk@plt+0x1f3c>
   135a8:	mov	r2, #1
   135ac:	str	r2, [sp, #80]	; 0x50
   135b0:	ldr	r2, [sp, #40]	; 0x28
   135b4:	ldr	r2, [r2, #24]
   135b8:	mov	ip, r2
   135bc:	lsr	r2, r2, #31
   135c0:	mov	lr, #0
   135c4:	cmp	ip, lr
   135c8:	str	r2, [sp, #76]	; 0x4c
   135cc:	movlt	r2, #0
   135d0:	movge	r2, #1
   135d4:	str	lr, [sp, #84]	; 0x54
   135d8:	b	13470 <__snprintf_chk@plt+0x20e8>
   135dc:	mov	r4, sl
   135e0:	mov	r6, #0
   135e4:	ldr	r2, [sp, #40]	; 0x28
   135e8:	mov	r1, #1
   135ec:	ldr	r0, [sp, #56]	; 0x38
   135f0:	str	r1, [sp, #80]	; 0x50
   135f4:	ldr	r2, [r2, #24]
   135f8:	add	r2, r2, #6
   135fc:	asr	r1, r2, #31
   13600:	smull	ip, r0, r0, r2
   13604:	add	r0, r0, r2
   13608:	rsb	r1, r1, r0, asr #2
   1360c:	rsb	r1, r1, r1, lsl #3
   13610:	sub	r2, r2, r1
   13614:	add	r2, r2, #1
   13618:	b	135b8 <__snprintf_chk@plt+0x2230>
   1361c:	mov	r4, sl
   13620:	ldr	r3, [sp, #36]	; 0x24
   13624:	cmp	r3, #45	; 0x2d
   13628:	beq	147d0 <__snprintf_chk@plt+0x3448>
   1362c:	cmp	r5, #0
   13630:	blt	147d0 <__snprintf_chk@plt+0x3448>
   13634:	cmp	r5, #1
   13638:	mvn	r3, fp
   1363c:	movcs	r8, r5
   13640:	movcc	r8, #1
   13644:	cmp	r3, r8
   13648:	bls	12d1c <__snprintf_chk@plt+0x1994>
   1364c:	cmp	r7, #0
   13650:	beq	136a0 <__snprintf_chk@plt+0x2318>
   13654:	cmp	r5, #1
   13658:	ble	13694 <__snprintf_chk@plt+0x230c>
   1365c:	ldr	r3, [sp, #36]	; 0x24
   13660:	sub	r5, r5, #1
   13664:	cmp	r3, #43	; 0x2b
   13668:	cmpne	r3, #48	; 0x30
   1366c:	moveq	r6, #1
   13670:	movne	r6, #0
   13674:	bne	136a8 <__snprintf_chk@plt+0x2320>
   13678:	mov	r6, #0
   1367c:	add	r6, r6, #1
   13680:	mov	r1, r7
   13684:	mov	r0, #48	; 0x30
   13688:	bl	1131c <fputc@plt>
   1368c:	cmp	r5, r6
   13690:	bne	1367c <__snprintf_chk@plt+0x22f4>
   13694:	mov	r1, r7
   13698:	mov	r0, #9
   1369c:	bl	1131c <fputc@plt>
   136a0:	add	fp, fp, r8
   136a4:	b	12cf0 <__snprintf_chk@plt+0x1968>
   136a8:	add	r6, r6, #1
   136ac:	mov	r1, r7
   136b0:	mov	r0, #32
   136b4:	bl	1131c <fputc@plt>
   136b8:	cmp	r5, r6
   136bc:	bne	136a8 <__snprintf_chk@plt+0x2320>
   136c0:	b	13694 <__snprintf_chk@plt+0x230c>
   136c4:	mov	r4, sl
   136c8:	ldr	lr, [sp, #40]	; 0x28
   136cc:	mvn	ip, #0
   136d0:	add	r1, sp, #104	; 0x68
   136d4:	ldr	r0, [sp, #1180]	; 0x49c
   136d8:	ldrd	r8, [lr]
   136dc:	ldrd	r2, [lr, #24]
   136e0:	strd	r8, [sp, #104]	; 0x68
   136e4:	ldrd	r8, [lr, #8]
   136e8:	strd	r2, [sp, #128]	; 0x80
   136ec:	ldr	r3, [lr, #40]	; 0x28
   136f0:	strd	r8, [sp, #112]	; 0x70
   136f4:	ldrd	r8, [lr, #32]
   136f8:	str	ip, [sp, #132]	; 0x84
   136fc:	str	r3, [sp, #144]	; 0x90
   13700:	ldrd	r2, [lr, #16]
   13704:	strd	r2, [sp, #120]	; 0x78
   13708:	strd	r8, [sp, #136]	; 0x88
   1370c:	bl	1d808 <__snprintf_chk@plt+0xc480>
   13710:	ldr	r3, [sp, #132]	; 0x84
   13714:	cmp	r3, #0
   13718:	blt	14b10 <__snprintf_chk@plt+0x3788>
   1371c:	ldr	ip, [sp, #64]	; 0x40
   13720:	add	r2, sp, #88	; 0x58
   13724:	lsr	r3, r0, #31
   13728:	mov	r1, r0
   1372c:	add	r6, r2, #14
   13730:	str	r3, [sp, #76]	; 0x4c
   13734:	smull	r3, lr, ip, r1
   13738:	cmp	r0, #0
   1373c:	asr	r8, r1, #31
   13740:	asr	lr, lr, #2
   13744:	sub	r3, lr, r8
   13748:	add	r3, r3, r3, lsl #2
   1374c:	sub	r3, r1, r3, lsl #1
   13750:	sub	r1, lr, r8
   13754:	uxtb	r3, r3
   13758:	rsblt	r3, r3, #48	; 0x30
   1375c:	addge	r3, r3, #48	; 0x30
   13760:	uxtb	r3, r3
   13764:	cmp	r1, #0
   13768:	strb	r3, [r6, #-1]!
   1376c:	bne	13734 <__snprintf_chk@plt+0x23ac>
   13770:	mov	r3, #1
   13774:	str	r3, [sp, #80]	; 0x50
   13778:	str	r1, [sp, #84]	; 0x54
   1377c:	ldr	r3, [sp, #36]	; 0x24
   13780:	cmp	r3, #0
   13784:	beq	146e0 <__snprintf_chk@plt+0x3358>
   13788:	subs	r3, r3, #45	; 0x2d
   1378c:	movne	r3, #1
   13790:	ldr	r1, [sp, #80]	; 0x50
   13794:	cmp	r5, #0
   13798:	add	r2, r2, #14
   1379c:	sub	r8, r2, r6
   137a0:	movlt	r5, r1
   137a4:	ldr	r1, [sp, #76]	; 0x4c
   137a8:	cmp	r1, #0
   137ac:	bne	14670 <__snprintf_chk@plt+0x32e8>
   137b0:	ldr	r1, [sp, #84]	; 0x54
   137b4:	cmp	r1, #0
   137b8:	bne	14748 <__snprintf_chk@plt+0x33c0>
   137bc:	sub	r2, r5, r8
   137c0:	cmp	r2, #0
   137c4:	movle	r3, #0
   137c8:	andgt	r3, r3, #1
   137cc:	cmp	r3, #0
   137d0:	bne	137e8 <__snprintf_chk@plt+0x2460>
   137d4:	ldr	r3, [sp, #36]	; 0x24
   137d8:	cmp	r3, #45	; 0x2d
   137dc:	moveq	r5, r1
   137e0:	moveq	r9, r8
   137e4:	beq	137f4 <__snprintf_chk@plt+0x246c>
   137e8:	cmp	r5, r8
   137ec:	movcs	r9, r5
   137f0:	movcc	r9, r8
   137f4:	mvn	r3, fp
   137f8:	cmp	r3, r9
   137fc:	bls	12d1c <__snprintf_chk@plt+0x1994>
   13800:	cmp	r7, #0
   13804:	beq	13374 <__snprintf_chk@plt+0x1fec>
   13808:	cmp	r5, r8
   1380c:	bls	1384c <__snprintf_chk@plt+0x24c4>
   13810:	ldr	r3, [sp, #36]	; 0x24
   13814:	sub	r5, r5, r8
   13818:	cmp	r3, #43	; 0x2b
   1381c:	cmpne	r3, #48	; 0x30
   13820:	moveq	sl, #1
   13824:	movne	sl, #0
   13828:	beq	1477c <__snprintf_chk@plt+0x33f4>
   1382c:	cmp	r5, #0
   13830:	beq	1384c <__snprintf_chk@plt+0x24c4>
   13834:	add	sl, sl, #1
   13838:	mov	r1, r7
   1383c:	mov	r0, #32
   13840:	bl	1131c <fputc@plt>
   13844:	cmp	r5, sl
   13848:	bne	13834 <__snprintf_chk@plt+0x24ac>
   1384c:	ldr	r3, [sp, #52]	; 0x34
   13850:	cmp	r3, #0
   13854:	beq	146f8 <__snprintf_chk@plt+0x3370>
   13858:	mov	r2, r8
   1385c:	mov	r1, r6
   13860:	mov	r0, r7
   13864:	bl	12b54 <__snprintf_chk@plt+0x17cc>
   13868:	b	13374 <__snprintf_chk@plt+0x1fec>
   1386c:	mov	r4, sl
   13870:	mov	r6, #0
   13874:	ldr	r3, [sp, #40]	; 0x28
   13878:	cmp	r6, #79	; 0x4f
   1387c:	ldr	r3, [r3, #16]
   13880:	moveq	r3, #113	; 0x71
   13884:	beq	13484 <__snprintf_chk@plt+0x20fc>
   13888:	mov	ip, #11
   1388c:	mov	lr, #0
   13890:	mul	ip, ip, r3
   13894:	mov	r3, #1
   13898:	str	lr, [sp, #76]	; 0x4c
   1389c:	str	r3, [sp, #80]	; 0x50
   138a0:	asr	ip, ip, #5
   138a4:	str	lr, [sp, #84]	; 0x54
   138a8:	add	ip, ip, r3
   138ac:	add	r2, sp, #88	; 0x58
   138b0:	movw	r9, #52429	; 0xcccd
   138b4:	movt	r9, #52428	; 0xcccc
   138b8:	add	r0, r2, #14
   138bc:	mov	sl, #58	; 0x3a
   138c0:	tst	lr, #1
   138c4:	umull	r3, r1, r9, ip
   138c8:	sub	r6, r0, #1
   138cc:	sub	r3, r0, #2
   138d0:	beq	138e0 <__snprintf_chk@plt+0x2558>
   138d4:	strb	sl, [r0, #-1]
   138d8:	mov	r0, r6
   138dc:	mov	r6, r3
   138e0:	lsr	r1, r1, #3
   138e4:	asrs	lr, lr, #1
   138e8:	add	r3, r1, r1, lsl #2
   138ec:	movne	r8, #1
   138f0:	moveq	r8, #0
   138f4:	sub	r3, ip, r3, lsl #1
   138f8:	cmp	ip, #9
   138fc:	orrhi	r8, r8, #1
   13900:	mov	ip, r1
   13904:	cmp	r8, #0
   13908:	add	r3, r3, #48	; 0x30
   1390c:	strb	r3, [r0, #-1]
   13910:	mov	r0, r6
   13914:	bne	138c0 <__snprintf_chk@plt+0x2538>
   13918:	b	1377c <__snprintf_chk@plt+0x23f4>
   1391c:	cmp	r6, #69	; 0x45
   13920:	beq	132c4 <__snprintf_chk@plt+0x1f3c>
   13924:	ldr	r2, [sp, #40]	; 0x28
   13928:	mov	lr, #0
   1392c:	ldr	ip, [r2, #28]
   13930:	mov	r2, #3
   13934:	cmn	ip, #1
   13938:	str	r2, [sp, #80]	; 0x50
   1393c:	add	ip, ip, #1
   13940:	movlt	r2, #1
   13944:	movge	r2, lr
   13948:	str	r2, [sp, #76]	; 0x4c
   1394c:	movge	r2, #1
   13950:	movlt	r2, lr
   13954:	str	lr, [sp, #84]	; 0x54
   13958:	b	13470 <__snprintf_chk@plt+0x20e8>
   1395c:	cmp	r6, #69	; 0x45
   13960:	beq	132c4 <__snprintf_chk@plt+0x1f3c>
   13964:	ldr	r2, [sp, #40]	; 0x28
   13968:	ldr	r2, [r2, #12]
   1396c:	ldr	r1, [sp, #36]	; 0x24
   13970:	cmp	r1, #0
   13974:	mov	r1, #2
   13978:	str	r1, [sp, #80]	; 0x50
   1397c:	moveq	r1, #95	; 0x5f
   13980:	streq	r1, [sp, #36]	; 0x24
   13984:	b	135b8 <__snprintf_chk@plt+0x2230>
   13988:	cmp	r6, #69	; 0x45
   1398c:	beq	132c4 <__snprintf_chk@plt+0x1f3c>
   13990:	mov	r2, #2
   13994:	str	r2, [sp, #80]	; 0x50
   13998:	ldr	r2, [sp, #40]	; 0x28
   1399c:	ldr	r2, [r2, #12]
   139a0:	b	135b8 <__snprintf_chk@plt+0x2230>
   139a4:	cmp	r6, #79	; 0x4f
   139a8:	beq	132c4 <__snprintf_chk@plt+0x1f3c>
   139ac:	mov	r3, #99	; 0x63
   139b0:	mov	r8, #0
   139b4:	b	13584 <__snprintf_chk@plt+0x21fc>
   139b8:	mov	r4, sl
   139bc:	mov	r6, #0
   139c0:	ldr	r2, [sp, #52]	; 0x34
   139c4:	cmp	r9, #0
   139c8:	movne	r2, r9
   139cc:	cmp	r6, #69	; 0x45
   139d0:	str	r2, [sp, #52]	; 0x34
   139d4:	beq	132c4 <__snprintf_chk@plt+0x1f3c>
   139d8:	mov	r8, #0
   139dc:	b	13584 <__snprintf_chk@plt+0x21fc>
   139e0:	cmp	r6, #0
   139e4:	bne	132c4 <__snprintf_chk@plt+0x1f3c>
   139e8:	ldr	r2, [sp, #52]	; 0x34
   139ec:	cmp	r9, #0
   139f0:	mov	r3, #97	; 0x61
   139f4:	movne	r2, r9
   139f8:	str	r2, [sp, #52]	; 0x34
   139fc:	add	r2, sp, #88	; 0x58
   13a00:	movw	r0, #9504	; 0x2520
   13a04:	mov	r1, r2
   13a08:	mov	r8, #0
   13a0c:	strh	r0, [r1], #2
   13a10:	b	1349c <__snprintf_chk@plt+0x2114>
   13a14:	mov	r4, sl
   13a18:	cmp	r9, #0
   13a1c:	ldr	r0, [sp, #48]	; 0x30
   13a20:	ldr	r3, [sp, #52]	; 0x34
   13a24:	movne	r3, #0
   13a28:	str	r3, [sp, #52]	; 0x34
   13a2c:	bl	1122c <strlen@plt>
   13a30:	ldr	r3, [sp, #36]	; 0x24
   13a34:	mov	r6, r0
   13a38:	subs	r3, r3, #45	; 0x2d
   13a3c:	movne	r3, #1
   13a40:	cmp	r5, #0
   13a44:	movlt	r3, #0
   13a48:	cmp	r3, #0
   13a4c:	moveq	r5, r3
   13a50:	moveq	r8, r0
   13a54:	beq	13a64 <__snprintf_chk@plt+0x26dc>
   13a58:	cmp	r0, r5
   13a5c:	movcs	r8, r0
   13a60:	movcc	r8, r5
   13a64:	mvn	r3, fp
   13a68:	cmp	r3, r8
   13a6c:	bls	12d1c <__snprintf_chk@plt+0x1994>
   13a70:	cmp	r7, #0
   13a74:	beq	136a0 <__snprintf_chk@plt+0x2318>
   13a78:	cmp	r6, r5
   13a7c:	bcs	13abc <__snprintf_chk@plt+0x2734>
   13a80:	ldr	r3, [sp, #36]	; 0x24
   13a84:	sub	r5, r5, r6
   13a88:	cmp	r3, #43	; 0x2b
   13a8c:	cmpne	r3, #48	; 0x30
   13a90:	moveq	sl, #1
   13a94:	movne	sl, #0
   13a98:	beq	14a74 <__snprintf_chk@plt+0x36ec>
   13a9c:	cmp	r5, #0
   13aa0:	beq	13abc <__snprintf_chk@plt+0x2734>
   13aa4:	add	sl, sl, #1
   13aa8:	mov	r1, r7
   13aac:	mov	r0, #32
   13ab0:	bl	1131c <fputc@plt>
   13ab4:	cmp	r5, sl
   13ab8:	bne	13aa4 <__snprintf_chk@plt+0x271c>
   13abc:	cmp	r9, #0
   13ac0:	bne	149fc <__snprintf_chk@plt+0x3674>
   13ac4:	ldr	r3, [sp, #52]	; 0x34
   13ac8:	cmp	r3, #0
   13acc:	beq	149e4 <__snprintf_chk@plt+0x365c>
   13ad0:	mov	r2, r6
   13ad4:	mov	r0, r7
   13ad8:	ldr	r1, [sp, #48]	; 0x30
   13adc:	bl	12b54 <__snprintf_chk@plt+0x17cc>
   13ae0:	b	136a0 <__snprintf_chk@plt+0x2318>
   13ae4:	cmp	r6, #69	; 0x45
   13ae8:	beq	14a10 <__snprintf_chk@plt+0x3688>
   13aec:	cmp	r6, #79	; 0x4f
   13af0:	beq	132c4 <__snprintf_chk@plt+0x1f3c>
   13af4:	ldr	r1, [sp, #36]	; 0x24
   13af8:	ldr	r2, [sp, #40]	; 0x28
   13afc:	ldr	ip, [r2, #20]
   13b00:	movw	r2, #63636	; 0xf894
   13b04:	movt	r2, #65535	; 0xffff
   13b08:	cmp	ip, r2
   13b0c:	add	ip, ip, #1888	; 0x760
   13b10:	movlt	r2, #1
   13b14:	movge	r2, #0
   13b18:	add	ip, ip, #12
   13b1c:	str	r2, [sp, #76]	; 0x4c
   13b20:	movge	r2, #1
   13b24:	movlt	r2, #0
   13b28:	cmp	r1, #0
   13b2c:	bne	147e8 <__snprintf_chk@plt+0x3460>
   13b30:	ldr	r1, [sp, #1168]	; 0x490
   13b34:	cmp	r1, #43	; 0x2b
   13b38:	beq	14800 <__snprintf_chk@plt+0x3478>
   13b3c:	ldr	lr, [sp, #36]	; 0x24
   13b40:	mov	r3, #4
   13b44:	str	r1, [sp, #36]	; 0x24
   13b48:	str	r3, [sp, #80]	; 0x50
   13b4c:	str	lr, [sp, #84]	; 0x54
   13b50:	ldr	r3, [sp, #76]	; 0x4c
   13b54:	cmp	r3, #0
   13b58:	rsbne	ip, ip, #0
   13b5c:	b	138ac <__snprintf_chk@plt+0x2524>
   13b60:	mov	r4, sl
   13b64:	ldr	r3, [sp, #36]	; 0x24
   13b68:	cmp	r3, #45	; 0x2d
   13b6c:	beq	147b8 <__snprintf_chk@plt+0x3430>
   13b70:	cmp	r5, #0
   13b74:	blt	147b8 <__snprintf_chk@plt+0x3430>
   13b78:	cmp	r5, #1
   13b7c:	mvn	r3, fp
   13b80:	movcs	r8, r5
   13b84:	movcc	r8, #1
   13b88:	cmp	r8, r3
   13b8c:	bcs	12d1c <__snprintf_chk@plt+0x1994>
   13b90:	cmp	r7, #0
   13b94:	beq	136a0 <__snprintf_chk@plt+0x2318>
   13b98:	cmp	r5, #1
   13b9c:	ble	13bd8 <__snprintf_chk@plt+0x2850>
   13ba0:	ldr	r3, [sp, #36]	; 0x24
   13ba4:	sub	r5, r5, #1
   13ba8:	cmp	r3, #43	; 0x2b
   13bac:	cmpne	r3, #48	; 0x30
   13bb0:	moveq	r6, #1
   13bb4:	movne	r6, #0
   13bb8:	bne	13be8 <__snprintf_chk@plt+0x2860>
   13bbc:	mov	r6, #0
   13bc0:	add	r6, r6, #1
   13bc4:	mov	r1, r7
   13bc8:	mov	r0, #48	; 0x30
   13bcc:	bl	1131c <fputc@plt>
   13bd0:	cmp	r5, r6
   13bd4:	bne	13bc0 <__snprintf_chk@plt+0x2838>
   13bd8:	mov	r1, r7
   13bdc:	mov	r0, #10
   13be0:	bl	1131c <fputc@plt>
   13be4:	b	136a0 <__snprintf_chk@plt+0x2318>
   13be8:	add	r6, r6, #1
   13bec:	mov	r1, r7
   13bf0:	mov	r0, #32
   13bf4:	bl	1131c <fputc@plt>
   13bf8:	cmp	r5, r6
   13bfc:	bne	13be8 <__snprintf_chk@plt+0x2860>
   13c00:	b	13bd8 <__snprintf_chk@plt+0x2850>
   13c04:	cmp	r6, #69	; 0x45
   13c08:	beq	132c4 <__snprintf_chk@plt+0x1f3c>
   13c0c:	ldr	r2, [sp, #40]	; 0x28
   13c10:	mov	lr, #0
   13c14:	ldr	ip, [r2, #16]
   13c18:	mov	r2, #2
   13c1c:	b	13934 <__snprintf_chk@plt+0x25ac>
   13c20:	cmp	r6, #69	; 0x45
   13c24:	beq	132c4 <__snprintf_chk@plt+0x1f3c>
   13c28:	ldr	r2, [sp, #24]
   13c2c:	b	1396c <__snprintf_chk@plt+0x25e4>
   13c30:	cmp	r6, #69	; 0x45
   13c34:	beq	132c4 <__snprintf_chk@plt+0x1f3c>
   13c38:	ldr	r2, [sp, #40]	; 0x28
   13c3c:	ldr	r2, [r2, #8]
   13c40:	b	1396c <__snprintf_chk@plt+0x25e4>
   13c44:	mov	sl, r4
   13c48:	sub	r4, sl, #1
   13c4c:	mvn	r3, fp
   13c50:	cmp	r4, r8
   13c54:	str	r3, [sp, #76]	; 0x4c
   13c58:	bne	132cc <__snprintf_chk@plt+0x1f44>
   13c5c:	ldr	r3, [sp, #36]	; 0x24
   13c60:	cmp	r3, #45	; 0x2d
   13c64:	beq	1494c <__snprintf_chk@plt+0x35c4>
   13c68:	cmp	r5, #0
   13c6c:	blt	1494c <__snprintf_chk@plt+0x35c4>
   13c70:	ldr	r3, [sp, #76]	; 0x4c
   13c74:	cmp	r5, #1
   13c78:	movcs	r4, r5
   13c7c:	movcc	r4, #1
   13c80:	cmp	r4, r3
   13c84:	bcs	12d1c <__snprintf_chk@plt+0x1994>
   13c88:	cmp	r7, #0
   13c8c:	beq	13cdc <__snprintf_chk@plt+0x2954>
   13c90:	cmp	r5, #1
   13c94:	ble	13cd0 <__snprintf_chk@plt+0x2948>
   13c98:	ldr	r3, [sp, #36]	; 0x24
   13c9c:	sub	r5, r5, #1
   13ca0:	cmp	r3, #43	; 0x2b
   13ca4:	cmpne	r3, #48	; 0x30
   13ca8:	moveq	r6, #1
   13cac:	movne	r6, #0
   13cb0:	bne	13ce8 <__snprintf_chk@plt+0x2960>
   13cb4:	mov	r6, #0
   13cb8:	add	r6, r6, #1
   13cbc:	mov	r1, r7
   13cc0:	mov	r0, #48	; 0x30
   13cc4:	bl	1131c <fputc@plt>
   13cc8:	cmp	r5, r6
   13ccc:	bne	13cb8 <__snprintf_chk@plt+0x2930>
   13cd0:	mov	r1, r7
   13cd4:	ldrb	r0, [sl]
   13cd8:	bl	1131c <fputc@plt>
   13cdc:	add	fp, fp, r4
   13ce0:	mov	r4, sl
   13ce4:	b	12cf0 <__snprintf_chk@plt+0x1968>
   13ce8:	add	r6, r6, #1
   13cec:	mov	r1, r7
   13cf0:	mov	r0, #32
   13cf4:	bl	1131c <fputc@plt>
   13cf8:	cmp	r5, r6
   13cfc:	bne	13ce8 <__snprintf_chk@plt+0x2960>
   13d00:	b	13cd0 <__snprintf_chk@plt+0x2948>
   13d04:	cmp	r6, #79	; 0x4f
   13d08:	beq	132c4 <__snprintf_chk@plt+0x1f3c>
   13d0c:	mov	r3, #88	; 0x58
   13d10:	b	139d8 <__snprintf_chk@plt+0x2650>
   13d14:	cmp	r6, #69	; 0x45
   13d18:	beq	132c4 <__snprintf_chk@plt+0x1f3c>
   13d1c:	ldr	r1, [sp, #40]	; 0x28
   13d20:	mov	r0, #2
   13d24:	ldr	lr, [sp, #56]	; 0x38
   13d28:	str	r0, [sp, #80]	; 0x50
   13d2c:	ldr	r2, [r1, #24]
   13d30:	ldr	r1, [r1, #28]
   13d34:	add	r2, r2, #6
   13d38:	asr	r0, r2, #31
   13d3c:	smull	r8, ip, lr, r2
   13d40:	add	ip, ip, r2
   13d44:	rsb	r0, r0, ip, asr #2
   13d48:	rsb	r0, r0, r0, lsl #3
   13d4c:	sub	r2, r2, r0
   13d50:	sub	r1, r1, r2
   13d54:	add	r1, r1, #7
   13d58:	asr	r2, r1, #31
   13d5c:	smull	ip, r0, lr, r1
   13d60:	add	r1, r0, r1
   13d64:	rsb	r2, r2, r1, asr #2
   13d68:	b	135b8 <__snprintf_chk@plt+0x2230>
   13d6c:	cmp	r6, #69	; 0x45
   13d70:	beq	132c4 <__snprintf_chk@plt+0x1f3c>
   13d74:	ldr	r1, [sp, #40]	; 0x28
   13d78:	mov	r0, #2
   13d7c:	str	r0, [sp, #80]	; 0x50
   13d80:	ldr	r2, [r1, #24]
   13d84:	ldr	r1, [r1, #28]
   13d88:	sub	r1, r1, r2
   13d8c:	ldr	r2, [sp, #56]	; 0x38
   13d90:	add	r1, r1, #7
   13d94:	smull	r2, r0, r2, r1
   13d98:	asr	r2, r1, #31
   13d9c:	add	r1, r0, r1
   13da0:	rsb	r2, r2, r1, asr #2
   13da4:	b	135b8 <__snprintf_chk@plt+0x2230>
   13da8:	mov	r4, sl
   13dac:	movw	r8, #8880	; 0x22b0
   13db0:	movt	r8, #2
   13db4:	mvn	r3, fp
   13db8:	mvn	sl, #0
   13dbc:	str	r3, [sp, #76]	; 0x4c
   13dc0:	ldr	r6, [sp, #36]	; 0x24
   13dc4:	mov	r1, r8
   13dc8:	mov	r0, #0
   13dcc:	ldr	r2, [sp, #40]	; 0x28
   13dd0:	ldr	ip, [sp, #1176]	; 0x498
   13dd4:	ldr	r3, [sp, #52]	; 0x34
   13dd8:	stm	sp, {r6, sl, ip}
   13ddc:	ldr	ip, [sp, #1180]	; 0x49c
   13de0:	str	ip, [sp, #12]
   13de4:	ldr	ip, [sp, #1184]	; 0x4a0
   13de8:	str	ip, [sp, #16]
   13dec:	bl	12bb0 <__snprintf_chk@plt+0x1828>
   13df0:	cmp	r6, #45	; 0x2d
   13df4:	beq	1473c <__snprintf_chk@plt+0x33b4>
   13df8:	cmp	r5, #0
   13dfc:	blt	1473c <__snprintf_chk@plt+0x33b4>
   13e00:	cmp	r0, r5
   13e04:	movcs	r9, r0
   13e08:	movcc	r9, r5
   13e0c:	ldr	r3, [sp, #76]	; 0x4c
   13e10:	cmp	r9, r3
   13e14:	bcs	12d1c <__snprintf_chk@plt+0x1994>
   13e18:	cmp	r7, #0
   13e1c:	beq	13374 <__snprintf_chk@plt+0x1fec>
   13e20:	cmp	r5, r0
   13e24:	bls	13e60 <__snprintf_chk@plt+0x2ad8>
   13e28:	ldr	r3, [sp, #36]	; 0x24
   13e2c:	sub	r5, r5, r0
   13e30:	cmp	r3, #43	; 0x2b
   13e34:	cmpne	r3, #48	; 0x30
   13e38:	moveq	r6, #1
   13e3c:	movne	r6, #0
   13e40:	bne	13e94 <__snprintf_chk@plt+0x2b0c>
   13e44:	mov	r6, #0
   13e48:	add	r6, r6, #1
   13e4c:	mov	r1, r7
   13e50:	mov	r0, #48	; 0x30
   13e54:	bl	1131c <fputc@plt>
   13e58:	cmp	r5, r6
   13e5c:	bne	13e48 <__snprintf_chk@plt+0x2ac0>
   13e60:	ldr	r2, [sp, #36]	; 0x24
   13e64:	mov	r1, r8
   13e68:	mov	r0, r7
   13e6c:	ldr	r3, [sp, #52]	; 0x34
   13e70:	ldr	ip, [sp, #1176]	; 0x498
   13e74:	stm	sp, {r2, sl, ip}
   13e78:	ldr	r2, [sp, #40]	; 0x28
   13e7c:	ldr	ip, [sp, #1180]	; 0x49c
   13e80:	str	ip, [sp, #12]
   13e84:	ldr	ip, [sp, #1184]	; 0x4a0
   13e88:	str	ip, [sp, #16]
   13e8c:	bl	12bb0 <__snprintf_chk@plt+0x1828>
   13e90:	b	13374 <__snprintf_chk@plt+0x1fec>
   13e94:	add	r6, r6, #1
   13e98:	mov	r1, r7
   13e9c:	mov	r0, #32
   13ea0:	bl	1131c <fputc@plt>
   13ea4:	cmp	r5, r6
   13ea8:	bne	13e94 <__snprintf_chk@plt+0x2b0c>
   13eac:	b	13e60 <__snprintf_chk@plt+0x2ad8>
   13eb0:	cmp	r6, #69	; 0x45
   13eb4:	beq	132c4 <__snprintf_chk@plt+0x1f3c>
   13eb8:	mov	r2, #2
   13ebc:	str	r2, [sp, #80]	; 0x50
   13ec0:	ldr	r2, [sp, #40]	; 0x28
   13ec4:	ldr	r2, [r2]
   13ec8:	b	135b8 <__snprintf_chk@plt+0x2230>
   13ecc:	mov	r4, sl
   13ed0:	mov	r6, #0
   13ed4:	mvn	r3, fp
   13ed8:	cmp	r6, #69	; 0x45
   13edc:	str	r3, [sp, #76]	; 0x4c
   13ee0:	beq	132cc <__snprintf_chk@plt+0x1f44>
   13ee4:	cmp	r5, #0
   13ee8:	mov	r6, #9
   13eec:	ldr	r0, [sp, #64]	; 0x40
   13ef0:	movle	r5, #9
   13ef4:	ldr	r3, [sp, #1184]	; 0x4a0
   13ef8:	b	13f08 <__snprintf_chk@plt+0x2b80>
   13efc:	smull	r2, r3, r0, r3
   13f00:	sub	r6, r6, #1
   13f04:	rsb	r3, r1, r3, asr #2
   13f08:	cmp	r6, r5
   13f0c:	asr	r1, r3, #31
   13f10:	bgt	13efc <__snprintf_chk@plt+0x2b74>
   13f14:	cmp	r6, #1
   13f18:	smull	r1, r2, r0, r3
   13f1c:	asr	r1, r3, #31
   13f20:	ble	14850 <__snprintf_chk@plt+0x34c8>
   13f24:	rsb	r2, r1, r2, asr #2
   13f28:	add	r2, r2, r2, lsl #2
   13f2c:	cmp	r3, r2, lsl #1
   13f30:	beq	13efc <__snprintf_chk@plt+0x2b74>
   13f34:	ldr	lr, [sp, #64]	; 0x40
   13f38:	add	r2, sp, #88	; 0x58
   13f3c:	sub	ip, r6, #1
   13f40:	add	ip, r2, ip
   13f44:	rsb	r2, r2, #1
   13f48:	smull	r8, r0, lr, r3
   13f4c:	rsb	r1, r1, r0, asr #2
   13f50:	add	r0, r1, r1, lsl #2
   13f54:	sub	r0, r3, r0, lsl #1
   13f58:	mov	r3, r1
   13f5c:	asr	r1, r1, #31
   13f60:	add	r0, r0, #48	; 0x30
   13f64:	strb	r0, [ip], #-1
   13f68:	add	r0, r2, ip
   13f6c:	cmp	r0, #0
   13f70:	bgt	13f48 <__snprintf_chk@plt+0x2bc0>
   13f74:	ldr	r3, [sp, #36]	; 0x24
   13f78:	cmp	r3, #0
   13f7c:	moveq	r3, #48	; 0x30
   13f80:	str	r3, [sp, #36]	; 0x24
   13f84:	ldr	r3, [sp, #76]	; 0x4c
   13f88:	cmp	r6, r3
   13f8c:	bcs	12d1c <__snprintf_chk@plt+0x1994>
   13f90:	cmp	r7, #0
   13f94:	beq	13fb4 <__snprintf_chk@plt+0x2c2c>
   13f98:	ldr	r3, [sp, #52]	; 0x34
   13f9c:	cmp	r3, #0
   13fa0:	beq	14a24 <__snprintf_chk@plt+0x369c>
   13fa4:	mov	r2, r6
   13fa8:	add	r1, sp, #88	; 0x58
   13fac:	mov	r0, r7
   13fb0:	bl	12b54 <__snprintf_chk@plt+0x17cc>
   13fb4:	ldr	r3, [sp, #36]	; 0x24
   13fb8:	add	fp, fp, r6
   13fbc:	cmp	r3, #45	; 0x2d
   13fc0:	beq	14a18 <__snprintf_chk@plt+0x3690>
   13fc4:	sub	r5, r5, r6
   13fc8:	mvn	r3, fp
   13fcc:	cmp	r5, r3
   13fd0:	bcs	12d1c <__snprintf_chk@plt+0x1994>
   13fd4:	cmp	r7, #0
   13fd8:	beq	14018 <__snprintf_chk@plt+0x2c90>
   13fdc:	cmp	r5, #0
   13fe0:	beq	12cf0 <__snprintf_chk@plt+0x1968>
   13fe4:	ldr	r3, [sp, #36]	; 0x24
   13fe8:	cmp	r3, #43	; 0x2b
   13fec:	cmpne	r3, #48	; 0x30
   13ff0:	moveq	r6, #1
   13ff4:	movne	r6, #0
   13ff8:	bne	14020 <__snprintf_chk@plt+0x2c98>
   13ffc:	mov	r6, #0
   14000:	add	r6, r6, #1
   14004:	mov	r1, r7
   14008:	mov	r0, #48	; 0x30
   1400c:	bl	1131c <fputc@plt>
   14010:	cmp	r5, r6
   14014:	bne	14000 <__snprintf_chk@plt+0x2c78>
   14018:	add	fp, fp, r5
   1401c:	b	12cf0 <__snprintf_chk@plt+0x1968>
   14020:	add	r6, r6, #1
   14024:	mov	r1, r7
   14028:	mov	r0, #32
   1402c:	bl	1131c <fputc@plt>
   14030:	cmp	r5, r6
   14034:	bne	14020 <__snprintf_chk@plt+0x2c98>
   14038:	b	14018 <__snprintf_chk@plt+0x2c90>
   1403c:	cmp	r6, #69	; 0x45
   14040:	beq	132c4 <__snprintf_chk@plt+0x1f3c>
   14044:	mov	r2, #2
   14048:	str	r2, [sp, #80]	; 0x50
   1404c:	ldr	r2, [sp, #40]	; 0x28
   14050:	ldr	r2, [r2, #4]
   14054:	b	135b8 <__snprintf_chk@plt+0x2230>
   14058:	cmp	r6, #69	; 0x45
   1405c:	beq	132c4 <__snprintf_chk@plt+0x1f3c>
   14060:	mov	r1, #2
   14064:	ldr	r2, [sp, #24]
   14068:	str	r1, [sp, #80]	; 0x50
   1406c:	b	135b8 <__snprintf_chk@plt+0x2230>
   14070:	cmp	r6, #69	; 0x45
   14074:	beq	132c4 <__snprintf_chk@plt+0x1f3c>
   14078:	mov	r2, #2
   1407c:	str	r2, [sp, #80]	; 0x50
   14080:	ldr	r2, [sp, #40]	; 0x28
   14084:	ldr	r2, [r2, #8]
   14088:	b	135b8 <__snprintf_chk@plt+0x2230>
   1408c:	cmp	r6, #69	; 0x45
   14090:	beq	132c4 <__snprintf_chk@plt+0x1f3c>
   14094:	ldr	r2, [sp, #40]	; 0x28
   14098:	ldr	r8, [r2, #20]
   1409c:	ldr	r1, [r2, #24]
   140a0:	ldr	r9, [r2, #28]
   140a4:	cmp	r8, #0
   140a8:	ldr	r2, [sp, #56]	; 0x38
   140ac:	str	r1, [sp, #76]	; 0x4c
   140b0:	sub	r1, r9, r1
   140b4:	add	r1, r1, #380	; 0x17c
   140b8:	add	r1, r1, #2
   140bc:	asr	r0, r1, #31
   140c0:	smull	r2, ip, r2, r1
   140c4:	movlt	r2, #300	; 0x12c
   140c8:	mvnge	r2, #99	; 0x63
   140cc:	add	ip, ip, r1
   140d0:	add	r2, r8, r2
   140d4:	rsb	r0, r0, ip, asr #2
   140d8:	rsb	r0, r0, r0, lsl #3
   140dc:	sub	r0, r1, r0
   140e0:	sub	sl, r9, r0
   140e4:	adds	sl, sl, #3
   140e8:	bmi	148b0 <__snprintf_chk@plt+0x3528>
   140ec:	tst	r2, #3
   140f0:	movwne	r2, #365	; 0x16d
   140f4:	bne	1413c <__snprintf_chk@plt+0x2db4>
   140f8:	ldr	r1, [sp, #60]	; 0x3c
   140fc:	mov	ip, #100	; 0x64
   14100:	smull	r1, r0, r1, r2
   14104:	asr	r1, r2, #31
   14108:	rsb	r1, r1, r0, asr #5
   1410c:	mls	r1, ip, r1, r2
   14110:	cmp	r1, #0
   14114:	movwne	r2, #366	; 0x16e
   14118:	bne	1413c <__snprintf_chk@plt+0x2db4>
   1411c:	mov	ip, #400	; 0x190
   14120:	movw	r1, #365	; 0x16d
   14124:	movw	lr, #366	; 0x16e
   14128:	sdiv	r0, r2, ip
   1412c:	mls	r2, ip, r0, r2
   14130:	cmp	r2, #0
   14134:	movne	r2, r1
   14138:	moveq	r2, lr
   1413c:	sub	r9, r9, r2
   14140:	ldr	r0, [sp, #56]	; 0x38
   14144:	ldr	r2, [sp, #76]	; 0x4c
   14148:	sub	r2, r9, r2
   1414c:	add	r2, r2, #380	; 0x17c
   14150:	add	r2, r2, #2
   14154:	asr	r1, r2, #31
   14158:	smull	ip, r0, r0, r2
   1415c:	add	r0, r0, r2
   14160:	rsb	r1, r1, r0, asr #2
   14164:	rsb	r1, r1, r1, lsl #3
   14168:	sub	r2, r2, r1
   1416c:	sub	r2, r9, r2
   14170:	add	r2, r2, #3
   14174:	cmp	r2, #0
   14178:	movge	sl, r2
   1417c:	movge	lr, #1
   14180:	movlt	lr, #0
   14184:	cmp	r3, #71	; 0x47
   14188:	beq	14988 <__snprintf_chk@plt+0x3600>
   1418c:	cmp	r3, #103	; 0x67
   14190:	bne	14964 <__snprintf_chk@plt+0x35dc>
   14194:	ldr	ip, [sp, #60]	; 0x3c
   14198:	mov	r0, #100	; 0x64
   1419c:	smull	r2, r1, ip, r8
   141a0:	asr	r2, r8, #31
   141a4:	rsb	r2, r2, r1, asr #5
   141a8:	mls	r2, r0, r2, r8
   141ac:	add	r2, r2, lr
   141b0:	asr	r1, r2, #31
   141b4:	smull	r9, ip, ip, r2
   141b8:	rsb	ip, r1, ip, asr #5
   141bc:	mls	ip, r0, ip, r2
   141c0:	cmp	ip, #0
   141c4:	bge	13434 <__snprintf_chk@plt+0x20ac>
   141c8:	movw	r2, #63636	; 0xf894
   141cc:	movt	r2, #65535	; 0xffff
   141d0:	sub	r2, r2, lr
   141d4:	cmp	r2, r8
   141d8:	ldr	r2, [sp, #36]	; 0x24
   141dc:	ble	14b00 <__snprintf_chk@plt+0x3778>
   141e0:	cmp	r2, #0
   141e4:	rsb	ip, ip, #0
   141e8:	beq	13440 <__snprintf_chk@plt+0x20b8>
   141ec:	ldr	r2, [sp, #36]	; 0x24
   141f0:	cmp	r2, #43	; 0x2b
   141f4:	beq	1485c <__snprintf_chk@plt+0x34d4>
   141f8:	mov	r2, #0
   141fc:	mov	r1, r2
   14200:	mov	r2, #1
   14204:	str	r1, [sp, #76]	; 0x4c
   14208:	str	r1, [sp, #84]	; 0x54
   1420c:	mov	r1, #2
   14210:	str	r1, [sp, #80]	; 0x50
   14214:	b	1346c <__snprintf_chk@plt+0x20e4>
   14218:	mov	r4, sl
   1421c:	mov	r6, #0
   14220:	mvn	r3, fp
   14224:	cmp	r6, #0
   14228:	str	r3, [sp, #76]	; 0x4c
   1422c:	bne	132cc <__snprintf_chk@plt+0x1f44>
   14230:	ldr	r3, [sp, #36]	; 0x24
   14234:	cmp	r3, #0
   14238:	lsreq	r3, r5, #31
   1423c:	movne	r3, #0
   14240:	cmp	r3, #0
   14244:	bne	14aac <__snprintf_chk@plt+0x3724>
   14248:	sub	sl, r5, #6
   1424c:	movw	r8, #8892	; 0x22bc
   14250:	movt	r8, #2
   14254:	bic	sl, sl, sl, asr #31
   14258:	b	13dc0 <__snprintf_chk@plt+0x2a38>
   1425c:	cmp	r6, #69	; 0x45
   14260:	beq	148a8 <__snprintf_chk@plt+0x3520>
   14264:	ldr	r2, [sp, #40]	; 0x28
   14268:	movw	ip, #1899	; 0x76b
   1426c:	ldr	r0, [r2, #20]
   14270:	movw	r2, #63636	; 0xf894
   14274:	movt	r2, #65535	; 0xffff
   14278:	add	r1, r0, #1888	; 0x760
   1427c:	cmp	r0, r2
   14280:	add	r1, r1, #12
   14284:	movge	lr, #0
   14288:	movlt	lr, #1
   1428c:	cmp	r1, ip
   14290:	mvnls	r1, #98	; 0x62
   14294:	movhi	r1, #0
   14298:	add	r1, r1, r0
   1429c:	cmp	r0, r2
   142a0:	ldr	r0, [sp, #36]	; 0x24
   142a4:	movlt	r2, #0
   142a8:	movge	r2, #1
   142ac:	asr	ip, r1, #31
   142b0:	str	lr, [sp, #76]	; 0x4c
   142b4:	cmp	r0, #0
   142b8:	ldr	r0, [sp, #60]	; 0x3c
   142bc:	smull	r0, r1, r0, r1
   142c0:	rsb	r1, ip, r1, asr #5
   142c4:	add	ip, r1, #19
   142c8:	bne	1488c <__snprintf_chk@plt+0x3504>
   142cc:	ldr	r1, [sp, #1168]	; 0x490
   142d0:	cmp	r1, #43	; 0x2b
   142d4:	beq	14a9c <__snprintf_chk@plt+0x3714>
   142d8:	ldr	r1, [sp, #1168]	; 0x490
   142dc:	mov	r0, #2
   142e0:	str	r1, [sp, #36]	; 0x24
   142e4:	mov	r1, #0
   142e8:	strd	r0, [sp, #80]	; 0x50
   142ec:	b	1346c <__snprintf_chk@plt+0x20e4>
   142f0:	mov	r4, sl
   142f4:	mov	r6, #0
   142f8:	mvn	r3, fp
   142fc:	cmp	r6, #0
   14300:	str	r3, [sp, #76]	; 0x4c
   14304:	bne	132cc <__snprintf_chk@plt+0x1f44>
   14308:	movw	r8, #8912	; 0x22d0
   1430c:	movt	r8, #2
   14310:	mvn	sl, #0
   14314:	b	13dc0 <__snprintf_chk@plt+0x2a38>
   14318:	cmp	r6, #69	; 0x45
   1431c:	beq	132c4 <__snprintf_chk@plt+0x1f3c>
   14320:	ldr	r2, [sp, #52]	; 0x34
   14324:	cmp	r9, #0
   14328:	mov	r3, #66	; 0x42
   1432c:	movne	r2, r9
   14330:	mov	r8, #0
   14334:	str	r2, [sp, #52]	; 0x34
   14338:	b	13584 <__snprintf_chk@plt+0x21fc>
   1433c:	mov	r4, sl
   14340:	mov	r6, #0
   14344:	mov	r3, #114	; 0x72
   14348:	mov	r8, #0
   1434c:	b	13584 <__snprintf_chk@plt+0x21fc>
   14350:	mov	r4, sl
   14354:	mov	r6, #0
   14358:	mov	r8, #0
   1435c:	ldr	r2, [sp, #52]	; 0x34
   14360:	cmp	r9, #0
   14364:	mov	r3, #112	; 0x70
   14368:	movne	r2, #0
   1436c:	movne	r8, r9
   14370:	str	r2, [sp, #52]	; 0x34
   14374:	b	13584 <__snprintf_chk@plt+0x21fc>
   14378:	mov	r4, sl
   1437c:	mvn	r3, fp
   14380:	movw	r8, #8904	; 0x22c8
   14384:	movt	r8, #2
   14388:	mvn	sl, #0
   1438c:	str	r3, [sp, #76]	; 0x4c
   14390:	b	13dc0 <__snprintf_chk@plt+0x2a38>
   14394:	mov	r4, sl
   14398:	mov	r6, #0
   1439c:	mov	r8, #1
   143a0:	b	1435c <__snprintf_chk@plt+0x2fd4>
   143a4:	mov	r4, sl
   143a8:	mov	r6, #0
   143ac:	mov	sl, #0
   143b0:	ldr	r1, [sp, #40]	; 0x28
   143b4:	ldr	r2, [r1, #32]
   143b8:	cmp	r2, #0
   143bc:	blt	12cf0 <__snprintf_chk@plt+0x1968>
   143c0:	ldr	r1, [r1, #36]	; 0x24
   143c4:	cmp	r1, #0
   143c8:	movlt	r2, #1
   143cc:	strlt	r2, [sp, #76]	; 0x4c
   143d0:	blt	143f8 <__snprintf_chk@plt+0x3070>
   143d4:	movne	r2, #0
   143d8:	strne	r2, [sp, #76]	; 0x4c
   143dc:	bne	143f8 <__snprintf_chk@plt+0x3070>
   143e0:	ldr	r2, [sp, #48]	; 0x30
   143e4:	ldrb	r2, [r2]
   143e8:	sub	r2, r2, #45	; 0x2d
   143ec:	clz	r2, r2
   143f0:	lsr	r2, r2, #5
   143f4:	str	r2, [sp, #76]	; 0x4c
   143f8:	ldr	r0, [sp, #72]	; 0x48
   143fc:	asr	r9, r1, #31
   14400:	smull	ip, r2, r0, r1
   14404:	ldr	ip, [sp, #68]	; 0x44
   14408:	add	r2, r2, r1
   1440c:	rsb	r2, r9, r2, asr #5
   14410:	smull	lr, ip, ip, r1
   14414:	asr	lr, r2, #31
   14418:	add	ip, ip, r1
   1441c:	str	ip, [sp, #80]	; 0x50
   14420:	smull	ip, r0, r0, r2
   14424:	ldr	ip, [sp, #80]	; 0x50
   14428:	add	r0, r0, r2
   1442c:	rsb	lr, lr, r0, asr #5
   14430:	rsb	r9, r9, ip, asr #11
   14434:	rsb	lr, lr, lr, lsl #4
   14438:	rsb	ip, r2, r2, lsl #4
   1443c:	sub	lr, r2, lr, lsl #2
   14440:	sub	r1, r1, ip, lsl #2
   14444:	cmp	sl, #3
   14448:	ldrls	pc, [pc, sl, lsl #2]
   1444c:	b	132c4 <__snprintf_chk@plt+0x1f3c>
   14450:	andeq	r4, r1, ip, lsl r6
   14454:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   14458:	andeq	r4, r1, r0, asr #11
   1445c:	andeq	r4, r1, r0, asr #12
   14460:	mov	r4, sl
   14464:	mov	r6, #0
   14468:	ldrb	r2, [r4, #1]
   1446c:	add	r1, r4, #1
   14470:	cmp	r2, #58	; 0x3a
   14474:	movne	sl, #1
   14478:	beq	14a3c <__snprintf_chk@plt+0x36b4>
   1447c:	cmp	r2, #122	; 0x7a
   14480:	bne	132c4 <__snprintf_chk@plt+0x1f3c>
   14484:	mov	r4, r1
   14488:	b	143b0 <__snprintf_chk@plt+0x3028>
   1448c:	cmp	r6, #0
   14490:	bne	132c4 <__snprintf_chk@plt+0x1f3c>
   14494:	mov	sl, r4
   14498:	ldr	r3, [sp, #52]	; 0x34
   1449c:	cmp	r9, #0
   144a0:	mov	r4, sl
   144a4:	movne	r3, r9
   144a8:	str	r3, [sp, #52]	; 0x34
   144ac:	mov	r3, #65	; 0x41
   144b0:	b	139fc <__snprintf_chk@plt+0x2674>
   144b4:	mov	r4, sl
   144b8:	mov	r6, #0
   144bc:	b	14320 <__snprintf_chk@plt+0x2f98>
   144c0:	mov	r4, sl
   144c4:	mov	r6, #0
   144c8:	b	133f8 <__snprintf_chk@plt+0x2070>
   144cc:	mov	r4, sl
   144d0:	mov	r6, #0
   144d4:	b	135a8 <__snprintf_chk@plt+0x2220>
   144d8:	mov	r4, sl
   144dc:	mov	r6, #0
   144e0:	b	1357c <__snprintf_chk@plt+0x21f4>
   144e4:	mov	r4, sl
   144e8:	mov	r6, #0
   144ec:	b	13c28 <__snprintf_chk@plt+0x28a0>
   144f0:	mov	r4, sl
   144f4:	mov	r6, #0
   144f8:	b	13c0c <__snprintf_chk@plt+0x2884>
   144fc:	mov	r4, sl
   14500:	mov	r6, #0
   14504:	b	139ac <__snprintf_chk@plt+0x2624>
   14508:	mov	r4, sl
   1450c:	mov	r6, #0
   14510:	b	13990 <__snprintf_chk@plt+0x2608>
   14514:	mov	r4, sl
   14518:	mov	r6, #0
   1451c:	b	13964 <__snprintf_chk@plt+0x25dc>
   14520:	mov	r4, sl
   14524:	mov	r6, #0
   14528:	b	13924 <__snprintf_chk@plt+0x259c>
   1452c:	mov	r4, sl
   14530:	mov	r6, #0
   14534:	b	13c38 <__snprintf_chk@plt+0x28b0>
   14538:	mov	r4, sl
   1453c:	mov	r6, #0
   14540:	b	14264 <__snprintf_chk@plt+0x2edc>
   14544:	mov	r4, sl
   14548:	mov	r6, #0
   1454c:	b	14094 <__snprintf_chk@plt+0x2d0c>
   14550:	mov	r4, sl
   14554:	mov	r6, #0
   14558:	b	14078 <__snprintf_chk@plt+0x2cf0>
   1455c:	mov	r4, sl
   14560:	mov	r6, #0
   14564:	b	14060 <__snprintf_chk@plt+0x2cd8>
   14568:	mov	r4, sl
   1456c:	mov	r6, #0
   14570:	b	14044 <__snprintf_chk@plt+0x2cbc>
   14574:	mov	r4, sl
   14578:	mov	r6, #0
   1457c:	b	13d74 <__snprintf_chk@plt+0x29ec>
   14580:	mov	r4, sl
   14584:	mov	r6, #0
   14588:	b	13d1c <__snprintf_chk@plt+0x2994>
   1458c:	mov	r4, sl
   14590:	mov	r6, #0
   14594:	b	13d0c <__snprintf_chk@plt+0x2984>
   14598:	mov	r4, sl
   1459c:	mov	r6, #0
   145a0:	b	13af4 <__snprintf_chk@plt+0x276c>
   145a4:	mov	r4, sl
   145a8:	b	139e8 <__snprintf_chk@plt+0x2660>
   145ac:	mov	r4, sl
   145b0:	mov	r6, #0
   145b4:	b	13eb8 <__snprintf_chk@plt+0x2b30>
   145b8:	mov	r4, sl
   145bc:	b	132c4 <__snprintf_chk@plt+0x1f3c>
   145c0:	mov	ip, #100	; 0x64
   145c4:	movw	r0, #10000	; 0x2710
   145c8:	ldr	r2, [sp, #76]	; 0x4c
   145cc:	mul	ip, ip, lr
   145d0:	mov	lr, #1
   145d4:	str	lr, [sp, #84]	; 0x54
   145d8:	mov	lr, #20
   145dc:	mla	ip, r0, r9, ip
   145e0:	mov	r0, #9
   145e4:	eor	r2, r2, #1
   145e8:	str	r0, [sp, #80]	; 0x50
   145ec:	add	ip, ip, r1
   145f0:	b	13470 <__snprintf_chk@plt+0x20e8>
   145f4:	ldr	r2, [sp, #76]	; 0x4c
   145f8:	mov	r1, #1
   145fc:	mov	ip, #100	; 0x64
   14600:	str	r1, [sp, #84]	; 0x54
   14604:	mov	r1, #6
   14608:	mla	ip, ip, r9, lr
   1460c:	mov	lr, #4
   14610:	str	r1, [sp, #80]	; 0x50
   14614:	eor	r2, r2, #1
   14618:	b	13470 <__snprintf_chk@plt+0x20e8>
   1461c:	ldr	r2, [sp, #76]	; 0x4c
   14620:	mov	r1, #1
   14624:	mov	ip, #100	; 0x64
   14628:	str	r1, [sp, #84]	; 0x54
   1462c:	mov	r1, #5
   14630:	mla	ip, ip, r9, lr
   14634:	str	r1, [sp, #80]	; 0x50
   14638:	eor	r2, r2, #1
   1463c:	b	1346c <__snprintf_chk@plt+0x20e4>
   14640:	cmp	r1, #0
   14644:	bne	145c0 <__snprintf_chk@plt+0x3238>
   14648:	cmp	lr, #0
   1464c:	bne	145f4 <__snprintf_chk@plt+0x326c>
   14650:	ldr	r2, [sp, #76]	; 0x4c
   14654:	mov	r1, #1
   14658:	mov	ip, r9
   1465c:	str	r1, [sp, #84]	; 0x54
   14660:	mov	r1, #3
   14664:	str	r1, [sp, #80]	; 0x50
   14668:	eor	r2, r2, #1
   1466c:	b	13470 <__snprintf_chk@plt+0x20e8>
   14670:	mov	r2, #45	; 0x2d
   14674:	str	r2, [sp, #76]	; 0x4c
   14678:	sub	sl, r5, #1
   1467c:	sub	sl, sl, r8
   14680:	cmp	sl, #0
   14684:	movle	r3, #0
   14688:	andgt	r3, r3, #1
   1468c:	cmp	r3, #0
   14690:	ldr	r3, [sp, #36]	; 0x24
   14694:	moveq	sl, #0
   14698:	cmp	r3, #95	; 0x5f
   1469c:	beq	147a4 <__snprintf_chk@plt+0x341c>
   146a0:	cmn	fp, #3
   146a4:	bhi	12d1c <__snprintf_chk@plt+0x1994>
   146a8:	cmp	r7, #0
   146ac:	beq	146bc <__snprintf_chk@plt+0x3334>
   146b0:	mov	r1, r7
   146b4:	ldr	r0, [sp, #76]	; 0x4c
   146b8:	bl	1131c <fputc@plt>
   146bc:	ldr	r3, [sp, #36]	; 0x24
   146c0:	add	fp, fp, #1
   146c4:	cmp	r3, #45	; 0x2d
   146c8:	beq	146d4 <__snprintf_chk@plt+0x334c>
   146cc:	subs	r5, r5, #1
   146d0:	bpl	137e8 <__snprintf_chk@plt+0x2460>
   146d4:	mov	r9, r8
   146d8:	mov	r5, #0
   146dc:	b	137f4 <__snprintf_chk@plt+0x246c>
   146e0:	mov	r1, #48	; 0x30
   146e4:	mov	r3, #1
   146e8:	str	r1, [sp, #36]	; 0x24
   146ec:	b	13790 <__snprintf_chk@plt+0x2408>
   146f0:	mov	fp, r3
   146f4:	b	12d04 <__snprintf_chk@plt+0x197c>
   146f8:	mov	r1, r8
   146fc:	mov	r0, r6
   14700:	mov	r3, r7
   14704:	mov	r2, #1
   14708:	bl	1113c <fwrite@plt>
   1470c:	b	13374 <__snprintf_chk@plt+0x1fec>
   14710:	mov	r1, r6
   14714:	add	r0, sp, #105	; 0x69
   14718:	mov	r3, r7
   1471c:	mov	r2, #1
   14720:	bl	1113c <fwrite@plt>
   14724:	b	13374 <__snprintf_chk@plt+0x1fec>
   14728:	mov	r2, r6
   1472c:	add	r1, sp, #105	; 0x69
   14730:	mov	r0, r7
   14734:	bl	12af8 <__snprintf_chk@plt+0x1770>
   14738:	b	13374 <__snprintf_chk@plt+0x1fec>
   1473c:	mov	r9, r0
   14740:	mov	r5, #0
   14744:	b	13e0c <__snprintf_chk@plt+0x2a84>
   14748:	mov	r2, #43	; 0x2b
   1474c:	str	r2, [sp, #76]	; 0x4c
   14750:	b	14678 <__snprintf_chk@plt+0x32f0>
   14754:	cmp	r5, #0
   14758:	beq	1354c <__snprintf_chk@plt+0x21c4>
   1475c:	mov	sl, #0
   14760:	add	sl, sl, #1
   14764:	mov	r1, r7
   14768:	mov	r0, #48	; 0x30
   1476c:	bl	1131c <fputc@plt>
   14770:	cmp	r5, sl
   14774:	bne	14760 <__snprintf_chk@plt+0x33d8>
   14778:	b	1354c <__snprintf_chk@plt+0x21c4>
   1477c:	cmp	r5, #0
   14780:	beq	1384c <__snprintf_chk@plt+0x24c4>
   14784:	mov	sl, #0
   14788:	add	sl, sl, #1
   1478c:	mov	r1, r7
   14790:	mov	r0, #48	; 0x30
   14794:	bl	1131c <fputc@plt>
   14798:	cmp	r5, sl
   1479c:	bne	14788 <__snprintf_chk@plt+0x3400>
   147a0:	b	1384c <__snprintf_chk@plt+0x24c4>
   147a4:	cmp	r7, #0
   147a8:	bne	14828 <__snprintf_chk@plt+0x34a0>
   147ac:	add	fp, fp, sl
   147b0:	sub	r5, r5, sl
   147b4:	b	146a0 <__snprintf_chk@plt+0x3318>
   147b8:	cmn	fp, #3
   147bc:	bhi	12d1c <__snprintf_chk@plt+0x1994>
   147c0:	cmp	r7, #0
   147c4:	mov	r8, #1
   147c8:	bne	13bd8 <__snprintf_chk@plt+0x2850>
   147cc:	b	136a0 <__snprintf_chk@plt+0x2318>
   147d0:	cmn	fp, #3
   147d4:	bhi	12d1c <__snprintf_chk@plt+0x1994>
   147d8:	cmp	r7, #0
   147dc:	mov	r8, #1
   147e0:	bne	13694 <__snprintf_chk@plt+0x230c>
   147e4:	b	136a0 <__snprintf_chk@plt+0x2318>
   147e8:	ldr	r1, [sp, #36]	; 0x24
   147ec:	cmp	r1, #43	; 0x2b
   147f0:	movne	r0, #4
   147f4:	movne	r1, #0
   147f8:	strdne	r0, [sp, #80]	; 0x50
   147fc:	bne	1346c <__snprintf_chk@plt+0x20e4>
   14800:	mov	r1, #4
   14804:	str	r1, [sp, #80]	; 0x50
   14808:	movw	r1, #9999	; 0x270f
   1480c:	cmp	r1, ip
   14810:	bcs	1486c <__snprintf_chk@plt+0x34e4>
   14814:	mov	r1, #1
   14818:	str	r1, [sp, #84]	; 0x54
   1481c:	mov	r1, #43	; 0x2b
   14820:	str	r1, [sp, #36]	; 0x24
   14824:	b	1346c <__snprintf_chk@plt+0x20e4>
   14828:	cmp	sl, #0
   1482c:	beq	147ac <__snprintf_chk@plt+0x3424>
   14830:	mov	r9, #0
   14834:	add	r9, r9, #1
   14838:	mov	r1, r7
   1483c:	mov	r0, #32
   14840:	bl	1131c <fputc@plt>
   14844:	cmp	r9, sl
   14848:	bne	14834 <__snprintf_chk@plt+0x34ac>
   1484c:	b	147ac <__snprintf_chk@plt+0x3424>
   14850:	asreq	r1, r3, #31
   14854:	beq	13f34 <__snprintf_chk@plt+0x2bac>
   14858:	b	13f74 <__snprintf_chk@plt+0x2bec>
   1485c:	mov	r0, #0
   14860:	mov	r1, #2
   14864:	mov	r2, #1
   14868:	strd	r0, [sp, #76]	; 0x4c
   1486c:	ldr	r1, [sp, #80]	; 0x50
   14870:	cmp	r5, r1
   14874:	movle	r1, #0
   14878:	movgt	r1, #1
   1487c:	str	r1, [sp, #84]	; 0x54
   14880:	mov	r1, #43	; 0x2b
   14884:	str	r1, [sp, #36]	; 0x24
   14888:	b	1346c <__snprintf_chk@plt+0x20e4>
   1488c:	ldr	r1, [sp, #36]	; 0x24
   14890:	cmp	r1, #43	; 0x2b
   14894:	beq	14a9c <__snprintf_chk@plt+0x3714>
   14898:	mov	r0, #2
   1489c:	mov	r1, #0
   148a0:	strd	r0, [sp, #80]	; 0x50
   148a4:	b	1346c <__snprintf_chk@plt+0x20e4>
   148a8:	mov	r3, #67	; 0x43
   148ac:	b	13484 <__snprintf_chk@plt+0x20fc>
   148b0:	sub	r2, r2, #1
   148b4:	tst	r2, #3
   148b8:	movwne	r2, #365	; 0x16d
   148bc:	bne	14904 <__snprintf_chk@plt+0x357c>
   148c0:	ldr	r1, [sp, #60]	; 0x3c
   148c4:	mov	ip, #100	; 0x64
   148c8:	smull	r1, r0, r1, r2
   148cc:	asr	r1, r2, #31
   148d0:	rsb	r1, r1, r0, asr #5
   148d4:	mls	r1, ip, r1, r2
   148d8:	cmp	r1, #0
   148dc:	movwne	r2, #366	; 0x16e
   148e0:	bne	14904 <__snprintf_chk@plt+0x357c>
   148e4:	mov	ip, #400	; 0x190
   148e8:	movw	r1, #365	; 0x16d
   148ec:	movw	lr, #366	; 0x16e
   148f0:	sdiv	r0, r2, ip
   148f4:	mls	r2, ip, r0, r2
   148f8:	cmp	r2, #0
   148fc:	movne	r2, r1
   14900:	moveq	r2, lr
   14904:	add	r9, r9, r2
   14908:	ldr	r0, [sp, #56]	; 0x38
   1490c:	mvn	lr, #0
   14910:	ldr	r2, [sp, #76]	; 0x4c
   14914:	sub	r2, r9, r2
   14918:	add	r2, r2, #380	; 0x17c
   1491c:	add	r2, r2, #2
   14920:	asr	r1, r2, #31
   14924:	smull	ip, r0, r0, r2
   14928:	add	r0, r0, r2
   1492c:	rsb	r1, r1, r0, asr #2
   14930:	rsb	r1, r1, r1, lsl #3
   14934:	sub	r2, r2, r1
   14938:	sub	r2, r9, r2
   1493c:	add	sl, r2, #3
   14940:	b	14184 <__snprintf_chk@plt+0x2dfc>
   14944:	mov	r3, #121	; 0x79
   14948:	b	13484 <__snprintf_chk@plt+0x20fc>
   1494c:	cmn	fp, #3
   14950:	bhi	12d1c <__snprintf_chk@plt+0x1994>
   14954:	cmp	r7, #0
   14958:	mov	r4, #1
   1495c:	bne	13cd0 <__snprintf_chk@plt+0x2948>
   14960:	b	13cdc <__snprintf_chk@plt+0x2954>
   14964:	ldr	r2, [sp, #56]	; 0x38
   14968:	smull	r2, r1, r2, sl
   1496c:	mov	r2, #2
   14970:	str	r2, [sp, #80]	; 0x50
   14974:	asr	r2, sl, #31
   14978:	add	sl, r1, sl
   1497c:	rsb	r2, r2, sl, asr #2
   14980:	add	r2, r2, #1
   14984:	b	135b8 <__snprintf_chk@plt+0x2230>
   14988:	movw	r2, #63636	; 0xf894
   1498c:	movt	r2, #65535	; 0xffff
   14990:	ldr	r1, [sp, #36]	; 0x24
   14994:	sub	r2, r2, lr
   14998:	add	ip, r8, #1888	; 0x760
   1499c:	cmp	r8, r2
   149a0:	add	ip, ip, #12
   149a4:	movlt	r2, #1
   149a8:	movge	r2, #0
   149ac:	add	ip, ip, lr
   149b0:	str	r2, [sp, #76]	; 0x4c
   149b4:	movge	r2, #1
   149b8:	movlt	r2, #0
   149bc:	cmp	r1, #0
   149c0:	bne	147e8 <__snprintf_chk@plt+0x3460>
   149c4:	ldr	r1, [sp, #1168]	; 0x490
   149c8:	cmp	r1, #43	; 0x2b
   149cc:	beq	14800 <__snprintf_chk@plt+0x3478>
   149d0:	mov	r0, #4
   149d4:	str	r1, [sp, #36]	; 0x24
   149d8:	mov	r1, #0
   149dc:	strd	r0, [sp, #80]	; 0x50
   149e0:	b	1346c <__snprintf_chk@plt+0x20e4>
   149e4:	mov	r1, r6
   149e8:	mov	r3, r7
   149ec:	ldr	r0, [sp, #48]	; 0x30
   149f0:	mov	r2, #1
   149f4:	bl	1113c <fwrite@plt>
   149f8:	b	136a0 <__snprintf_chk@plt+0x2318>
   149fc:	mov	r2, r6
   14a00:	mov	r0, r7
   14a04:	ldr	r1, [sp, #48]	; 0x30
   14a08:	bl	12af8 <__snprintf_chk@plt+0x1770>
   14a0c:	b	136a0 <__snprintf_chk@plt+0x2318>
   14a10:	mov	r3, #89	; 0x59
   14a14:	b	13484 <__snprintf_chk@plt+0x20fc>
   14a18:	cmn	fp, #1
   14a1c:	bne	12cf0 <__snprintf_chk@plt+0x1968>
   14a20:	b	12d1c <__snprintf_chk@plt+0x1994>
   14a24:	mov	r3, r7
   14a28:	mov	r2, #1
   14a2c:	mov	r1, r6
   14a30:	add	r0, sp, #88	; 0x58
   14a34:	bl	1113c <fwrite@plt>
   14a38:	b	13fb4 <__snprintf_chk@plt+0x2c2c>
   14a3c:	add	r0, r4, #2
   14a40:	mov	sl, #1
   14a44:	mov	r1, r0
   14a48:	ldrb	r2, [r0], #1
   14a4c:	add	sl, sl, #1
   14a50:	cmp	r2, #58	; 0x3a
   14a54:	bne	1447c <__snprintf_chk@plt+0x30f4>
   14a58:	b	14a44 <__snprintf_chk@plt+0x36bc>
   14a5c:	ldr	r2, [sp, #36]	; 0x24
   14a60:	mov	r1, #2
   14a64:	str	r2, [sp, #76]	; 0x4c
   14a68:	mov	r2, #1
   14a6c:	str	r1, [sp, #80]	; 0x50
   14a70:	b	1486c <__snprintf_chk@plt+0x34e4>
   14a74:	cmp	r5, #0
   14a78:	beq	13abc <__snprintf_chk@plt+0x2734>
   14a7c:	mov	sl, #0
   14a80:	add	sl, sl, #1
   14a84:	mov	r1, r7
   14a88:	mov	r0, #48	; 0x30
   14a8c:	bl	1131c <fputc@plt>
   14a90:	cmp	r5, sl
   14a94:	bne	14a80 <__snprintf_chk@plt+0x36f8>
   14a98:	b	13abc <__snprintf_chk@plt+0x2734>
   14a9c:	mov	r1, #2
   14aa0:	str	r1, [sp, #80]	; 0x50
   14aa4:	mov	r1, #99	; 0x63
   14aa8:	b	1480c <__snprintf_chk@plt+0x3484>
   14aac:	mov	ip, #43	; 0x2b
   14ab0:	mov	sl, #4
   14ab4:	ldr	r2, [sp, #40]	; 0x28
   14ab8:	movw	r1, #8892	; 0x22bc
   14abc:	movt	r1, #2
   14ac0:	ldr	r3, [sp, #1176]	; 0x498
   14ac4:	mov	r0, r6
   14ac8:	mov	r8, r1
   14acc:	str	ip, [sp]
   14ad0:	mov	r5, r6
   14ad4:	ldr	lr, [sp, #1184]	; 0x4a0
   14ad8:	str	sl, [sp, #4]
   14adc:	str	r3, [sp, #8]
   14ae0:	ldr	r3, [sp, #1180]	; 0x49c
   14ae4:	str	ip, [sp, #36]	; 0x24
   14ae8:	str	r3, [sp, #12]
   14aec:	str	lr, [sp, #16]
   14af0:	ldr	r3, [sp, #52]	; 0x34
   14af4:	bl	12bb0 <__snprintf_chk@plt+0x1828>
   14af8:	mov	r9, r0
   14afc:	b	13e0c <__snprintf_chk@plt+0x2a84>
   14b00:	cmp	r2, #0
   14b04:	add	ip, ip, #100	; 0x64
   14b08:	beq	13440 <__snprintf_chk@plt+0x20b8>
   14b0c:	b	141ec <__snprintf_chk@plt+0x2e64>
   14b10:	ldr	r2, [sp, #28]
   14b14:	mov	r3, #75	; 0x4b
   14b18:	str	r3, [r2]
   14b1c:	b	12d28 <__snprintf_chk@plt+0x19a0>
   14b20:	str	r4, [sp, #-8]!
   14b24:	mov	ip, #0
   14b28:	str	lr, [sp, #4]
   14b2c:	sub	sp, sp, #32
   14b30:	ldr	lr, [sp, #40]	; 0x28
   14b34:	add	r4, sp, #31
   14b38:	str	ip, [sp]
   14b3c:	str	r3, [sp, #12]
   14b40:	mvn	r3, #0
   14b44:	str	r3, [sp, #4]
   14b48:	mov	r3, ip
   14b4c:	str	r4, [sp, #8]
   14b50:	str	lr, [sp, #16]
   14b54:	strb	ip, [sp, #31]
   14b58:	bl	12bb0 <__snprintf_chk@plt+0x1828>
   14b5c:	add	sp, sp, #32
   14b60:	ldr	r4, [sp]
   14b64:	add	sp, sp, #4
   14b68:	pop	{pc}		; (ldr pc, [sp], #4)
   14b6c:	strd	r4, [sp, #-12]!
   14b70:	mov	r5, r0
   14b74:	str	lr, [sp, #8]
   14b78:	sub	sp, sp, #12
   14b7c:	bl	11250 <__errno_location@plt>
   14b80:	mov	r4, r0
   14b84:	mov	r2, #0
   14b88:	ldr	r3, [r4]
   14b8c:	mov	r0, r5
   14b90:	str	r2, [r4]
   14b94:	str	r3, [sp]
   14b98:	str	r3, [sp, #4]
   14b9c:	bl	11094 <free@plt>
   14ba0:	ldr	r3, [r4]
   14ba4:	add	r2, sp, #8
   14ba8:	clz	r3, r3
   14bac:	lsr	r3, r3, #5
   14bb0:	add	r3, r2, r3, lsl #2
   14bb4:	ldr	r3, [r3, #-8]
   14bb8:	str	r3, [r4]
   14bbc:	add	sp, sp, #12
   14bc0:	ldrd	r4, [sp]
   14bc4:	add	sp, sp, #8
   14bc8:	pop	{pc}		; (ldr pc, [sp], #4)
   14bcc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14bd0:	mov	r4, r0
   14bd4:	ldr	ip, [r0, #4]
   14bd8:	strd	r6, [sp, #8]
   14bdc:	str	lr, [sp, #20]
   14be0:	ldr	lr, [r0, #8]
   14be4:	str	r8, [sp, #16]
   14be8:	sub	sp, sp, #8
   14bec:	ldr	r5, [sp, #32]
   14bf0:	cmp	lr, ip
   14bf4:	beq	14c1c <__snprintf_chk@plt+0x3894>
   14bf8:	mov	r0, r4
   14bfc:	str	r5, [sp, #32]
   14c00:	add	sp, sp, #8
   14c04:	ldrd	r4, [sp]
   14c08:	ldrd	r6, [sp, #8]
   14c0c:	ldr	r8, [sp, #16]
   14c10:	ldr	lr, [sp, #20]
   14c14:	add	sp, sp, #24
   14c18:	b	112d4 <fseeko64@plt>
   14c1c:	ldr	ip, [r0, #16]
   14c20:	ldr	lr, [r0, #20]
   14c24:	cmp	lr, ip
   14c28:	bne	14bf8 <__snprintf_chk@plt+0x3870>
   14c2c:	ldr	r8, [r0, #36]	; 0x24
   14c30:	cmp	r8, #0
   14c34:	bne	14bf8 <__snprintf_chk@plt+0x3870>
   14c38:	mov	r6, r2
   14c3c:	mov	r7, r3
   14c40:	bl	112b0 <fileno@plt>
   14c44:	mov	r2, r6
   14c48:	mov	r3, r7
   14c4c:	str	r5, [sp]
   14c50:	bl	11148 <lseek64@plt>
   14c54:	mvn	r3, #0
   14c58:	mvn	r2, #0
   14c5c:	cmp	r1, r3
   14c60:	cmpeq	r0, r2
   14c64:	beq	14c94 <__snprintf_chk@plt+0x390c>
   14c68:	ldr	r3, [r4]
   14c6c:	strd	r0, [r4, #80]	; 0x50
   14c70:	bic	r3, r3, #16
   14c74:	str	r3, [r4]
   14c78:	mov	r0, r8
   14c7c:	add	sp, sp, #8
   14c80:	ldrd	r4, [sp]
   14c84:	ldrd	r6, [sp, #8]
   14c88:	ldr	r8, [sp, #16]
   14c8c:	add	sp, sp, #20
   14c90:	pop	{pc}		; (ldr pc, [sp], #4)
   14c94:	mvn	r8, #0
   14c98:	b	14c78 <__snprintf_chk@plt+0x38f0>
   14c9c:	mov	r1, r0
   14ca0:	mov	r0, #0
   14ca4:	b	110a0 <clock_gettime@plt>
   14ca8:	str	r4, [sp, #-8]!
   14cac:	mov	r4, r0
   14cb0:	mov	r0, #0
   14cb4:	str	lr, [sp, #4]
   14cb8:	sub	sp, sp, #8
   14cbc:	mov	r1, sp
   14cc0:	bl	110a0 <clock_gettime@plt>
   14cc4:	ldrd	r2, [sp]
   14cc8:	mov	r0, r4
   14ccc:	strd	r2, [r4]
   14cd0:	add	sp, sp, #8
   14cd4:	ldr	r4, [sp]
   14cd8:	add	sp, sp, #4
   14cdc:	pop	{pc}		; (ldr pc, [sp], #4)
   14ce0:	strd	r4, [sp, #-16]!
   14ce4:	mov	r0, #0
   14ce8:	str	r6, [sp, #8]
   14cec:	mov	r6, #51712	; 0xca00
   14cf0:	movt	r6, #15258	; 0x3b9a
   14cf4:	str	lr, [sp, #12]
   14cf8:	sub	sp, sp, #16
   14cfc:	mov	r1, sp
   14d00:	bl	11280 <clock_getres@plt>
   14d04:	ldr	r4, [sp]
   14d08:	ldr	r3, [sp, #4]
   14d0c:	mla	r4, r6, r4, r3
   14d10:	cmp	r4, #1
   14d14:	ble	14d84 <__snprintf_chk@plt+0x39fc>
   14d18:	mov	r5, #0
   14d1c:	add	r0, sp, #8
   14d20:	bl	14ca8 <__snprintf_chk@plt+0x3920>
   14d24:	ldr	r3, [sp, #12]
   14d28:	cmp	r3, #0
   14d2c:	bne	14d40 <__snprintf_chk@plt+0x39b8>
   14d30:	ldr	r3, [sp, #8]
   14d34:	mul	r3, r6, r3
   14d38:	cmp	r3, #0
   14d3c:	beq	14d64 <__snprintf_chk@plt+0x39dc>
   14d40:	mov	r2, r4
   14d44:	mov	r4, r3
   14d48:	b	14d50 <__snprintf_chk@plt+0x39c8>
   14d4c:	mov	r4, r3
   14d50:	sdiv	r3, r2, r4
   14d54:	mls	r3, r4, r3, r2
   14d58:	mov	r2, r4
   14d5c:	cmp	r3, #0
   14d60:	bne	14d4c <__snprintf_chk@plt+0x39c4>
   14d64:	cmp	r4, #1
   14d68:	add	r5, r5, #1
   14d6c:	movgt	r3, #1
   14d70:	movle	r3, #0
   14d74:	cmp	r5, #31
   14d78:	movgt	r3, #0
   14d7c:	cmp	r3, #0
   14d80:	bne	14d1c <__snprintf_chk@plt+0x3994>
   14d84:	mov	r0, r4
   14d88:	add	sp, sp, #16
   14d8c:	ldrd	r4, [sp]
   14d90:	ldr	r6, [sp, #8]
   14d94:	add	sp, sp, #12
   14d98:	pop	{pc}		; (ldr pc, [sp], #4)
   14d9c:	mov	r3, #0
   14da0:	cmp	r0, #0
   14da4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14da8:	mov	r5, r1
   14dac:	sbcs	r1, r1, #0
   14db0:	strd	r6, [sp, #8]
   14db4:	mov	r4, r0
   14db8:	add	r6, r2, #20
   14dbc:	str	r8, [sp, #16]
   14dc0:	str	lr, [sp, #20]
   14dc4:	strb	r3, [r2, #20]
   14dc8:	blt	14e28 <__snprintf_chk@plt+0x3aa0>
   14dcc:	mov	r0, r4
   14dd0:	mov	r1, r5
   14dd4:	mov	r2, #10
   14dd8:	mov	r3, #0
   14ddc:	bl	20614 <__snprintf_chk@plt+0xf28c>
   14de0:	add	ip, r2, #48	; 0x30
   14de4:	mov	r0, r4
   14de8:	mov	r1, r5
   14dec:	mov	r3, #0
   14df0:	mov	r2, #10
   14df4:	strb	ip, [r6, #-1]!
   14df8:	bl	20614 <__snprintf_chk@plt+0xf28c>
   14dfc:	mov	r4, r0
   14e00:	mov	r5, r1
   14e04:	orrs	r3, r4, r5
   14e08:	bne	14dcc <__snprintf_chk@plt+0x3a44>
   14e0c:	mov	r0, r6
   14e10:	ldrd	r4, [sp]
   14e14:	ldrd	r6, [sp, #8]
   14e18:	ldr	r8, [sp, #16]
   14e1c:	add	sp, sp, #20
   14e20:	pop	{pc}		; (ldr pc, [sp], #4)
   14e24:	mov	r6, r7
   14e28:	mov	r0, r4
   14e2c:	mov	r1, r5
   14e30:	mov	r2, #10
   14e34:	mov	r3, #0
   14e38:	bl	20614 <__snprintf_chk@plt+0xf28c>
   14e3c:	rsb	ip, r2, #48	; 0x30
   14e40:	mov	r0, r4
   14e44:	mov	r1, r5
   14e48:	mov	r3, #0
   14e4c:	mov	r2, #10
   14e50:	strb	ip, [r6, #-1]
   14e54:	sub	r7, r6, #1
   14e58:	bl	20614 <__snprintf_chk@plt+0xf28c>
   14e5c:	mov	r4, r0
   14e60:	mov	r5, r1
   14e64:	orrs	r3, r4, r5
   14e68:	bne	14e24 <__snprintf_chk@plt+0x3a9c>
   14e6c:	mov	r3, #45	; 0x2d
   14e70:	sub	r6, r6, #2
   14e74:	strb	r3, [r7, #-1]
   14e78:	b	14e0c <__snprintf_chk@plt+0x3a84>
   14e7c:	andeq	r0, r0, r0
   14e80:	sub	sp, sp, #8
   14e84:	strd	r4, [sp, #-32]!	; 0xffffffe0
   14e88:	mov	r4, r0
   14e8c:	add	r0, sp, #32
   14e90:	ldr	r1, [r4, #156]	; 0x9c
   14e94:	strd	r6, [sp, #8]
   14e98:	strd	r8, [sp, #16]
   14e9c:	str	sl, [sp, #24]
   14ea0:	str	lr, [sp, #28]
   14ea4:	cmp	r1, #0
   14ea8:	ldrd	r6, [sp, #40]	; 0x28
   14eac:	stm	r0, {r2, r3}
   14eb0:	ldr	r5, [sp, #48]	; 0x30
   14eb4:	beq	14f04 <__snprintf_chk@plt+0x3b7c>
   14eb8:	ldr	r3, [r4, #48]	; 0x30
   14ebc:	cmp	r3, #0
   14ec0:	bne	14f04 <__snprintf_chk@plt+0x3b7c>
   14ec4:	ldrb	r3, [r4, #153]	; 0x99
   14ec8:	cmp	r3, #0
   14ecc:	bne	14f04 <__snprintf_chk@plt+0x3b7c>
   14ed0:	ldr	r3, [r4, #172]	; 0xac
   14ed4:	cmp	r5, #2
   14ed8:	cmple	r3, #0
   14edc:	beq	14fec <__snprintf_chk@plt+0x3c64>
   14ee0:	ldrd	r2, [r0]
   14ee4:	mov	ip, #1
   14ee8:	ldrd	r6, [r0, #8]
   14eec:	ldrd	r8, [r0, #16]
   14ef0:	strd	r2, [r4, #32]
   14ef4:	strd	r6, [r4, #40]	; 0x28
   14ef8:	strb	ip, [r4, #180]	; 0xb4
   14efc:	strd	r8, [r4, #48]	; 0x30
   14f00:	b	14f70 <__snprintf_chk@plt+0x3be8>
   14f04:	cmp	r5, #4
   14f08:	ble	14f90 <__snprintf_chk@plt+0x3c08>
   14f0c:	add	ip, r1, #1
   14f10:	mov	r2, #100	; 0x64
   14f14:	mov	r3, #0
   14f18:	mov	r0, r6
   14f1c:	mov	r1, r7
   14f20:	str	ip, [r4, #156]	; 0x9c
   14f24:	sub	r5, r5, #4
   14f28:	bl	20614 <__snprintf_chk@plt+0xf28c>
   14f2c:	mov	r0, r6
   14f30:	mov	r1, r7
   14f34:	strd	r2, [r4, #64]	; 0x40
   14f38:	mov	r2, #100	; 0x64
   14f3c:	mov	r3, #0
   14f40:	bl	20614 <__snprintf_chk@plt+0xf28c>
   14f44:	mov	r2, #100	; 0x64
   14f48:	mov	r3, #0
   14f4c:	bl	20614 <__snprintf_chk@plt+0xf28c>
   14f50:	mov	r0, r6
   14f54:	mov	r1, r7
   14f58:	strd	r2, [r4, #56]	; 0x38
   14f5c:	movw	r2, #10000	; 0x2710
   14f60:	mov	r3, #0
   14f64:	bl	20614 <__snprintf_chk@plt+0xf28c>
   14f68:	strd	r0, [r4, #40]	; 0x28
   14f6c:	str	r5, [r4, #48]	; 0x30
   14f70:	ldrd	r4, [sp]
   14f74:	ldrd	r6, [sp, #8]
   14f78:	ldrd	r8, [sp, #16]
   14f7c:	ldr	sl, [sp, #24]
   14f80:	ldr	lr, [sp, #28]
   14f84:	add	sp, sp, #32
   14f88:	add	sp, sp, #8
   14f8c:	bx	lr
   14f90:	ldr	r3, [r4, #172]	; 0xac
   14f94:	cmp	r5, #2
   14f98:	add	r3, r3, #1
   14f9c:	str	r3, [r4, #172]	; 0xac
   14fa0:	ble	14ff4 <__snprintf_chk@plt+0x3c6c>
   14fa4:	mov	r2, #100	; 0x64
   14fa8:	mov	r3, #0
   14fac:	mov	r0, r6
   14fb0:	mov	r1, r7
   14fb4:	bl	20614 <__snprintf_chk@plt+0xf28c>
   14fb8:	mov	r2, #100	; 0x64
   14fbc:	mov	r3, #0
   14fc0:	strd	r0, [r4, #72]	; 0x48
   14fc4:	mov	r0, r6
   14fc8:	mov	r1, r7
   14fcc:	bl	20614 <__snprintf_chk@plt+0xf28c>
   14fd0:	strd	r2, [r4, #80]	; 0x50
   14fd4:	mov	r3, #0
   14fd8:	mov	r2, #2
   14fdc:	str	r2, [r4, #28]
   14fe0:	str	r3, [r4, #88]	; 0x58
   14fe4:	str	r3, [r4, #92]	; 0x5c
   14fe8:	b	14f70 <__snprintf_chk@plt+0x3be8>
   14fec:	mov	r3, #1
   14ff0:	str	r3, [r4, #172]	; 0xac
   14ff4:	mov	r2, #0
   14ff8:	mov	r3, #0
   14ffc:	strd	r6, [r4, #72]	; 0x48
   15000:	strd	r2, [r4, #80]	; 0x50
   15004:	b	14fd4 <__snprintf_chk@plt+0x3c4c>
   15008:	ldr	r3, [r1, #24]
   1500c:	cmp	r3, #0
   15010:	blt	15084 <__snprintf_chk@plt+0x3cfc>
   15014:	ldm	r0, {r3, ip}
   15018:	strd	r4, [sp, #-12]!
   1501c:	ldr	r2, [r1]
   15020:	ldr	r5, [r1, #8]
   15024:	ldr	r4, [r1, #12]
   15028:	eor	r3, r3, r2
   1502c:	ldr	r2, [r0, #8]
   15030:	str	lr, [sp, #8]
   15034:	ldr	lr, [r1, #4]
   15038:	eor	r2, r2, r5
   1503c:	eor	ip, ip, lr
   15040:	ldr	lr, [r0, #12]
   15044:	orr	r3, r3, ip
   15048:	orr	r3, r3, r2
   1504c:	ldr	ip, [r0, #16]
   15050:	ldr	r2, [r0, #20]
   15054:	eor	lr, lr, r4
   15058:	ldrd	r0, [r1, #16]
   1505c:	orr	r3, r3, lr
   15060:	ldrd	r4, [sp]
   15064:	add	sp, sp, #8
   15068:	eor	ip, ip, r0
   1506c:	eor	r2, r2, r1
   15070:	orr	r3, r3, ip
   15074:	orrs	r3, r3, r2
   15078:	moveq	r0, #1
   1507c:	movne	r0, #0
   15080:	pop	{pc}		; (ldr pc, [sp], #4)
   15084:	mov	r0, #0
   15088:	bx	lr
   1508c:	movw	r2, #46021	; 0xb3c5
   15090:	movt	r2, #37282	; 0x91a2
   15094:	strd	r4, [sp, #-20]!	; 0xffffffec
   15098:	strd	r6, [sp, #8]
   1509c:	subs	r6, r0, #0
   150a0:	mov	r5, r1
   150a4:	asr	ip, r6, #31
   150a8:	str	lr, [sp, #16]
   150ac:	sub	sp, sp, #12
   150b0:	smull	r2, r4, r2, r6
   150b4:	movlt	lr, #45	; 0x2d
   150b8:	movge	lr, #43	; 0x2b
   150bc:	mov	r0, r1
   150c0:	movw	r3, #11772	; 0x2dfc
   150c4:	movt	r3, #2
   150c8:	mvn	r2, #0
   150cc:	str	lr, [sp]
   150d0:	add	r4, r4, r6
   150d4:	mov	r1, #1
   150d8:	rsb	r4, ip, r4, asr #11
   150dc:	eor	ip, r4, r4, asr #31
   150e0:	sub	ip, ip, r4, asr #31
   150e4:	str	ip, [sp, #4]
   150e8:	bl	1125c <__sprintf_chk@plt>
   150ec:	mov	r3, #3600	; 0xe10
   150f0:	mls	r4, r3, r4, r6
   150f4:	cmp	r4, #0
   150f8:	beq	15170 <__snprintf_chk@plt+0x3de8>
   150fc:	cmp	r4, #0
   15100:	movw	r3, #34953	; 0x8889
   15104:	movt	r3, #34952	; 0x8888
   15108:	rsblt	r4, r4, #0
   1510c:	movw	r2, #33205	; 0x81b5
   15110:	movt	r2, #6990	; 0x1b4e
   15114:	umull	ip, r3, r3, r4
   15118:	movw	r1, #52429	; 0xcccd
   1511c:	movt	r1, #52428	; 0xcccc
   15120:	umull	ip, r2, r2, r4
   15124:	mov	lr, #58	; 0x3a
   15128:	lsr	ip, r3, #5
   1512c:	strb	lr, [r5, r0]
   15130:	add	r0, r5, r0
   15134:	lsr	r2, r2, #6
   15138:	rsb	r3, ip, ip, lsl #4
   1513c:	umull	r7, r6, r1, ip
   15140:	add	r2, r2, #48	; 0x30
   15144:	subs	r3, r4, r3, lsl #2
   15148:	strb	r2, [r0, #1]
   1514c:	lsr	r6, r6, #3
   15150:	addeq	r2, r0, #3
   15154:	add	r6, r6, r6, lsl #2
   15158:	sub	ip, ip, r6, lsl #1
   1515c:	add	ip, ip, #48	; 0x30
   15160:	strb	ip, [r0, #2]
   15164:	bne	15188 <__snprintf_chk@plt+0x3e00>
   15168:	mov	r3, #0
   1516c:	strb	r3, [r2]
   15170:	mov	r0, r5
   15174:	add	sp, sp, #12
   15178:	ldrd	r4, [sp]
   1517c:	ldrd	r6, [sp, #8]
   15180:	add	sp, sp, #16
   15184:	pop	{pc}		; (ldr pc, [sp], #4)
   15188:	umull	r2, r1, r1, r3
   1518c:	add	r2, r0, #6
   15190:	strb	lr, [r0, #3]
   15194:	lsr	r1, r1, #3
   15198:	add	ip, r1, r1, lsl #2
   1519c:	add	r1, r1, #48	; 0x30
   151a0:	sub	r3, r3, ip, lsl #1
   151a4:	strb	r1, [r0, #4]
   151a8:	add	r3, r3, #48	; 0x30
   151ac:	strb	r3, [r0, #5]
   151b0:	mov	r3, #0
   151b4:	strb	r3, [r2]
   151b8:	b	15170 <__snprintf_chk@plt+0x3de8>
   151bc:	mov	ip, r0
   151c0:	movw	r0, #34079	; 0x851f
   151c4:	movt	r0, #20971	; 0x51eb
   151c8:	strd	r4, [sp, #-12]!
   151cc:	mov	r4, r1
   151d0:	asr	r2, ip, #31
   151d4:	str	lr, [sp, #8]
   151d8:	mov	lr, #100	; 0x64
   151dc:	smull	r3, r1, r0, ip
   151e0:	movw	r5, #63636	; 0xf894
   151e4:	movt	r5, #65535	; 0xffff
   151e8:	movw	r3, #11780	; 0x2e04
   151ec:	movt	r3, #2
   151f0:	cmp	ip, r5
   151f4:	addge	r3, r3, #1
   151f8:	sub	sp, sp, #12
   151fc:	rsb	r1, r2, r1, asr #5
   15200:	mov	r0, r4
   15204:	mvn	r2, #0
   15208:	mls	lr, lr, r1, ip
   1520c:	add	r1, r1, #19
   15210:	eor	ip, r1, r1, asr #31
   15214:	cmp	lr, #0
   15218:	sub	ip, ip, r1, asr #31
   1521c:	mov	r1, #1
   15220:	rsblt	lr, lr, #0
   15224:	stm	sp, {ip, lr}
   15228:	bl	1125c <__sprintf_chk@plt>
   1522c:	mov	r0, r4
   15230:	add	sp, sp, #12
   15234:	ldrd	r4, [sp]
   15238:	add	sp, sp, #8
   1523c:	pop	{pc}		; (ldr pc, [sp], #4)
   15240:	push	{r0, r1, r2, r3}
   15244:	mov	r2, #6
   15248:	mov	r1, #1
   1524c:	movw	r0, #11792	; 0x2e10
   15250:	movt	r0, #2
   15254:	str	r4, [sp, #-8]!
   15258:	movw	r4, #20888	; 0x5198
   1525c:	movt	r4, #3
   15260:	str	lr, [sp, #4]
   15264:	sub	sp, sp, #8
   15268:	ldr	r3, [r4]
   1526c:	bl	1113c <fwrite@plt>
   15270:	ldr	r2, [sp, #16]
   15274:	add	ip, sp, #20
   15278:	mov	r1, #1
   1527c:	mov	r3, ip
   15280:	ldr	r0, [r4]
   15284:	str	ip, [sp, #4]
   15288:	bl	111c0 <__vfprintf_chk@plt>
   1528c:	add	sp, sp, #8
   15290:	ldr	r4, [sp]
   15294:	ldr	lr, [sp, #4]
   15298:	add	sp, sp, #8
   1529c:	add	sp, sp, #16
   152a0:	bx	lr
   152a4:	str	r4, [sp, #-8]!
   152a8:	eor	r0, r0, #1
   152ac:	movw	ip, #20888	; 0x5198
   152b0:	movt	ip, #3
   152b4:	str	lr, [sp, #4]
   152b8:	sub	sp, sp, #16
   152bc:	ldr	r4, [sp, #24]
   152c0:	movw	lr, #11800	; 0x2e18
   152c4:	movt	lr, #2
   152c8:	mov	r1, #1
   152cc:	strd	r2, [sp]
   152d0:	add	r2, lr, r0
   152d4:	ldr	r0, [ip]
   152d8:	str	r4, [sp, #8]
   152dc:	bl	112bc <__fprintf_chk@plt>
   152e0:	mov	r0, #1
   152e4:	add	sp, sp, #16
   152e8:	ldr	r4, [sp]
   152ec:	add	sp, sp, #4
   152f0:	pop	{pc}		; (ldr pc, [sp], #4)
   152f4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   152f8:	movw	r5, #8924	; 0x22dc
   152fc:	movt	r5, #2
   15300:	strd	r6, [sp, #8]
   15304:	mov	r6, r1
   15308:	mov	r7, r0
   1530c:	movw	r1, #11812	; 0x2e24
   15310:	movt	r1, #2
   15314:	str	r8, [sp, #16]
   15318:	str	lr, [sp, #20]
   1531c:	b	1532c <__snprintf_chk@plt+0x3fa4>
   15320:	ldr	r1, [r5, #12]!
   15324:	cmp	r1, #0
   15328:	beq	15358 <__snprintf_chk@plt+0x3fd0>
   1532c:	mov	r0, r6
   15330:	mov	r4, r5
   15334:	bl	11070 <strcmp@plt>
   15338:	cmp	r0, #0
   1533c:	bne	15320 <__snprintf_chk@plt+0x3f98>
   15340:	mov	r0, r4
   15344:	ldrd	r4, [sp]
   15348:	ldrd	r6, [sp, #8]
   1534c:	ldr	r8, [sp, #16]
   15350:	add	sp, sp, #20
   15354:	pop	{pc}		; (ldr pc, [sp], #4)
   15358:	ldr	r1, [r7, #192]	; 0xc0
   1535c:	cmp	r1, #0
   15360:	beq	15390 <__snprintf_chk@plt+0x4008>
   15364:	add	r7, r7, #192	; 0xc0
   15368:	b	15378 <__snprintf_chk@plt+0x3ff0>
   1536c:	ldr	r1, [r7, #12]!
   15370:	cmp	r1, #0
   15374:	beq	15390 <__snprintf_chk@plt+0x4008>
   15378:	mov	r0, r6
   1537c:	mov	r4, r7
   15380:	bl	11070 <strcmp@plt>
   15384:	cmp	r0, #0
   15388:	bne	1536c <__snprintf_chk@plt+0x3fe4>
   1538c:	b	15340 <__snprintf_chk@plt+0x3fb8>
   15390:	movw	r1, #11816	; 0x2e28
   15394:	movt	r1, #2
   15398:	ldr	r3, [pc, #48]	; 153d0 <__snprintf_chk@plt+0x4048>
   1539c:	b	153ac <__snprintf_chk@plt+0x4024>
   153a0:	ldr	r1, [r4, #12]
   153a4:	cmp	r1, #0
   153a8:	beq	153c8 <__snprintf_chk@plt+0x4040>
   153ac:	mov	r0, r6
   153b0:	mov	r4, r3
   153b4:	bl	11070 <strcmp@plt>
   153b8:	cmp	r0, #0
   153bc:	add	r3, r4, #12
   153c0:	bne	153a0 <__snprintf_chk@plt+0x4018>
   153c4:	b	15340 <__snprintf_chk@plt+0x3fb8>
   153c8:	mov	r4, r1
   153cc:	b	15340 <__snprintf_chk@plt+0x3fb8>
   153d0:	andeq	r2, r2, ip, lsl #6
   153d4:	mov	r2, #5
   153d8:	strd	r4, [sp, #-12]!
   153dc:	mov	r4, r1
   153e0:	mov	r5, r0
   153e4:	movw	r1, #11820	; 0x2e2c
   153e8:	movt	r1, #2
   153ec:	mov	r0, #0
   153f0:	str	lr, [sp, #8]
   153f4:	sub	sp, sp, #12
   153f8:	bl	110f4 <dcgettext@plt>
   153fc:	mov	r1, r5
   15400:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   15404:	ldrd	r2, [r4, #96]	; 0x60
   15408:	orrs	r1, r2, r3
   1540c:	bne	15550 <__snprintf_chk@plt+0x41c8>
   15410:	ldrd	r2, [r4, #104]	; 0x68
   15414:	orrs	r1, r2, r3
   15418:	beq	154e4 <__snprintf_chk@plt+0x415c>
   1541c:	mov	r0, #0
   15420:	movw	r1, #11864	; 0x2e58
   15424:	movt	r1, #2
   15428:	str	r1, [sp]
   1542c:	bl	152a4 <__snprintf_chk@plt+0x3f1c>
   15430:	ldrd	r2, [r4, #112]	; 0x70
   15434:	orrs	r1, r2, r3
   15438:	beq	1544c <__snprintf_chk@plt+0x40c4>
   1543c:	movw	r1, #11876	; 0x2e64
   15440:	movt	r1, #2
   15444:	str	r1, [sp]
   15448:	bl	152a4 <__snprintf_chk@plt+0x3f1c>
   1544c:	ldrd	r2, [r4, #120]	; 0x78
   15450:	orrs	r1, r2, r3
   15454:	beq	15468 <__snprintf_chk@plt+0x40e0>
   15458:	movw	r1, #11884	; 0x2e6c
   1545c:	movt	r1, #2
   15460:	str	r1, [sp]
   15464:	bl	152a4 <__snprintf_chk@plt+0x3f1c>
   15468:	ldrd	r2, [r4, #128]	; 0x80
   1546c:	orrs	r1, r2, r3
   15470:	beq	15484 <__snprintf_chk@plt+0x40fc>
   15474:	movw	r1, #8732	; 0x221c
   15478:	movt	r1, #2
   1547c:	str	r1, [sp]
   15480:	bl	152a4 <__snprintf_chk@plt+0x3f1c>
   15484:	ldrd	r2, [r4, #136]	; 0x88
   15488:	orrs	r1, r2, r3
   1548c:	beq	154a0 <__snprintf_chk@plt+0x4118>
   15490:	movw	r1, #11896	; 0x2e78
   15494:	movt	r1, #2
   15498:	str	r1, [sp]
   1549c:	bl	152a4 <__snprintf_chk@plt+0x3f1c>
   154a0:	ldr	r2, [r4, #144]	; 0x90
   154a4:	asr	r3, r2, #31
   154a8:	orrs	r1, r2, r3
   154ac:	beq	154c0 <__snprintf_chk@plt+0x4138>
   154b0:	movw	r1, #11892	; 0x2e74
   154b4:	movt	r1, #2
   154b8:	str	r1, [sp]
   154bc:	bl	152a4 <__snprintf_chk@plt+0x3f1c>
   154c0:	movw	r3, #20888	; 0x5198
   154c4:	movt	r3, #3
   154c8:	ldr	r1, [r3]
   154cc:	mov	r0, #10
   154d0:	add	sp, sp, #12
   154d4:	ldrd	r4, [sp]
   154d8:	ldr	lr, [sp, #8]
   154dc:	add	sp, sp, #12
   154e0:	b	1131c <fputc@plt>
   154e4:	ldrd	r2, [r4, #112]	; 0x70
   154e8:	orrs	r1, r2, r3
   154ec:	bne	15574 <__snprintf_chk@plt+0x41ec>
   154f0:	ldrd	r2, [r4, #120]	; 0x78
   154f4:	orrs	r1, r2, r3
   154f8:	bne	1557c <__snprintf_chk@plt+0x41f4>
   154fc:	ldrd	r0, [r4, #128]	; 0x80
   15500:	orrs	r1, r0, r1
   15504:	bne	1557c <__snprintf_chk@plt+0x41f4>
   15508:	ldrd	r0, [r4, #136]	; 0x88
   1550c:	orrs	r1, r0, r1
   15510:	bne	1557c <__snprintf_chk@plt+0x41f4>
   15514:	ldr	r0, [r4, #144]	; 0x90
   15518:	cmp	r0, #0
   1551c:	bne	1557c <__snprintf_chk@plt+0x41f4>
   15520:	mov	r2, #5
   15524:	movw	r1, #11840	; 0x2e40
   15528:	movt	r1, #2
   1552c:	bl	110f4 <dcgettext@plt>
   15530:	movw	r3, #20888	; 0x5198
   15534:	movt	r3, #3
   15538:	ldr	r1, [r3]
   1553c:	add	sp, sp, #12
   15540:	ldrd	r4, [sp]
   15544:	ldr	lr, [sp, #8]
   15548:	add	sp, sp, #12
   1554c:	b	11364 <fputs@plt>
   15550:	movw	r1, #11856	; 0x2e50
   15554:	movt	r1, #2
   15558:	mov	r0, #0
   1555c:	str	r1, [sp]
   15560:	bl	152a4 <__snprintf_chk@plt+0x3f1c>
   15564:	ldrd	r2, [r4, #104]	; 0x68
   15568:	orrs	r1, r2, r3
   1556c:	beq	15430 <__snprintf_chk@plt+0x40a8>
   15570:	b	15420 <__snprintf_chk@plt+0x4098>
   15574:	mov	r0, #0
   15578:	b	1543c <__snprintf_chk@plt+0x40b4>
   1557c:	mov	r0, #0
   15580:	b	15450 <__snprintf_chk@plt+0x40c8>
   15584:	mov	ip, #0
   15588:	strd	r4, [sp, #-16]!
   1558c:	mov	r4, r2
   15590:	str	r6, [sp, #8]
   15594:	mov	r3, r0
   15598:	mov	r5, r1
   1559c:	str	lr, [sp, #12]
   155a0:	sub	sp, sp, #40	; 0x28
   155a4:	movw	r2, #11904	; 0x2e80
   155a8:	movt	r2, #2
   155ac:	mov	r0, r4
   155b0:	mov	r1, #100	; 0x64
   155b4:	str	ip, [sp]
   155b8:	str	ip, [sp, #4]
   155bc:	bl	20468 <__snprintf_chk@plt+0xf0e0>
   155c0:	cmp	r0, #99	; 0x63
   155c4:	movgt	r3, #0
   155c8:	movle	r3, #1
   155cc:	cmp	r5, #0
   155d0:	moveq	r3, #0
   155d4:	cmp	r3, #0
   155d8:	beq	155e8 <__snprintf_chk@plt+0x4260>
   155dc:	ldr	r3, [r5, #176]	; 0xb0
   155e0:	cmp	r3, #0
   155e4:	bne	15600 <__snprintf_chk@plt+0x4278>
   155e8:	mov	r0, r4
   155ec:	add	sp, sp, #40	; 0x28
   155f0:	ldrd	r4, [sp]
   155f4:	ldr	r6, [sp, #8]
   155f8:	add	sp, sp, #12
   155fc:	pop	{pc}		; (ldr pc, [sp], #4)
   15600:	mov	r6, r0
   15604:	add	r1, sp, #12
   15608:	ldr	r0, [r5, #24]
   1560c:	bl	1508c <__snprintf_chk@plt+0x3d04>
   15610:	movw	r2, #11932	; 0x2e9c
   15614:	movt	r2, #2
   15618:	add	r5, r4, r6
   1561c:	rsb	r1, r6, #100	; 0x64
   15620:	mvn	r3, #0
   15624:	str	r2, [sp]
   15628:	mov	r2, #1
   1562c:	str	r0, [sp, #4]
   15630:	mov	r0, r5
   15634:	bl	11388 <__snprintf_chk@plt>
   15638:	b	155e8 <__snprintf_chk@plt+0x4260>
   1563c:	ldrb	r2, [r0, #188]	; 0xbc
   15640:	strd	r4, [sp, #-20]!	; 0xffffffec
   15644:	mov	r4, r0
   15648:	mov	r5, r1
   1564c:	strd	r6, [sp, #8]
   15650:	str	lr, [sp, #16]
   15654:	sub	sp, sp, #20
   15658:	cmp	r2, #0
   1565c:	beq	15710 <__snprintf_chk@plt+0x4388>
   15660:	ldr	r2, [r0, #8]
   15664:	ldr	r1, [r0, #12]
   15668:	adds	r6, r2, #1
   1566c:	adc	r7, r1, #0
   15670:	cmp	r7, #0
   15674:	cmpeq	r6, #13
   15678:	bhi	156c4 <__snprintf_chk@plt+0x433c>
   1567c:	ldr	r3, [pc, #212]	; 15758 <__snprintf_chk@plt+0x43d0>
   15680:	mov	ip, #11
   15684:	movw	r2, #8876	; 0x22ac
   15688:	movt	r2, #2
   1568c:	mov	r1, #100	; 0x64
   15690:	mov	r0, r5
   15694:	mla	r3, ip, r6, r3
   15698:	bl	11268 <snprintf@plt>
   1569c:	ldr	ip, [r4, #16]
   156a0:	cmp	ip, #6
   156a4:	bhi	156f8 <__snprintf_chk@plt+0x4370>
   156a8:	cmp	r0, #99	; 0x63
   156ac:	bhi	156f8 <__snprintf_chk@plt+0x4370>
   156b0:	clz	r3, r0
   156b4:	add	r4, r5, r0
   156b8:	lsr	r3, r3, #5
   156bc:	rsb	r1, r0, #100	; 0x64
   156c0:	b	1572c <__snprintf_chk@plt+0x43a4>
   156c4:	movw	r0, #11940	; 0x2ea4
   156c8:	movt	r0, #2
   156cc:	mvn	r3, #0
   156d0:	str	r0, [sp]
   156d4:	mov	r0, r5
   156d8:	str	r2, [sp, #8]
   156dc:	mov	r2, #1
   156e0:	str	r1, [sp, #12]
   156e4:	mov	r1, #100	; 0x64
   156e8:	bl	11388 <__snprintf_chk@plt>
   156ec:	ldr	ip, [r4, #16]
   156f0:	cmp	ip, #6
   156f4:	bls	156b0 <__snprintf_chk@plt+0x4328>
   156f8:	mov	r0, r5
   156fc:	add	sp, sp, #20
   15700:	ldrd	r4, [sp]
   15704:	ldrd	r6, [sp, #8]
   15708:	add	sp, sp, #16
   1570c:	pop	{pc}		; (ldr pc, [sp], #4)
   15710:	strb	r2, [r1]
   15714:	ldr	ip, [r0, #16]
   15718:	cmp	ip, #6
   1571c:	bhi	156f8 <__snprintf_chk@plt+0x4370>
   15720:	mov	r4, r1
   15724:	mov	r3, #1
   15728:	mov	r1, #100	; 0x64
   1572c:	ldr	lr, [pc, #40]	; 1575c <__snprintf_chk@plt+0x43d4>
   15730:	movw	r2, #8848	; 0x2290
   15734:	movt	r2, #2
   15738:	add	r2, r3, r2
   1573c:	mov	r0, r4
   15740:	mvn	r3, #0
   15744:	add	ip, lr, ip, lsl #2
   15748:	stm	sp, {r2, ip}
   1574c:	mov	r2, #1
   15750:	bl	11388 <__snprintf_chk@plt>
   15754:	b	156f8 <__snprintf_chk@plt+0x4370>
   15758:	andeq	r2, r2, ip, asr #10
   1575c:	andeq	r2, r2, r8, ror #11
   15760:	mov	r2, #5
   15764:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15768:	mov	r4, r1
   1576c:	mov	r5, r0
   15770:	movw	r1, #11820	; 0x2e2c
   15774:	movt	r1, #2
   15778:	mov	r0, #0
   1577c:	strd	r6, [sp, #8]
   15780:	strd	r8, [sp, #16]
   15784:	strd	sl, [sp, #24]
   15788:	str	lr, [sp, #32]
   1578c:	sub	sp, sp, #132	; 0x84
   15790:	bl	110f4 <dcgettext@plt>
   15794:	mov	r1, r5
   15798:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   1579c:	ldr	r2, [r4, #156]	; 0x9c
   157a0:	cmp	r2, #0
   157a4:	bne	159b0 <__snprintf_chk@plt+0x4628>
   157a8:	ldrb	r1, [r4, #180]	; 0xb4
   157ac:	movw	r5, #20888	; 0x5198
   157b0:	movt	r5, #3
   157b4:	ldrb	r3, [r4, #187]	; 0xbb
   157b8:	ldr	r8, [r5]
   157bc:	cmp	r1, r3
   157c0:	beq	15800 <__snprintf_chk@plt+0x4478>
   157c4:	mov	r2, #5
   157c8:	movw	r1, #11996	; 0x2edc
   157cc:	movt	r1, #2
   157d0:	mov	r0, #0
   157d4:	bl	110f4 <dcgettext@plt>
   157d8:	ldrd	r6, [r4, #40]	; 0x28
   157dc:	mov	r2, r0
   157e0:	mov	r1, #1
   157e4:	mov	r0, r8
   157e8:	strd	r6, [sp]
   157ec:	bl	112bc <__fprintf_chk@plt>
   157f0:	ldrb	r3, [r4, #180]	; 0xb4
   157f4:	mov	r2, #1
   157f8:	ldr	r8, [r5]
   157fc:	strb	r3, [r4, #187]	; 0xbb
   15800:	ldr	r3, [r4, #172]	; 0xac
   15804:	cmp	r3, #0
   15808:	beq	15818 <__snprintf_chk@plt+0x4490>
   1580c:	ldrb	r3, [r4, #185]	; 0xb9
   15810:	cmp	r3, #0
   15814:	beq	159e0 <__snprintf_chk@plt+0x4658>
   15818:	ldr	r3, [r4, #160]	; 0xa0
   1581c:	cmp	r3, #0
   15820:	beq	15890 <__snprintf_chk@plt+0x4508>
   15824:	ldrb	r3, [r4, #183]	; 0xb7
   15828:	cmp	r3, #0
   1582c:	bne	15890 <__snprintf_chk@plt+0x4508>
   15830:	cmp	r2, #0
   15834:	bne	15a54 <__snprintf_chk@plt+0x46cc>
   15838:	mov	r2, #5
   1583c:	movw	r1, #12048	; 0x2f10
   15840:	movt	r1, #2
   15844:	mov	r0, #0
   15848:	bl	110f4 <dcgettext@plt>
   1584c:	mov	r9, r0
   15850:	add	r1, sp, #28
   15854:	mov	r0, r4
   15858:	bl	1563c <__snprintf_chk@plt+0x42b4>
   1585c:	ldrd	r6, [r4, #8]
   15860:	mov	r3, r0
   15864:	mov	r2, r9
   15868:	mov	r0, r8
   1586c:	mov	r1, #1
   15870:	ldr	ip, [r4, #16]
   15874:	strd	r6, [sp]
   15878:	str	ip, [sp, #8]
   1587c:	bl	112bc <__fprintf_chk@plt>
   15880:	ldr	r8, [r5]
   15884:	mov	r3, #1
   15888:	mov	r2, r3
   1588c:	strb	r3, [r4, #183]	; 0xb7
   15890:	ldr	r3, [r4, #164]	; 0xa4
   15894:	cmp	r3, #0
   15898:	beq	15928 <__snprintf_chk@plt+0x45a0>
   1589c:	ldrb	r3, [r4, #184]	; 0xb8
   158a0:	cmp	r3, #0
   158a4:	bne	15928 <__snprintf_chk@plt+0x45a0>
   158a8:	ldr	lr, [r4, #168]	; 0xa8
   158ac:	movw	r3, #11948	; 0x2eac
   158b0:	movt	r3, #2
   158b4:	movw	ip, #14840	; 0x39f8
   158b8:	movt	ip, #2
   158bc:	eor	r2, r2, #1
   158c0:	movw	r1, #12080	; 0x2f30
   158c4:	movt	r1, #2
   158c8:	mov	r0, r8
   158cc:	add	r2, r1, r2
   158d0:	mov	r1, #1
   158d4:	cmp	lr, #0
   158d8:	movne	ip, r3
   158dc:	ldr	r3, [r4, #20]
   158e0:	str	ip, [sp]
   158e4:	bl	112bc <__fprintf_chk@plt>
   158e8:	ldr	r3, [r4, #176]	; 0xb0
   158ec:	mov	r2, #1
   158f0:	strb	r2, [r4, #184]	; 0xb8
   158f4:	cmp	r3, #0
   158f8:	bne	15a68 <__snprintf_chk@plt+0x46e0>
   158fc:	ldrb	r3, [r4, #152]	; 0x98
   15900:	ldr	r8, [r5]
   15904:	cmp	r3, #0
   15908:	beq	15988 <__snprintf_chk@plt+0x4600>
   1590c:	ldr	r6, [r4, #88]	; 0x58
   15910:	asr	r7, r6, #31
   15914:	mov	r1, r8
   15918:	mov	r0, #32
   1591c:	bl	1131c <fputc@plt>
   15920:	ldr	r8, [r5]
   15924:	b	1595c <__snprintf_chk@plt+0x45d4>
   15928:	ldr	r3, [r4, #176]	; 0xb0
   1592c:	cmp	r3, #0
   15930:	beq	15940 <__snprintf_chk@plt+0x45b8>
   15934:	ldrb	r3, [r4, #186]	; 0xba
   15938:	cmp	r3, #0
   1593c:	beq	15a88 <__snprintf_chk@plt+0x4700>
   15940:	ldrb	r3, [r4, #152]	; 0x98
   15944:	cmp	r3, #0
   15948:	beq	15988 <__snprintf_chk@plt+0x4600>
   1594c:	ldr	r6, [r4, #88]	; 0x58
   15950:	cmp	r2, #0
   15954:	asr	r7, r6, #31
   15958:	bne	15914 <__snprintf_chk@plt+0x458c>
   1595c:	mov	r2, #5
   15960:	movw	r1, #12092	; 0x2f3c
   15964:	movt	r1, #2
   15968:	mov	r0, #0
   1596c:	bl	110f4 <dcgettext@plt>
   15970:	mov	r2, r0
   15974:	mov	r1, #1
   15978:	strd	r6, [sp]
   1597c:	mov	r0, r8
   15980:	bl	112bc <__fprintf_chk@plt>
   15984:	ldr	r8, [r5]
   15988:	mov	r1, r8
   1598c:	mov	r0, #10
   15990:	bl	1131c <fputc@plt>
   15994:	add	sp, sp, #132	; 0x84
   15998:	ldrd	r4, [sp]
   1599c:	ldrd	r6, [sp, #8]
   159a0:	ldrd	r8, [sp, #16]
   159a4:	ldrd	sl, [sp, #24]
   159a8:	add	sp, sp, #32
   159ac:	pop	{pc}		; (ldr pc, [sp], #4)
   159b0:	ldrb	r3, [r4, #182]	; 0xb6
   159b4:	movw	r5, #20888	; 0x5198
   159b8:	movt	r5, #3
   159bc:	ldr	r8, [r5]
   159c0:	cmp	r3, #0
   159c4:	beq	15adc <__snprintf_chk@plt+0x4754>
   159c8:	ldrb	r2, [r4, #180]	; 0xb4
   159cc:	ldrb	r3, [r4, #187]	; 0xbb
   159d0:	cmp	r2, r3
   159d4:	moveq	r2, #0
   159d8:	bne	157c4 <__snprintf_chk@plt+0x443c>
   159dc:	b	15800 <__snprintf_chk@plt+0x4478>
   159e0:	mov	r0, r8
   159e4:	ldrd	sl, [r4, #72]	; 0x48
   159e8:	eor	r2, r2, #1
   159ec:	movw	r3, #12012	; 0x2eec
   159f0:	movt	r3, #2
   159f4:	ldr	r6, [r4, #88]	; 0x58
   159f8:	add	r2, r3, r2
   159fc:	mov	r1, #1
   15a00:	ldrd	r8, [r4, #80]	; 0x50
   15a04:	strd	sl, [sp]
   15a08:	asr	r7, r6, #31
   15a0c:	strd	r8, [sp, #8]
   15a10:	strd	r6, [sp, #16]
   15a14:	bl	112bc <__fprintf_chk@plt>
   15a18:	ldr	r3, [r4, #92]	; 0x5c
   15a1c:	cmp	r3, #0
   15a20:	bne	15b3c <__snprintf_chk@plt+0x47b4>
   15a24:	ldr	r1, [r4, #28]
   15a28:	ldr	r8, [r5]
   15a2c:	cmp	r1, #1
   15a30:	beq	15b60 <__snprintf_chk@plt+0x47d8>
   15a34:	ldr	r3, [r4, #160]	; 0xa0
   15a38:	mov	r2, #1
   15a3c:	strb	r2, [r4, #185]	; 0xb9
   15a40:	cmp	r3, #0
   15a44:	beq	15890 <__snprintf_chk@plt+0x4508>
   15a48:	ldrb	r2, [r4, #183]	; 0xb7
   15a4c:	cmp	r2, #0
   15a50:	bne	15890 <__snprintf_chk@plt+0x4508>
   15a54:	mov	r1, r8
   15a58:	mov	r0, #32
   15a5c:	bl	1131c <fputc@plt>
   15a60:	ldr	r8, [r5]
   15a64:	b	15838 <__snprintf_chk@plt+0x44b0>
   15a68:	ldrb	r3, [r4, #186]	; 0xba
   15a6c:	ldr	r8, [r5]
   15a70:	cmp	r3, #0
   15a74:	beq	15b54 <__snprintf_chk@plt+0x47cc>
   15a78:	ldrb	r3, [r4, #152]	; 0x98
   15a7c:	cmp	r3, #0
   15a80:	beq	15988 <__snprintf_chk@plt+0x4600>
   15a84:	b	1590c <__snprintf_chk@plt+0x4584>
   15a88:	eor	r2, r2, #1
   15a8c:	movw	r6, #11956	; 0x2eb4
   15a90:	movt	r6, #2
   15a94:	add	r6, r2, r6
   15a98:	add	r1, sp, #28
   15a9c:	ldr	r0, [r4, #24]
   15aa0:	bl	1508c <__snprintf_chk@plt+0x3d04>
   15aa4:	mov	r3, r0
   15aa8:	mov	r2, r6
   15aac:	mov	r0, r8
   15ab0:	mov	r1, #1
   15ab4:	bl	112bc <__fprintf_chk@plt>
   15ab8:	ldrb	r3, [r4, #152]	; 0x98
   15abc:	mov	r2, #1
   15ac0:	strb	r2, [r4, #186]	; 0xba
   15ac4:	cmp	r3, #0
   15ac8:	beq	15984 <__snprintf_chk@plt+0x45fc>
   15acc:	ldr	r6, [r4, #88]	; 0x58
   15ad0:	ldr	r8, [r5]
   15ad4:	asr	r7, r6, #31
   15ad8:	b	15914 <__snprintf_chk@plt+0x458c>
   15adc:	ldrd	r6, [r4, #64]	; 0x40
   15ae0:	mov	r0, r8
   15ae4:	mov	r1, #1
   15ae8:	movw	r2, #11964	; 0x2ebc
   15aec:	movt	r2, #2
   15af0:	ldrd	r8, [r4, #40]	; 0x28
   15af4:	strd	r6, [sp, #16]
   15af8:	ldrd	r6, [r4, #56]	; 0x38
   15afc:	strd	r8, [sp]
   15b00:	strd	r6, [sp, #8]
   15b04:	bl	112bc <__fprintf_chk@plt>
   15b08:	ldrb	r1, [r4, #180]	; 0xb4
   15b0c:	mov	r2, #1
   15b10:	ldrb	r3, [r4, #187]	; 0xbb
   15b14:	strb	r2, [r4, #182]	; 0xb6
   15b18:	cmp	r1, r3
   15b1c:	beq	15b34 <__snprintf_chk@plt+0x47ac>
   15b20:	mov	r0, #32
   15b24:	ldr	r1, [r5]
   15b28:	bl	1131c <fputc@plt>
   15b2c:	ldr	r8, [r5]
   15b30:	b	157c4 <__snprintf_chk@plt+0x443c>
   15b34:	ldr	r8, [r5]
   15b38:	b	15800 <__snprintf_chk@plt+0x4478>
   15b3c:	movw	r2, #12036	; 0x2f04
   15b40:	movt	r2, #2
   15b44:	ldr	r0, [r5]
   15b48:	mov	r1, #1
   15b4c:	bl	112bc <__fprintf_chk@plt>
   15b50:	b	15a24 <__snprintf_chk@plt+0x469c>
   15b54:	movw	r6, #11956	; 0x2eb4
   15b58:	movt	r6, #2
   15b5c:	b	15a98 <__snprintf_chk@plt+0x4710>
   15b60:	mov	r3, r8
   15b64:	movw	r0, #12044	; 0x2f0c
   15b68:	movt	r0, #2
   15b6c:	mov	r2, #2
   15b70:	bl	1113c <fwrite@plt>
   15b74:	ldr	r8, [r5]
   15b78:	b	15a34 <__snprintf_chk@plt+0x46ac>
   15b7c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15b80:	mov	r3, #0
   15b84:	mov	r5, #38	; 0x26
   15b88:	strd	r6, [sp, #8]
   15b8c:	mov	r7, r3
   15b90:	cmn	r5, #93	; 0x5d
   15b94:	strd	r8, [sp, #16]
   15b98:	mov	r4, r5
   15b9c:	movw	r9, #8924	; 0x22dc
   15ba0:	movt	r9, #2
   15ba4:	strd	sl, [sp, #24]
   15ba8:	str	lr, [sp, #32]
   15bac:	sub	sp, sp, #1536	; 0x600
   15bb0:	sub	sp, sp, #4
   15bb4:	add	r8, sp, #264	; 0x108
   15bb8:	add	sl, sp, #416	; 0x1a0
   15bbc:	str	r0, [sp, #28]
   15bc0:	strh	r3, [r8]
   15bc4:	str	r3, [sp, #76]	; 0x4c
   15bc8:	mov	r3, #51712	; 0xca00
   15bcc:	movt	r3, #15258	; 0x3b9a
   15bd0:	str	r3, [sp, #96]	; 0x60
   15bd4:	mvn	r3, #1
   15bd8:	mov	fp, r3
   15bdc:	beq	15ce8 <__snprintf_chk@plt+0x4960>
   15be0:	cmn	fp, #2
   15be4:	beq	16028 <__snprintf_chk@plt+0x4ca0>
   15be8:	cmp	fp, #0
   15bec:	ble	16014 <__snprintf_chk@plt+0x4c8c>
   15bf0:	movw	r3, #277	; 0x115
   15bf4:	cmp	fp, r3
   15bf8:	ble	16238 <__snprintf_chk@plt+0x4eb0>
   15bfc:	add	r4, r5, #2
   15c00:	mov	r1, #2
   15c04:	cmp	r4, #112	; 0x70
   15c08:	bhi	15ce8 <__snprintf_chk@plt+0x4960>
   15c0c:	add	r4, r9, r4
   15c10:	movw	r3, #2260	; 0x8d4
   15c14:	ldrsb	r3, [r4, r3]
   15c18:	cmp	r3, r1
   15c1c:	bne	15ce8 <__snprintf_chk@plt+0x4960>
   15c20:	ldrb	r7, [r4, #2376]	; 0x948
   15c24:	cmp	r7, #0
   15c28:	beq	16398 <__snprintf_chk@plt+0x5010>
   15c2c:	ldr	r3, [sp, #76]	; 0x4c
   15c30:	add	r1, sp, #312	; 0x138
   15c34:	add	ip, sl, #56	; 0x38
   15c38:	mvn	fp, #1
   15c3c:	str	r8, [sp, #32]
   15c40:	ldrd	r4, [sp, #88]	; 0x58
   15c44:	cmp	r3, #0
   15c48:	subne	r3, r3, #1
   15c4c:	strne	r3, [sp, #76]	; 0x4c
   15c50:	ldr	r3, [sp, #100]	; 0x64
   15c54:	str	r3, [sp, #320]	; 0x140
   15c58:	add	r3, sp, #304	; 0x130
   15c5c:	ldrd	r2, [r3]
   15c60:	strd	r4, [r1]
   15c64:	add	r1, sp, #320	; 0x140
   15c68:	ldrd	r0, [r1]
   15c6c:	strd	r2, [sl, #56]	; 0x38
   15c70:	add	r3, sp, #328	; 0x148
   15c74:	ldrd	r2, [r3]
   15c78:	strd	r4, [sl, #64]	; 0x40
   15c7c:	strd	r0, [sl, #72]	; 0x48
   15c80:	add	r1, sp, #336	; 0x150
   15c84:	ldrd	r0, [r1]
   15c88:	strd	r2, [sl, #80]	; 0x50
   15c8c:	add	r3, sp, #344	; 0x158
   15c90:	ldrd	r2, [r3]
   15c94:	strd	r0, [sl, #88]	; 0x58
   15c98:	add	r1, sp, #352	; 0x160
   15c9c:	ldrd	r0, [r1]
   15ca0:	strd	r2, [sl, #96]	; 0x60
   15ca4:	mov	sl, ip
   15ca8:	strd	r0, [ip, #48]	; 0x30
   15cac:	ldr	r2, [sp, #32]
   15cb0:	add	r3, sp, #272	; 0x110
   15cb4:	add	r3, r3, #30
   15cb8:	add	r8, r2, #2
   15cbc:	strh	r7, [r2, #2]
   15cc0:	cmp	r8, r3
   15cc4:	bcs	182d0 <__snprintf_chk@plt+0x6f48>
   15cc8:	cmp	r7, #12
   15ccc:	beq	182d8 <__snprintf_chk@plt+0x6f50>
   15cd0:	add	r3, r9, r7
   15cd4:	add	r3, r3, #808	; 0x328
   15cd8:	ldrsb	r5, [r3]
   15cdc:	cmn	r5, #93	; 0x5d
   15ce0:	mov	r4, r5
   15ce4:	bne	15be0 <__snprintf_chk@plt+0x4858>
   15ce8:	add	r3, r9, r7
   15cec:	ldrb	ip, [r3, #2492]	; 0x9bc
   15cf0:	cmp	ip, #0
   15cf4:	bne	15da4 <__snprintf_chk@plt+0x4a1c>
   15cf8:	ldr	r3, [sp, #76]	; 0x4c
   15cfc:	cmp	r3, #3
   15d00:	bne	15d10 <__snprintf_chk@plt+0x4988>
   15d04:	cmp	fp, #0
   15d08:	bgt	16020 <__snprintf_chk@plt+0x4c98>
   15d0c:	beq	15ff0 <__snprintf_chk@plt+0x4c68>
   15d10:	movw	r0, #2260	; 0x8d4
   15d14:	add	r1, sp, #264	; 0x108
   15d18:	b	15d2c <__snprintf_chk@plt+0x49a4>
   15d1c:	cmp	r8, r1
   15d20:	sub	sl, sl, #56	; 0x38
   15d24:	beq	15ff0 <__snprintf_chk@plt+0x4c68>
   15d28:	ldrsh	r7, [r8, #-2]!
   15d2c:	add	r7, r9, r7
   15d30:	add	r7, r7, #808	; 0x328
   15d34:	ldrsb	r3, [r7]
   15d38:	cmn	r3, #93	; 0x5d
   15d3c:	add	r2, r3, #1
   15d40:	beq	15d1c <__snprintf_chk@plt+0x4994>
   15d44:	cmp	r2, #112	; 0x70
   15d48:	add	r3, r9, r2
   15d4c:	bhi	15d1c <__snprintf_chk@plt+0x4994>
   15d50:	ldrsb	r2, [r3, r0]
   15d54:	cmp	r2, #1
   15d58:	bne	15d1c <__snprintf_chk@plt+0x4994>
   15d5c:	ldrb	r7, [r3, #2376]	; 0x948
   15d60:	cmp	r7, #0
   15d64:	beq	15d1c <__snprintf_chk@plt+0x4994>
   15d68:	ldrd	r4, [sp, #88]	; 0x58
   15d6c:	add	r1, sp, #312	; 0x138
   15d70:	add	ip, sl, #56	; 0x38
   15d74:	str	r8, [sp, #32]
   15d78:	ldr	r3, [sp, #100]	; 0x64
   15d7c:	str	r3, [sp, #320]	; 0x140
   15d80:	add	r3, sp, #304	; 0x130
   15d84:	ldrd	r2, [r3]
   15d88:	strd	r4, [r1]
   15d8c:	add	r1, sp, #320	; 0x140
   15d90:	ldrd	r0, [r1]
   15d94:	strd	r2, [sl, #56]	; 0x38
   15d98:	mov	r3, #3
   15d9c:	str	r3, [sp, #76]	; 0x4c
   15da0:	b	15c70 <__snprintf_chk@plt+0x48e8>
   15da4:	add	r3, r9, ip
   15da8:	add	r5, sp, #368	; 0x170
   15dac:	ldrb	r2, [r3, #2608]	; 0xa30
   15db0:	mov	r4, r5
   15db4:	rsb	r1, r2, #1
   15db8:	rsb	r1, r1, r1, lsl #3
   15dbc:	lsl	r1, r1, #3
   15dc0:	ldrd	r6, [sl, r1]
   15dc4:	add	r3, sl, r1
   15dc8:	ldrd	r0, [r3, #8]
   15dcc:	ldr	lr, [r3, #16]
   15dd0:	strd	r6, [r5, #-8]
   15dd4:	ldr	r7, [r3, #20]
   15dd8:	strd	r0, [r4], #-8
   15ddc:	ldr	r6, [r3, #24]
   15de0:	strd	r0, [sp, #44]	; 0x2c
   15de4:	ldr	r1, [r3, #28]
   15de8:	str	lr, [r4, #16]
   15dec:	str	r7, [r4, #20]
   15df0:	str	r6, [r4, #24]
   15df4:	str	r7, [sp, #56]	; 0x38
   15df8:	ldr	r7, [r3, #32]
   15dfc:	str	r6, [sp, #68]	; 0x44
   15e00:	ldr	r6, [r3, #40]	; 0x28
   15e04:	str	r1, [r4, #28]
   15e08:	ldr	r0, [r3, #44]	; 0x2c
   15e0c:	str	r7, [r4, #32]
   15e10:	str	r6, [sp, #16]
   15e14:	str	r6, [r4, #40]	; 0x28
   15e18:	str	lr, [sp, #52]	; 0x34
   15e1c:	sub	lr, ip, #4
   15e20:	str	r7, [sp, #60]	; 0x3c
   15e24:	str	r1, [sp, #72]	; 0x48
   15e28:	ldr	r1, [r3, #36]	; 0x24
   15e2c:	ldrd	r6, [r3, #48]	; 0x30
   15e30:	ldr	r3, [r3, #48]	; 0x30
   15e34:	str	r1, [r4, #36]	; 0x24
   15e38:	str	r3, [sp, #40]	; 0x28
   15e3c:	str	r1, [sp, #64]	; 0x40
   15e40:	str	r0, [sp, #20]
   15e44:	str	r0, [r4, #44]	; 0x2c
   15e48:	strd	r6, [r4, #48]	; 0x30
   15e4c:	cmp	lr, #87	; 0x57
   15e50:	ldrls	pc, [pc, lr, lsl #2]
   15e54:	b	18ad8 <__snprintf_chk@plt+0x7750>
   15e58:	andeq	r6, r1, ip, lsr #23
   15e5c:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   15e60:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   15e64:	andeq	r6, r1, ip, asr #22
   15e68:	ldrdeq	r6, [r1], -r4
   15e6c:	andeq	r6, r1, r0, lsr #25
   15e70:	andeq	r6, r1, ip, ror #24
   15e74:	andeq	r6, r1, r8, lsl ip
   15e78:			; <UNDEFINED> instruction: 0x00016eb8
   15e7c:	andeq	r6, r1, ip, lsr #29
   15e80:	andeq	r6, r1, ip, ror #28
   15e84:	andeq	r6, r1, r8, lsr #28
   15e88:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   15e8c:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   15e90:	ldrdeq	r6, [r1], -ip
   15e94:	muleq	r1, r8, sp
   15e98:	andeq	r6, r1, r4, asr sp
   15e9c:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   15ea0:	andeq	r6, r1, r8, lsl #26
   15ea4:	ldrdeq	r7, [r1], -ip
   15ea8:	muleq	r1, r0, lr
   15eac:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   15eb0:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   15eb4:	andeq	r7, r1, r0, asr #27
   15eb8:	andeq	r8, r1, r4, asr #3
   15ebc:	muleq	r1, r0, r1
   15ec0:	andeq	r8, r1, ip, ror #2
   15ec4:	andeq	r8, r1, r0, asr #2
   15ec8:	ldrdeq	r7, [r1], -r8
   15ecc:	andeq	r7, r1, r0, asr r6
   15ed0:	andeq	r7, r1, r0, ror #10
   15ed4:	andeq	r6, r1, r8, asr #31
   15ed8:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   15edc:	andeq	r6, r1, ip, ror #30
   15ee0:	andeq	r6, r1, r8, lsr pc
   15ee4:	andeq	r6, r1, ip, lsr #30
   15ee8:	andeq	r6, r1, ip, ror #29
   15eec:	andeq	r7, r1, r8, asr #6
   15ef0:	ldrdeq	r7, [r1], -r8
   15ef4:			; <UNDEFINED> instruction: 0x00015fb8
   15ef8:	andeq	r7, r1, r4, ror #4
   15efc:	andeq	r7, r1, r4, lsr r2
   15f00:	andeq	r7, r1, r0, lsl #4
   15f04:	ldrdeq	r7, [r1], -r0
   15f08:	andeq	r7, r1, r4, lsl #3
   15f0c:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   15f10:	ldrdeq	r6, [r1], -ip
   15f14:	andeq	r7, r1, r4, lsl #20
   15f18:	andeq	r6, r1, r8, ror r5
   15f1c:	andeq	r6, r1, r8, ror r5
   15f20:	andeq	r7, r1, ip, ror r1
   15f24:	andeq	r7, r1, ip, lsl r1
   15f28:	strheq	r7, [r1], -r8
   15f2c:	andeq	r7, r1, r4, rrx
   15f30:	andeq	r6, r1, r4, ror #21
   15f34:	andeq	r6, r1, r4, ror sl
   15f38:	strdeq	r6, [r1], -r0
   15f3c:	andeq	r6, r1, r0, asr r9
   15f40:	strdeq	r6, [r1], -r0
   15f44:	muleq	r1, ip, r8
   15f48:	andeq	r6, r1, r4, lsr r8
   15f4c:	andeq	r6, r1, r4, asr #15
   15f50:	andeq	r6, r1, ip, asr r7
   15f54:	andeq	r7, r1, ip, ror #26
   15f58:	strdeq	r7, [r1], -ip
   15f5c:	strdeq	r6, [r1], -ip
   15f60:	andeq	r7, r1, r0, asr #23
   15f64:	andeq	r6, r1, r0, lsl r5
   15f68:	andeq	r6, r1, r0, lsl r5
   15f6c:	andeq	r7, r1, r4, lsl #19
   15f70:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   15f74:	andeq	r7, r1, r4, lsr #18
   15f78:	andeq	r8, r1, ip, asr #1
   15f7c:	andeq	r8, r1, ip, lsr #32
   15f80:			; <UNDEFINED> instruction: 0x00017fb8
   15f84:	andeq	r7, r1, r4, asr #30
   15f88:	andeq	r7, r1, r8, asr #24
   15f8c:	strdeq	r7, [r1], -r8
   15f90:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   15f94:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   15f98:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   15f9c:	andeq	r7, r1, r4, lsr #25
   15fa0:	ldrdeq	r8, [r1], -r8	; <UNPREDICTABLE>
   15fa4:	andeq	r7, r1, r8, lsl #10
   15fa8:	ldrdeq	r7, [r1], -r0
   15fac:	andeq	r7, r1, ip, asr r3
   15fb0:	andeq	r7, r1, r4, ror #19
   15fb4:	andeq	r7, r1, r0, lsr #30
   15fb8:	ldrd	r0, [sl, #-104]	; 0xffffff98
   15fbc:	mov	ip, #0
   15fc0:	ldr	lr, [sp, #28]
   15fc4:	ldrd	r6, [sl, #-56]	; 0xffffffc8
   15fc8:	ldrd	r2, [sl, #8]
   15fcc:	strd	r0, [lr, #64]	; 0x40
   15fd0:	ldr	r1, [sp, #28]
   15fd4:	rsbs	r2, r2, #0
   15fd8:	strd	r6, [lr, #56]	; 0x38
   15fdc:	rscs	r3, r3, #0
   15fe0:	movvs	ip, #1
   15fe4:	cmp	ip, #0
   15fe8:	strd	r2, [r1, #40]	; 0x28
   15fec:	beq	172b4 <__snprintf_chk@plt+0x5f2c>
   15ff0:	mov	r0, #1
   15ff4:	add	sp, sp, #1536	; 0x600
   15ff8:	add	sp, sp, #4
   15ffc:	ldrd	r4, [sp]
   16000:	ldrd	r6, [sp, #8]
   16004:	ldrd	r8, [sp, #16]
   16008:	ldrd	sl, [sp, #24]
   1600c:	add	sp, sp, #32
   16010:	pop	{pc}		; (ldr pc, [sp], #4)
   16014:	mov	fp, #0
   16018:	mov	r1, fp
   1601c:	b	15c04 <__snprintf_chk@plt+0x487c>
   16020:	mvn	fp, #1
   16024:	b	15d10 <__snprintf_chk@plt+0x4988>
   16028:	ldr	lr, [sp, #28]
   1602c:	ldr	r2, [lr]
   16030:	ldrb	r3, [r2]
   16034:	cmp	r3, #9
   16038:	bcc	16060 <__snprintf_chk@plt+0x4cd8>
   1603c:	cmp	r3, #13
   16040:	bls	1604c <__snprintf_chk@plt+0x4cc4>
   16044:	cmp	r3, #32
   16048:	bne	16060 <__snprintf_chk@plt+0x4cd8>
   1604c:	add	r2, r2, #1
   16050:	str	r2, [lr]
   16054:	ldrb	r3, [r2]
   16058:	cmp	r3, #9
   1605c:	bcs	1603c <__snprintf_chk@plt+0x4cb4>
   16060:	sub	ip, r3, #48	; 0x30
   16064:	sub	r1, r3, #43	; 0x2b
   16068:	cmp	ip, #9
   1606c:	and	r1, r1, #253	; 0xfd
   16070:	bls	160e4 <__snprintf_chk@plt+0x4d5c>
   16074:	cmp	r1, #0
   16078:	beq	16260 <__snprintf_chk@plt+0x4ed8>
   1607c:	cmp	r3, #65	; 0x41
   16080:	bcc	16098 <__snprintf_chk@plt+0x4d10>
   16084:	cmp	r3, #90	; 0x5a
   16088:	bls	16388 <__snprintf_chk@plt+0x5000>
   1608c:	sub	r1, r3, #97	; 0x61
   16090:	cmp	r1, #25
   16094:	bls	162b8 <__snprintf_chk@plt+0x4f30>
   16098:	cmp	r3, #40	; 0x28
   1609c:	bne	18a78 <__snprintf_chk@plt+0x76f0>
   160a0:	mov	r3, #0
   160a4:	b	160c8 <__snprintf_chk@plt+0x4d40>
   160a8:	cmp	r1, #40	; 0x28
   160ac:	addeq	r3, r3, #1
   160b0:	beq	160bc <__snprintf_chk@plt+0x4d34>
   160b4:	cmp	r1, #41	; 0x29
   160b8:	subeq	r3, r3, #1
   160bc:	cmp	r3, #0
   160c0:	beq	182c4 <__snprintf_chk@plt+0x6f3c>
   160c4:	mov	r2, r0
   160c8:	add	r0, r2, #1
   160cc:	str	r0, [lr]
   160d0:	ldrb	r1, [r0, #-1]
   160d4:	cmp	r1, #0
   160d8:	bne	160a8 <__snprintf_chk@plt+0x4d20>
   160dc:	mov	fp, r1
   160e0:	b	15c04 <__snprintf_chk@plt+0x487c>
   160e4:	sub	r0, r3, #45	; 0x2d
   160e8:	cmp	r1, #0
   160ec:	clz	r0, r0
   160f0:	lsr	r0, r0, #5
   160f4:	bne	18328 <__snprintf_chk@plt+0x6fa0>
   160f8:	cmp	r0, #0
   160fc:	moveq	r6, #1
   16100:	mvnne	r6, #0
   16104:	add	r2, r2, #1
   16108:	str	r2, [lr]
   1610c:	ldrb	r3, [r2]
   16110:	cmp	r3, #9
   16114:	bcc	16128 <__snprintf_chk@plt+0x4da0>
   16118:	cmp	r3, #13
   1611c:	bls	16104 <__snprintf_chk@plt+0x4d7c>
   16120:	cmp	r3, #32
   16124:	beq	16104 <__snprintf_chk@plt+0x4d7c>
   16128:	sub	ip, r3, #48	; 0x30
   1612c:	cmp	ip, #9
   16130:	bhi	16034 <__snprintf_chk@plt+0x4cac>
   16134:	mov	r4, #0
   16138:	mov	fp, #10
   1613c:	cmn	r6, #1
   16140:	rsbeq	ip, r3, #48	; 0x30
   16144:	add	r3, r2, #1
   16148:	adds	lr, r4, ip
   1614c:	str	r3, [sp, #16]
   16150:	bvs	16254 <__snprintf_chk@plt+0x4ecc>
   16154:	ldrb	r3, [r2, #1]
   16158:	smull	r0, r1, lr, fp
   1615c:	mov	r4, r0
   16160:	sub	ip, r3, #48	; 0x30
   16164:	cmp	ip, #9
   16168:	bls	16248 <__snprintf_chk@plt+0x4ec0>
   1616c:	and	r3, r3, #253	; 0xfd
   16170:	cmp	r3, #44	; 0x2c
   16174:	bne	16270 <__snprintf_chk@plt+0x4ee8>
   16178:	ldr	r3, [sp, #16]
   1617c:	ldrb	r3, [r3, #1]
   16180:	sub	r3, r3, #48	; 0x30
   16184:	cmp	r3, #9
   16188:	bhi	16270 <__snprintf_chk@plt+0x4ee8>
   1618c:	ldrb	ip, [r2, #3]
   16190:	mov	r0, #8
   16194:	add	r2, r2, #3
   16198:	sub	r1, ip, #48	; 0x30
   1619c:	add	r3, r3, r3, lsl #2
   161a0:	cmp	r1, #9
   161a4:	mov	r4, r1
   161a8:	lsl	r3, r3, #1
   161ac:	bhi	161c4 <__snprintf_chk@plt+0x4e3c>
   161b0:	ldrb	ip, [r2, #1]
   161b4:	add	r3, r3, r1
   161b8:	add	r2, r2, #1
   161bc:	sub	r1, ip, #48	; 0x30
   161c0:	mov	r4, r1
   161c4:	subs	r0, r0, #1
   161c8:	bne	1619c <__snprintf_chk@plt+0x4e14>
   161cc:	cmn	r6, #1
   161d0:	beq	166c4 <__snprintf_chk@plt+0x533c>
   161d4:	cmp	r4, #9
   161d8:	bhi	161ec <__snprintf_chk@plt+0x4e64>
   161dc:	ldrb	r1, [r2, #1]!
   161e0:	sub	r1, r1, #48	; 0x30
   161e4:	cmp	r1, #9
   161e8:	bls	161dc <__snprintf_chk@plt+0x4e54>
   161ec:	adds	r1, r3, #0
   161f0:	movne	r1, #1
   161f4:	ands	r1, r1, r6, lsr #31
   161f8:	bne	181f8 <__snprintf_chk@plt+0x6e70>
   161fc:	cmp	r6, #0
   16200:	movw	fp, #277	; 0x115
   16204:	str	lr, [sp, #304]	; 0x130
   16208:	str	r3, [sp, #308]	; 0x134
   1620c:	moveq	r1, #22
   16210:	movne	r1, #21
   16214:	ldr	r3, [sp, #28]
   16218:	movne	fp, #276	; 0x114
   1621c:	str	r2, [r3]
   16220:	b	16240 <__snprintf_chk@plt+0x4eb8>
   16224:	mov	r2, #0
   16228:	mov	r3, #0
   1622c:	add	r1, sp, #304	; 0x130
   16230:	movw	fp, #259	; 0x103
   16234:	strd	r2, [r1]
   16238:	add	r3, r9, fp
   1623c:	ldrb	r1, [r3, #1980]	; 0x7bc
   16240:	add	r4, r5, r1
   16244:	b	15c04 <__snprintf_chk@plt+0x487c>
   16248:	cmp	r1, r0, asr #31
   1624c:	ldr	r2, [sp, #16]
   16250:	beq	1613c <__snprintf_chk@plt+0x4db4>
   16254:	mov	r1, #2
   16258:	mov	fp, #63	; 0x3f
   1625c:	b	16240 <__snprintf_chk@plt+0x4eb8>
   16260:	sub	r0, r3, #45	; 0x2d
   16264:	clz	r0, r0
   16268:	lsr	r0, r0, #5
   1626c:	b	160f8 <__snprintf_chk@plt+0x4d70>
   16270:	ldr	r0, [sp, #16]
   16274:	lsr	r2, r6, #31
   16278:	cmp	r6, #0
   1627c:	movw	r1, #274	; 0x112
   16280:	movw	fp, #275	; 0x113
   16284:	ldr	r3, [sp, #28]
   16288:	movne	fp, r1
   1628c:	moveq	r1, #20
   16290:	strb	r2, [sp, #304]	; 0x130
   16294:	mov	r2, lr
   16298:	movne	r1, #19
   1629c:	ldr	ip, [r3]
   162a0:	str	r0, [r3]
   162a4:	asr	r3, lr, #31
   162a8:	strd	r2, [sp, #88]	; 0x58
   162ac:	sub	r3, r0, ip
   162b0:	str	r3, [sp, #100]	; 0x64
   162b4:	b	16240 <__snprintf_chk@plt+0x4eb8>
   162b8:	add	r6, sp, #244	; 0xf4
   162bc:	add	ip, sp, #256	; 0x100
   162c0:	mov	r1, r6
   162c4:	add	ip, ip, #7
   162c8:	mov	r0, r1
   162cc:	cmp	r1, ip
   162d0:	add	r2, r2, #1
   162d4:	strbcc	r3, [r0], #1
   162d8:	movcc	r1, r0
   162dc:	ldr	r3, [sp, #28]
   162e0:	str	r2, [r3]
   162e4:	ldrb	r3, [r2]
   162e8:	cmp	r3, #65	; 0x41
   162ec:	sub	r0, r3, #97	; 0x61
   162f0:	bcc	16304 <__snprintf_chk@plt+0x4f7c>
   162f4:	cmp	r3, #90	; 0x5a
   162f8:	bls	162c8 <__snprintf_chk@plt+0x4f40>
   162fc:	cmp	r0, #25
   16300:	bls	162c8 <__snprintf_chk@plt+0x4f40>
   16304:	cmp	r3, #46	; 0x2e
   16308:	beq	162c8 <__snprintf_chk@plt+0x4f40>
   1630c:	mov	r3, #0
   16310:	strb	r3, [r1]
   16314:	ldrb	r3, [sp, #244]	; 0xf4
   16318:	cmp	r3, #0
   1631c:	movne	r2, r6
   16320:	beq	16344 <__snprintf_chk@plt+0x4fbc>
   16324:	sub	r1, r3, #97	; 0x61
   16328:	sub	r0, r3, #32
   1632c:	cmp	r1, #25
   16330:	uxtbls	r3, r0
   16334:	strb	r3, [r2]
   16338:	ldrb	r3, [r2, #1]!
   1633c:	cmp	r3, #0
   16340:	bne	16324 <__snprintf_chk@plt+0x4f9c>
   16344:	movw	r1, #12116	; 0x2f54
   16348:	movt	r1, #2
   1634c:	ldr	fp, [pc, #4076]	; 17340 <__snprintf_chk@plt+0x5fb8>
   16350:	b	16360 <__snprintf_chk@plt+0x4fd8>
   16354:	ldr	r1, [fp, #12]!
   16358:	cmp	r1, #0
   1635c:	beq	18224 <__snprintf_chk@plt+0x6e9c>
   16360:	mov	r0, r6
   16364:	bl	11070 <strcmp@plt>
   16368:	cmp	r0, #0
   1636c:	bne	16354 <__snprintf_chk@plt+0x4fcc>
   16370:	ldr	r2, [fp, #8]
   16374:	ldr	fp, [fp, #4]
   16378:	asr	r3, r2, #31
   1637c:	add	r1, sp, #304	; 0x130
   16380:	strd	r2, [r1]
   16384:	b	15be8 <__snprintf_chk@plt+0x4860>
   16388:	add	ip, sp, #256	; 0x100
   1638c:	sub	r6, ip, #12
   16390:	mov	r1, r6
   16394:	b	162c4 <__snprintf_chk@plt+0x4f3c>
   16398:	ldrd	r2, [sl, #56]	; 0x38
   1639c:	add	r5, sp, #368	; 0x170
   163a0:	add	lr, sl, #56	; 0x38
   163a4:	mov	r4, r5
   163a8:	str	r8, [sp, #32]
   163ac:	mvn	ip, #27
   163b0:	ldrd	r0, [sl, #64]	; 0x40
   163b4:	str	sl, [sp, #80]	; 0x50
   163b8:	strd	r2, [r5, #-8]
   163bc:	ldrd	r2, [sl, #80]	; 0x50
   163c0:	strd	r0, [r4], #-8
   163c4:	ldrd	r0, [sl, #88]	; 0x58
   163c8:	strd	r2, [sp, #16]
   163cc:	ldrd	r2, [sl, #72]	; 0x48
   163d0:	strd	r2, [r4, #16]
   163d4:	ldrd	r2, [sl, #96]	; 0x60
   163d8:	strd	r0, [r4, #32]
   163dc:	ldr	r1, [sl, #64]	; 0x40
   163e0:	strd	r2, [r4, #40]	; 0x28
   163e4:	ldrd	r2, [sp, #16]
   163e8:	str	r1, [sp, #44]	; 0x2c
   163ec:	ldr	r1, [sl, #68]	; 0x44
   163f0:	strd	r2, [r4, #24]
   163f4:	ldrd	r2, [sl, #104]	; 0x68
   163f8:	str	r1, [sp, #48]	; 0x30
   163fc:	strd	r2, [r4, #48]	; 0x30
   16400:	ldr	r3, [sl, #72]	; 0x48
   16404:	str	r3, [sp, #52]	; 0x34
   16408:	ldr	r3, [sl, #76]	; 0x4c
   1640c:	str	r3, [sp, #56]	; 0x38
   16410:	ldr	r3, [sl, #80]	; 0x50
   16414:	str	r3, [sp, #68]	; 0x44
   16418:	ldr	r3, [sl, #84]	; 0x54
   1641c:	str	r3, [sp, #72]	; 0x48
   16420:	ldr	r3, [sl, #88]	; 0x58
   16424:	str	r3, [sp, #60]	; 0x3c
   16428:	ldr	r3, [sl, #92]	; 0x5c
   1642c:	str	r3, [sp, #64]	; 0x40
   16430:	ldrd	r2, [sl, #96]	; 0x60
   16434:	strd	r2, [sp, #16]
   16438:	ldr	r3, [sl, #104]	; 0x68
   1643c:	str	r3, [sp, #40]	; 0x28
   16440:	ldr	r3, [sp, #32]
   16444:	ldr	r0, [sp, #80]	; 0x50
   16448:	ldrsh	r1, [r3]
   1644c:	ldr	r3, [sp, #40]	; 0x28
   16450:	add	sl, r0, #56	; 0x38
   16454:	add	r7, r1, r7
   16458:	cmp	r7, #112	; 0x70
   1645c:	str	r3, [sp, #408]	; 0x198
   16460:	ldr	r3, [sp, #44]	; 0x2c
   16464:	str	r3, [r5]
   16468:	ldr	r3, [sp, #48]	; 0x30
   1646c:	str	r3, [r5, #4]
   16470:	ldr	r3, [sp, #52]	; 0x34
   16474:	str	r3, [r5, #8]
   16478:	ldr	r3, [sp, #56]	; 0x38
   1647c:	str	r3, [r5, #12]
   16480:	ldr	r3, [sp, #68]	; 0x44
   16484:	str	r3, [r5, #16]
   16488:	ldr	r3, [sp, #72]	; 0x48
   1648c:	str	r3, [r5, #20]
   16490:	ldr	r3, [sp, #60]	; 0x3c
   16494:	str	r3, [r5, #24]
   16498:	ldr	r3, [sp, #64]	; 0x40
   1649c:	str	r3, [r5, #28]
   164a0:	ldrd	r2, [sp, #16]
   164a4:	strd	r2, [r5, #32]
   164a8:	ldrd	r2, [r4]
   164ac:	strd	r2, [r0, #56]	; 0x38
   164b0:	ldrd	r2, [r4, #24]
   164b4:	strd	r2, [sp, #16]
   164b8:	ldrd	r2, [r4, #8]
   164bc:	strd	r2, [sl, #8]
   164c0:	ldrd	r2, [r4, #32]
   164c4:	strd	r2, [sl, #32]
   164c8:	ldrd	r2, [r4, #16]
   164cc:	strd	r2, [sl, #16]
   164d0:	ldrd	r2, [r4, #40]	; 0x28
   164d4:	strd	r2, [sl, #40]	; 0x28
   164d8:	ldrd	r2, [sp, #16]
   164dc:	strd	r2, [sl, #24]
   164e0:	ldrd	r2, [r4, #48]	; 0x30
   164e4:	strd	r2, [sl, #48]	; 0x30
   164e8:	bhi	16500 <__snprintf_chk@plt+0x5178>
   164ec:	add	r7, r9, r7
   164f0:	movw	r3, #2260	; 0x8d4
   164f4:	ldrsb	r3, [r7, r3]
   164f8:	cmp	r3, r1
   164fc:	beq	181e8 <__snprintf_chk@plt+0x6e60>
   16500:	add	ip, r9, ip
   16504:	movw	r3, #2820	; 0xb04
   16508:	ldrsb	r7, [ip, r3]
   1650c:	b	15cac <__snprintf_chk@plt+0x4924>
   16510:	mov	r1, #0
   16514:	mov	r2, #56	; 0x38
   16518:	mov	r0, r4
   1651c:	mov	r6, r1
   16520:	str	r1, [sp, #60]	; 0x3c
   16524:	mvn	r7, #92	; 0x5c
   16528:	bl	1128c <memset@plt>
   1652c:	sub	r1, r8, #4
   16530:	ldr	r3, [sl, #-56]	; 0xffffffc8
   16534:	sub	r2, sl, #112	; 0x70
   16538:	mov	ip, #17
   1653c:	str	r1, [sp, #32]
   16540:	ldr	r1, [sl, #-52]	; 0xffffffcc
   16544:	mov	r0, r3
   16548:	str	r1, [sp, #40]	; 0x28
   1654c:	asr	r1, r3, #31
   16550:	str	r6, [sp, #44]	; 0x2c
   16554:	str	r6, [sp, #48]	; 0x30
   16558:	strd	r0, [sp, #16]
   1655c:	str	r6, [sp, #52]	; 0x34
   16560:	str	r6, [sp, #56]	; 0x38
   16564:	str	r6, [sp, #64]	; 0x40
   16568:	str	r6, [sp, #68]	; 0x44
   1656c:	str	r6, [sp, #72]	; 0x48
   16570:	str	r2, [sp, #80]	; 0x50
   16574:	b	16440 <__snprintf_chk@plt+0x50b8>
   16578:	ldr	lr, [sp, #28]
   1657c:	ldrd	r6, [sl, #40]	; 0x28
   16580:	ldr	r1, [sl, #48]	; 0x30
   16584:	ldrd	r2, [lr, #136]	; 0x88
   16588:	ldr	r0, [lr, #144]	; 0x90
   1658c:	adds	r1, r0, r1
   16590:	movvs	ip, #1
   16594:	movvc	ip, #0
   16598:	str	r1, [lr, #144]	; 0x90
   1659c:	ldrd	r0, [lr, #128]	; 0x80
   165a0:	strd	r0, [sp, #80]	; 0x50
   165a4:	adds	r0, r2, r6
   165a8:	adcs	r1, r3, r7
   165ac:	ldrd	r6, [lr, #120]	; 0x78
   165b0:	strd	r0, [lr, #136]	; 0x88
   165b4:	ldrd	r2, [sl, #24]
   165b8:	ldrd	r0, [sp, #80]	; 0x50
   165bc:	strd	r6, [sp, #128]	; 0x80
   165c0:	ldrd	r6, [sl, #32]
   165c4:	strd	r2, [sp, #32]
   165c8:	movvs	r3, #1
   165cc:	movvc	r3, #0
   165d0:	orr	ip, ip, r3
   165d4:	adds	r2, r0, r6
   165d8:	ldr	r0, [sp, #28]
   165dc:	adcs	r3, r1, r7
   165e0:	movvs	lr, #1
   165e4:	movvc	lr, #0
   165e8:	ldrd	r6, [sp, #128]	; 0x80
   165ec:	orr	ip, ip, lr
   165f0:	mov	lr, r0
   165f4:	strd	r2, [r0, #128]	; 0x80
   165f8:	ldrd	r2, [r0, #112]	; 0x70
   165fc:	ldrd	r0, [sp, #32]
   16600:	strd	r2, [sp, #136]	; 0x88
   16604:	adds	r2, r6, r0
   16608:	adcs	r3, r7, r1
   1660c:	ldrd	r6, [sl, #8]
   16610:	movvs	r1, #1
   16614:	movvc	r1, #0
   16618:	orr	ip, ip, r1
   1661c:	ldrd	r0, [lr, #104]	; 0x68
   16620:	strd	r2, [lr, #120]	; 0x78
   16624:	strd	r6, [sp, #32]
   16628:	ldrd	r6, [sp, #136]	; 0x88
   1662c:	strd	r0, [sp, #80]	; 0x50
   16630:	ldrd	r0, [sl, #16]
   16634:	adds	r2, r6, r0
   16638:	adcs	r3, r7, r1
   1663c:	movvs	lr, #1
   16640:	movvc	lr, #0
   16644:	orr	ip, ip, lr
   16648:	ldr	lr, [sp, #28]
   1664c:	ldrd	r6, [lr, #96]	; 0x60
   16650:	strd	r2, [lr, #112]	; 0x70
   16654:	strd	r6, [sp, #128]	; 0x80
   16658:	ldrd	r0, [sp, #80]	; 0x50
   1665c:	ldrd	r6, [sp, #32]
   16660:	adds	r2, r0, r6
   16664:	adcs	r3, r1, r7
   16668:	ldrd	r6, [sp, #128]	; 0x80
   1666c:	movvs	r1, #1
   16670:	movvc	r1, #0
   16674:	strd	r2, [lr, #104]	; 0x68
   16678:	str	r1, [sp, #32]
   1667c:	ldrd	r0, [sl]
   16680:	adds	r2, r6, r0
   16684:	adcs	r3, r7, r1
   16688:	ldr	r1, [sp, #32]
   1668c:	strd	r2, [lr, #96]	; 0x60
   16690:	orrvc	ip, ip, r1
   16694:	movvs	ip, #1
   16698:	cmp	ip, #0
   1669c:	bne	15ff0 <__snprintf_chk@plt+0x4c68>
   166a0:	sub	r2, sl, #56	; 0x38
   166a4:	mov	r3, #1
   166a8:	mov	ip, #16
   166ac:	mvn	r7, #92	; 0x5c
   166b0:	str	r2, [sp, #80]	; 0x50
   166b4:	sub	r2, r8, #2
   166b8:	strb	r3, [lr, #153]	; 0x99
   166bc:	str	r2, [sp, #32]
   166c0:	b	16440 <__snprintf_chk@plt+0x50b8>
   166c4:	cmp	r1, #9
   166c8:	bhi	181f0 <__snprintf_chk@plt+0x6e68>
   166cc:	cmp	ip, #48	; 0x30
   166d0:	bne	166ec <__snprintf_chk@plt+0x5364>
   166d4:	ldrb	r1, [r2, #1]!
   166d8:	sub	r0, r1, #48	; 0x30
   166dc:	cmp	r0, #9
   166e0:	bhi	181f0 <__snprintf_chk@plt+0x6e68>
   166e4:	cmp	r1, #48	; 0x30
   166e8:	beq	166d4 <__snprintf_chk@plt+0x534c>
   166ec:	ldrb	r4, [r2]
   166f0:	add	r3, r3, #1
   166f4:	sub	r4, r4, #48	; 0x30
   166f8:	b	161d4 <__snprintf_chk@plt+0x4e4c>
   166fc:	mov	r1, #0
   16700:	sub	r3, r8, #4
   16704:	mov	r6, r1
   16708:	mov	r7, r1
   1670c:	mov	r2, #56	; 0x38
   16710:	mov	r0, r4
   16714:	str	r3, [sp, #32]
   16718:	strd	r6, [sp, #60]	; 0x3c
   1671c:	bl	1128c <memset@plt>
   16720:	ldrd	r2, [sl, #-56]	; 0xffffffc8
   16724:	mov	r1, r6
   16728:	str	r6, [sp, #52]	; 0x34
   1672c:	str	r6, [sp, #68]	; 0x44
   16730:	strd	r2, [sp, #16]
   16734:	sub	r3, sl, #112	; 0x70
   16738:	mov	ip, #17
   1673c:	str	r1, [sp, #40]	; 0x28
   16740:	str	r1, [sp, #44]	; 0x2c
   16744:	str	r7, [sp, #48]	; 0x30
   16748:	str	r7, [sp, #56]	; 0x38
   1674c:	str	r7, [sp, #72]	; 0x48
   16750:	mvn	r7, #92	; 0x5c
   16754:	str	r3, [sp, #80]	; 0x50
   16758:	b	16440 <__snprintf_chk@plt+0x50b8>
   1675c:	mov	r6, #0
   16760:	mov	r7, #0
   16764:	sub	r3, r8, #4
   16768:	mov	r1, #0
   1676c:	mov	r2, #56	; 0x38
   16770:	mov	r0, r4
   16774:	strd	r6, [sp, #16]
   16778:	str	r3, [sp, #32]
   1677c:	str	r6, [sp, #68]	; 0x44
   16780:	bl	1128c <memset@plt>
   16784:	sub	r3, sl, #112	; 0x70
   16788:	ldr	r1, [sl, #-56]	; 0xffffffc8
   1678c:	str	r6, [sp, #44]	; 0x2c
   16790:	str	r7, [sp, #48]	; 0x30
   16794:	str	r3, [sp, #80]	; 0x50
   16798:	ldr	r3, [sl, #-52]	; 0xffffffcc
   1679c:	str	r6, [sp, #52]	; 0x34
   167a0:	str	r7, [sp, #56]	; 0x38
   167a4:	str	r1, [sp, #60]	; 0x3c
   167a8:	str	r7, [sp, #72]	; 0x48
   167ac:	str	r3, [sp, #64]	; 0x40
   167b0:	mov	r3, #0
   167b4:	mov	ip, #17
   167b8:	mvn	r7, #92	; 0x5c
   167bc:	str	r3, [sp, #40]	; 0x28
   167c0:	b	16440 <__snprintf_chk@plt+0x50b8>
   167c4:	sub	r3, sl, #56	; 0x38
   167c8:	mov	r6, #0
   167cc:	mov	r7, #0
   167d0:	mov	r1, #0
   167d4:	mov	r2, #56	; 0x38
   167d8:	mov	r0, r4
   167dc:	str	r3, [sp, #80]	; 0x50
   167e0:	sub	r3, r8, #2
   167e4:	strd	r6, [sp, #16]
   167e8:	str	r3, [sp, #32]
   167ec:	bl	1128c <memset@plt>
   167f0:	mov	r3, r7
   167f4:	mov	ip, #17
   167f8:	str	r6, [sp, #44]	; 0x2c
   167fc:	mov	r1, r3
   16800:	mvn	r7, #92	; 0x5c
   16804:	str	r3, [sp, #48]	; 0x30
   16808:	str	r6, [sp, #52]	; 0x34
   1680c:	str	r3, [sp, #64]	; 0x40
   16810:	mov	r3, #0
   16814:	str	r3, [sp, #40]	; 0x28
   16818:	mov	r3, #1
   1681c:	str	r1, [sp, #56]	; 0x38
   16820:	str	r6, [sp, #60]	; 0x3c
   16824:	str	r3, [sp, #68]	; 0x44
   16828:	mov	r3, #0
   1682c:	str	r3, [sp, #72]	; 0x48
   16830:	b	16440 <__snprintf_chk@plt+0x50b8>
   16834:	mov	r6, #0
   16838:	mov	r7, #0
   1683c:	sub	r3, r8, #4
   16840:	mov	r1, #0
   16844:	mov	r2, #56	; 0x38
   16848:	mov	r0, r4
   1684c:	strd	r6, [sp, #16]
   16850:	str	r3, [sp, #32]
   16854:	str	r6, [sp, #60]	; 0x3c
   16858:	bl	1128c <memset@plt>
   1685c:	sub	r3, sl, #112	; 0x70
   16860:	ldr	r1, [sl, #-48]	; 0xffffffd0
   16864:	str	r6, [sp, #44]	; 0x2c
   16868:	str	r7, [sp, #48]	; 0x30
   1686c:	str	r3, [sp, #80]	; 0x50
   16870:	ldr	r3, [sl, #-44]	; 0xffffffd4
   16874:	str	r6, [sp, #52]	; 0x34
   16878:	str	r7, [sp, #56]	; 0x38
   1687c:	str	r7, [sp, #64]	; 0x40
   16880:	str	r1, [sp, #68]	; 0x44
   16884:	str	r3, [sp, #72]	; 0x48
   16888:	mov	r3, #0
   1688c:	mov	ip, #17
   16890:	mvn	r7, #92	; 0x5c
   16894:	str	r3, [sp, #40]	; 0x28
   16898:	b	16440 <__snprintf_chk@plt+0x50b8>
   1689c:	mov	r6, #0
   168a0:	mov	r7, #0
   168a4:	sub	r3, r8, #4
   168a8:	mov	r1, #0
   168ac:	mov	r2, #56	; 0x38
   168b0:	mov	r0, r4
   168b4:	strd	r6, [sp, #16]
   168b8:	str	r3, [sp, #32]
   168bc:	str	r6, [sp, #60]	; 0x3c
   168c0:	bl	1128c <memset@plt>
   168c4:	ldr	r1, [sl, #-56]	; 0xffffffc8
   168c8:	sub	r3, sl, #112	; 0x70
   168cc:	str	r6, [sp, #44]	; 0x2c
   168d0:	str	r7, [sp, #48]	; 0x30
   168d4:	str	r6, [sp, #52]	; 0x34
   168d8:	str	r7, [sp, #56]	; 0x38
   168dc:	str	r7, [sp, #64]	; 0x40
   168e0:	str	r1, [sp, #68]	; 0x44
   168e4:	str	r3, [sp, #80]	; 0x50
   168e8:	ldr	r3, [sl, #-52]	; 0xffffffcc
   168ec:	b	16884 <__snprintf_chk@plt+0x54fc>
   168f0:	mov	r2, #56	; 0x38
   168f4:	mov	r1, #0
   168f8:	mov	r0, r4
   168fc:	bl	1128c <memset@plt>
   16900:	mov	r1, sl
   16904:	sub	ip, r8, #2
   16908:	ldrd	r2, [r1], #-56	; 0xffffffc8
   1690c:	mov	r0, #0
   16910:	str	ip, [sp, #32]
   16914:	mov	ip, #17
   16918:	str	r0, [sp, #44]	; 0x2c
   1691c:	str	r0, [sp, #60]	; 0x3c
   16920:	str	r0, [sp, #68]	; 0x44
   16924:	str	r1, [sp, #80]	; 0x50
   16928:	mov	r1, #0
   1692c:	strd	r0, [sp, #16]
   16930:	str	r1, [sp, #48]	; 0x30
   16934:	str	r1, [sp, #64]	; 0x40
   16938:	str	r1, [sp, #72]	; 0x48
   1693c:	strd	r2, [sp, #52]	; 0x34
   16940:	mov	r3, #0
   16944:	mvn	r7, #92	; 0x5c
   16948:	str	r3, [sp, #40]	; 0x28
   1694c:	b	16440 <__snprintf_chk@plt+0x50b8>
   16950:	mov	r2, #56	; 0x38
   16954:	mov	r1, #0
   16958:	mov	r0, r4
   1695c:	bl	1128c <memset@plt>
   16960:	ldr	r0, [sl, #-48]	; 0xffffffd0
   16964:	mov	r3, #0
   16968:	ldr	ip, [sl, #-44]	; 0xffffffd4
   1696c:	str	r3, [sp, #32]
   16970:	ldr	r2, [sl]
   16974:	ldr	r3, [sl, #4]
   16978:	cmp	ip, r0, asr #31
   1697c:	asr	r1, r2, #31
   16980:	bne	1886c <__snprintf_chk@plt+0x74e4>
   16984:	cmp	r1, r3
   16988:	bne	187f4 <__snprintf_chk@plt+0x746c>
   1698c:	smull	r2, r3, r0, r2
   16990:	strd	r2, [sp, #112]	; 0x70
   16994:	ldr	r3, [sp, #32]
   16998:	ldrd	r0, [sp, #112]	; 0x70
   1699c:	cmp	r3, #0
   169a0:	str	r0, [sp, #52]	; 0x34
   169a4:	str	r1, [sp, #56]	; 0x38
   169a8:	bne	15ff0 <__snprintf_chk@plt+0x4c68>
   169ac:	sub	r2, sl, #112	; 0x70
   169b0:	mov	r0, #0
   169b4:	str	r3, [sp, #40]	; 0x28
   169b8:	mov	r1, #0
   169bc:	str	r2, [sp, #80]	; 0x50
   169c0:	sub	r2, r8, #4
   169c4:	strd	r0, [sp, #16]
   169c8:	str	r2, [sp, #32]
   169cc:	mov	ip, #17
   169d0:	mvn	r7, #92	; 0x5c
   169d4:	str	r0, [sp, #44]	; 0x2c
   169d8:	str	r1, [sp, #48]	; 0x30
   169dc:	str	r0, [sp, #60]	; 0x3c
   169e0:	str	r1, [sp, #64]	; 0x40
   169e4:	str	r0, [sp, #68]	; 0x44
   169e8:	str	r1, [sp, #72]	; 0x48
   169ec:	b	16440 <__snprintf_chk@plt+0x50b8>
   169f0:	mov	r2, #56	; 0x38
   169f4:	mov	r1, #0
   169f8:	mov	r0, r4
   169fc:	bl	1128c <memset@plt>
   16a00:	mov	r3, #0
   16a04:	ldr	r7, [sl, #-56]	; 0xffffffc8
   16a08:	str	r3, [sp, #40]	; 0x28
   16a0c:	ldr	r3, [sl, #-52]	; 0xffffffcc
   16a10:	ldr	r2, [sl]
   16a14:	mov	r1, r3
   16a18:	cmp	r3, r7, asr #31
   16a1c:	ldr	r3, [sl, #4]
   16a20:	str	r1, [sp, #16]
   16a24:	asr	r1, r2, #31
   16a28:	bne	18914 <__snprintf_chk@plt+0x758c>
   16a2c:	cmp	r1, r3
   16a30:	bne	18890 <__snprintf_chk@plt+0x7508>
   16a34:	smull	r2, r3, r7, r2
   16a38:	strd	r2, [sp, #104]	; 0x68
   16a3c:	ldr	r3, [sp, #40]	; 0x28
   16a40:	ldrd	r0, [sp, #104]	; 0x68
   16a44:	cmp	r3, #0
   16a48:	str	r0, [sp, #52]	; 0x34
   16a4c:	str	r1, [sp, #56]	; 0x38
   16a50:	bne	15ff0 <__snprintf_chk@plt+0x4c68>
   16a54:	sub	r2, sl, #112	; 0x70
   16a58:	mov	r0, #0
   16a5c:	mov	r1, #0
   16a60:	str	r2, [sp, #80]	; 0x50
   16a64:	sub	r2, r8, #4
   16a68:	strd	r0, [sp, #16]
   16a6c:	str	r2, [sp, #32]
   16a70:	b	169cc <__snprintf_chk@plt+0x5644>
   16a74:	sub	r3, sl, #56	; 0x38
   16a78:	mov	r6, #0
   16a7c:	mov	r7, #0
   16a80:	mov	r1, #0
   16a84:	mov	r2, #56	; 0x38
   16a88:	mov	r0, r4
   16a8c:	str	r3, [sp, #80]	; 0x50
   16a90:	sub	r3, r8, #2
   16a94:	strd	r6, [sp, #16]
   16a98:	str	r3, [sp, #32]
   16a9c:	bl	1128c <memset@plt>
   16aa0:	mov	r3, r7
   16aa4:	mov	ip, #17
   16aa8:	str	r6, [sp, #52]	; 0x34
   16aac:	mov	r1, r3
   16ab0:	mvn	r7, #92	; 0x5c
   16ab4:	str	r3, [sp, #56]	; 0x38
   16ab8:	str	r6, [sp, #60]	; 0x3c
   16abc:	str	r3, [sp, #64]	; 0x40
   16ac0:	mov	r3, #0
   16ac4:	str	r3, [sp, #40]	; 0x28
   16ac8:	mov	r3, #1
   16acc:	str	r6, [sp, #68]	; 0x44
   16ad0:	str	r3, [sp, #44]	; 0x2c
   16ad4:	mov	r3, #0
   16ad8:	str	r1, [sp, #72]	; 0x48
   16adc:	str	r3, [sp, #48]	; 0x30
   16ae0:	b	16440 <__snprintf_chk@plt+0x50b8>
   16ae4:	mov	r6, #0
   16ae8:	mov	r7, #0
   16aec:	sub	r3, r8, #4
   16af0:	mov	r1, #0
   16af4:	mov	r2, #56	; 0x38
   16af8:	mov	r0, r4
   16afc:	strd	r6, [sp, #16]
   16b00:	str	r3, [sp, #32]
   16b04:	str	r6, [sp, #60]	; 0x3c
   16b08:	bl	1128c <memset@plt>
   16b0c:	sub	r3, sl, #112	; 0x70
   16b10:	ldr	r1, [sl, #-48]	; 0xffffffd0
   16b14:	str	r3, [sp, #80]	; 0x50
   16b18:	ldr	r3, [sl, #-44]	; 0xffffffd4
   16b1c:	str	r1, [sp, #44]	; 0x2c
   16b20:	str	r6, [sp, #52]	; 0x34
   16b24:	str	r7, [sp, #56]	; 0x38
   16b28:	str	r7, [sp, #64]	; 0x40
   16b2c:	str	r6, [sp, #68]	; 0x44
   16b30:	str	r7, [sp, #72]	; 0x48
   16b34:	str	r3, [sp, #48]	; 0x30
   16b38:	mov	r3, #0
   16b3c:	mov	ip, #17
   16b40:	mvn	r7, #92	; 0x5c
   16b44:	str	r3, [sp, #40]	; 0x28
   16b48:	b	16440 <__snprintf_chk@plt+0x50b8>
   16b4c:	ldr	r6, [sp, #28]
   16b50:	sub	r3, r8, #2
   16b54:	sub	r2, sl, #56	; 0x38
   16b58:	movw	r1, #12200	; 0x2fa8
   16b5c:	movt	r1, #2
   16b60:	str	r3, [sp, #32]
   16b64:	mov	r0, #0
   16b68:	str	r2, [sp, #80]	; 0x50
   16b6c:	mov	r2, #5
   16b70:	ldr	ip, [r6, #156]	; 0x9c
   16b74:	ldr	r3, [r6, #172]	; 0xac
   16b78:	add	ip, ip, #1
   16b7c:	add	r3, r3, #1
   16b80:	str	ip, [r6, #156]	; 0x9c
   16b84:	str	r3, [r6, #172]	; 0xac
   16b88:	bl	110f4 <dcgettext@plt>
   16b8c:	ldrb	r3, [r6, #181]	; 0xb5
   16b90:	cmp	r3, #0
   16b94:	beq	16ea0 <__snprintf_chk@plt+0x5b18>
   16b98:	mov	r1, r6
   16b9c:	mvn	r7, #92	; 0x5c
   16ba0:	bl	15760 <__snprintf_chk@plt+0x43d8>
   16ba4:	mov	ip, #4
   16ba8:	b	16440 <__snprintf_chk@plt+0x50b8>
   16bac:	mov	r2, sl
   16bb0:	ldr	ip, [sp, #28]
   16bb4:	mov	r3, #1
   16bb8:	ldrd	r0, [r2], #-112	; 0xffffff90
   16bbc:	strb	r3, [ip, #152]	; 0x98
   16bc0:	sub	r3, r8, #4
   16bc4:	mov	r8, ip
   16bc8:	mov	r7, r1
   16bcc:	mov	r6, r0
   16bd0:	str	r3, [sp, #32]
   16bd4:	movw	r1, #12180	; 0x2f94
   16bd8:	movt	r1, #2
   16bdc:	str	r2, [sp, #80]	; 0x50
   16be0:	mov	r0, #0
   16be4:	mov	r2, #5
   16be8:	strd	r6, [ip, #88]	; 0x58
   16bec:	bl	110f4 <dcgettext@plt>
   16bf0:	ldrb	r3, [r8, #181]	; 0xb5
   16bf4:	cmp	r3, #0
   16bf8:	moveq	ip, #2
   16bfc:	mvneq	r7, #92	; 0x5c
   16c00:	beq	16440 <__snprintf_chk@plt+0x50b8>
   16c04:	mov	r1, r8
   16c08:	mvn	r7, #92	; 0x5c
   16c0c:	bl	15760 <__snprintf_chk@plt+0x43d8>
   16c10:	mov	ip, #2
   16c14:	b	16440 <__snprintf_chk@plt+0x50b8>
   16c18:	ldr	r6, [sp, #28]
   16c1c:	movw	r1, #2996	; 0xbb4
   16c20:	movt	r1, #2
   16c24:	sub	lr, sl, #56	; 0x38
   16c28:	sub	ip, r8, #2
   16c2c:	mov	r2, #5
   16c30:	mov	r0, #0
   16c34:	str	ip, [sp, #32]
   16c38:	str	lr, [sp, #80]	; 0x50
   16c3c:	ldr	r3, [r6, #156]	; 0x9c
   16c40:	add	r3, r3, #1
   16c44:	str	r3, [r6, #156]	; 0x9c
   16c48:	bl	110f4 <dcgettext@plt>
   16c4c:	ldrb	r3, [r6, #181]	; 0xb5
   16c50:	mov	r1, r6
   16c54:	cmp	r3, #0
   16c58:	beq	16ea0 <__snprintf_chk@plt+0x5b18>
   16c5c:	bl	15760 <__snprintf_chk@plt+0x43d8>
   16c60:	mvn	r7, #92	; 0x5c
   16c64:	mov	ip, #4
   16c68:	b	16440 <__snprintf_chk@plt+0x50b8>
   16c6c:	ldr	r6, [sp, #28]
   16c70:	sub	lr, sl, #56	; 0x38
   16c74:	sub	ip, r8, #2
   16c78:	movw	r1, #13548	; 0x34ec
   16c7c:	movt	r1, #2
   16c80:	mov	r2, #5
   16c84:	mov	r0, #0
   16c88:	str	ip, [sp, #32]
   16c8c:	str	lr, [sp, #80]	; 0x50
   16c90:	ldr	r3, [r6, #176]	; 0xb0
   16c94:	add	r3, r3, #1
   16c98:	str	r3, [r6, #176]	; 0xb0
   16c9c:	b	16c48 <__snprintf_chk@plt+0x58c0>
   16ca0:	ldr	r6, [sp, #28]
   16ca4:	sub	lr, sl, #56	; 0x38
   16ca8:	sub	ip, r8, #2
   16cac:	movw	r1, #12212	; 0x2fb4
   16cb0:	movt	r1, #2
   16cb4:	mov	r2, #5
   16cb8:	mov	r0, #0
   16cbc:	str	ip, [sp, #32]
   16cc0:	str	lr, [sp, #80]	; 0x50
   16cc4:	ldr	r3, [r6, #164]	; 0xa4
   16cc8:	add	r3, r3, #1
   16ccc:	str	r3, [r6, #164]	; 0xa4
   16cd0:	b	16c48 <__snprintf_chk@plt+0x58c0>
   16cd4:	ldr	r6, [sp, #28]
   16cd8:	sub	lr, sl, #56	; 0x38
   16cdc:	sub	ip, r8, #2
   16ce0:	movw	r1, #12204	; 0x2fac
   16ce4:	movt	r1, #2
   16ce8:	mov	r2, #5
   16cec:	mov	r0, #0
   16cf0:	str	ip, [sp, #32]
   16cf4:	str	lr, [sp, #80]	; 0x50
   16cf8:	ldr	r3, [r6, #172]	; 0xac
   16cfc:	add	r3, r3, #1
   16d00:	str	r3, [r6, #172]	; 0xac
   16d04:	b	16c48 <__snprintf_chk@plt+0x58c0>
   16d08:	sub	ip, r8, #4
   16d0c:	ldrd	r2, [sl, #-48]	; 0xffffffd0
   16d10:	mov	r0, #2
   16d14:	mov	r1, #0
   16d18:	mov	r7, #0
   16d1c:	str	ip, [sp, #32]
   16d20:	sub	ip, sl, #112	; 0x70
   16d24:	mov	r6, #0
   16d28:	str	ip, [sp, #80]	; 0x50
   16d2c:	ldr	ip, [sp, #28]
   16d30:	str	r0, [ip, #28]
   16d34:	mov	r0, ip
   16d38:	strd	r6, [ip, #80]	; 0x50
   16d3c:	mov	r7, #20
   16d40:	str	r1, [ip, #88]	; 0x58
   16d44:	mov	ip, #8
   16d48:	strd	r2, [r0, #72]	; 0x48
   16d4c:	str	r1, [r0, #92]	; 0x5c
   16d50:	b	16440 <__snprintf_chk@plt+0x50b8>
   16d54:	ldrd	r2, [sl, #-56]	; 0xffffffc8
   16d58:	sub	r0, r8, #12
   16d5c:	mov	ip, sl
   16d60:	sub	r1, sl, #272	; 0x110
   16d64:	mvn	r7, #92	; 0x5c
   16d68:	ldr	r6, [sp, #28]
   16d6c:	str	r0, [sp, #32]
   16d70:	ldr	lr, [ip], #-336	; 0xfffffeb0
   16d74:	ldrd	r0, [r1]
   16d78:	strd	r2, [r6, #88]	; 0x58
   16d7c:	ldrd	r2, [sl, #-160]	; 0xffffff60
   16d80:	str	lr, [r6, #28]
   16d84:	strd	r0, [r6, #72]	; 0x48
   16d88:	str	ip, [sp, #80]	; 0x50
   16d8c:	mov	ip, #7
   16d90:	strd	r2, [r6, #80]	; 0x50
   16d94:	b	16440 <__snprintf_chk@plt+0x50b8>
   16d98:	mov	r1, sl
   16d9c:	sub	r0, r8, #8
   16da0:	ldrd	r2, [sl, #-48]	; 0xffffffd0
   16da4:	mov	lr, #0
   16da8:	mvn	r7, #92	; 0x5c
   16dac:	ldr	ip, [r1], #-224	; 0xffffff20
   16db0:	str	r0, [sp, #32]
   16db4:	ldr	r6, [sp, #28]
   16db8:	str	r1, [sp, #80]	; 0x50
   16dbc:	ldrd	r0, [sl, #-160]	; 0xffffff60
   16dc0:	str	ip, [r6, #28]
   16dc4:	mov	ip, #7
   16dc8:	strd	r0, [r6, #72]	; 0x48
   16dcc:	strd	r2, [r6, #80]	; 0x50
   16dd0:	str	lr, [r6, #88]	; 0x58
   16dd4:	str	lr, [r6, #92]	; 0x5c
   16dd8:	b	16440 <__snprintf_chk@plt+0x50b8>
   16ddc:	ldr	ip, [sp, #28]
   16de0:	sub	r1, r8, #4
   16de4:	mov	r0, #0
   16de8:	mov	lr, sl
   16dec:	mvn	r7, #92	; 0x5c
   16df0:	str	r1, [sp, #32]
   16df4:	mov	r1, #0
   16df8:	ldrd	r2, [sl, #-48]	; 0xffffffd0
   16dfc:	strd	r0, [ip, #80]	; 0x50
   16e00:	mov	r1, #0
   16e04:	ldr	r0, [lr], #-112	; 0xffffff90
   16e08:	strd	r2, [ip, #72]	; 0x48
   16e0c:	str	r1, [ip, #88]	; 0x58
   16e10:	str	lr, [sp, #80]	; 0x50
   16e14:	mov	lr, ip
   16e18:	mov	ip, #7
   16e1c:	str	r0, [lr, #28]
   16e20:	str	r1, [lr, #92]	; 0x5c
   16e24:	b	16440 <__snprintf_chk@plt+0x50b8>
   16e28:	movw	r1, #12248	; 0x2fd8
   16e2c:	movt	r1, #2
   16e30:	mov	r2, #5
   16e34:	mov	r0, #0
   16e38:	bl	110f4 <dcgettext@plt>
   16e3c:	ldr	r1, [sp, #28]
   16e40:	sub	r2, sl, #56	; 0x38
   16e44:	str	r2, [sp, #80]	; 0x50
   16e48:	sub	r2, r8, #2
   16e4c:	str	r2, [sp, #32]
   16e50:	ldrb	r3, [r1, #181]	; 0xb5
   16e54:	cmp	r3, #0
   16e58:	beq	16ea0 <__snprintf_chk@plt+0x5b18>
   16e5c:	bl	153d4 <__snprintf_chk@plt+0x404c>
   16e60:	mvn	r7, #92	; 0x5c
   16e64:	mov	ip, #4
   16e68:	b	16440 <__snprintf_chk@plt+0x50b8>
   16e6c:	mov	r2, #5
   16e70:	movw	r1, #12240	; 0x2fd0
   16e74:	movt	r1, #2
   16e78:	mov	r0, #0
   16e7c:	bl	110f4 <dcgettext@plt>
   16e80:	ldr	r1, [sp, #28]
   16e84:	sub	r2, sl, #56	; 0x38
   16e88:	str	r2, [sp, #80]	; 0x50
   16e8c:	sub	r2, r8, #2
   16e90:	str	r2, [sp, #32]
   16e94:	ldrb	r3, [r1, #181]	; 0xb5
   16e98:	cmp	r3, #0
   16e9c:	bne	16c5c <__snprintf_chk@plt+0x58d4>
   16ea0:	mov	ip, #4
   16ea4:	mvn	r7, #92	; 0x5c
   16ea8:	b	16440 <__snprintf_chk@plt+0x50b8>
   16eac:	movw	r1, #12228	; 0x2fc4
   16eb0:	movt	r1, #2
   16eb4:	b	16e30 <__snprintf_chk@plt+0x5aa8>
   16eb8:	ldr	r6, [sp, #28]
   16ebc:	sub	lr, sl, #56	; 0x38
   16ec0:	sub	ip, r8, #2
   16ec4:	movw	r1, #12224	; 0x2fc0
   16ec8:	movt	r1, #2
   16ecc:	mov	r2, #5
   16ed0:	mov	r0, #0
   16ed4:	str	ip, [sp, #32]
   16ed8:	str	lr, [sp, #80]	; 0x50
   16edc:	ldr	r3, [r6, #160]	; 0xa0
   16ee0:	add	r3, r3, #1
   16ee4:	str	r3, [r6, #160]	; 0xa0
   16ee8:	b	16c48 <__snprintf_chk@plt+0x58c0>
   16eec:	ldrd	r2, [sl, #-48]	; 0xffffffd0
   16ef0:	mov	r1, sl
   16ef4:	sub	r0, r8, #4
   16ef8:	mvn	r7, #92	; 0x5c
   16efc:	ldr	ip, [sp, #28]
   16f00:	str	r0, [sp, #32]
   16f04:	mov	r0, r1
   16f08:	ldr	r1, [r0], #-112	; 0xffffff90
   16f0c:	str	r0, [sp, #80]	; 0x50
   16f10:	mov	r0, #1
   16f14:	strb	r0, [ip, #188]	; 0xbc
   16f18:	mov	r0, ip
   16f1c:	mov	ip, #13
   16f20:	strd	r2, [r0, #8]
   16f24:	str	r1, [r0, #16]
   16f28:	b	16440 <__snprintf_chk@plt+0x50b8>
   16f2c:	mov	r1, sl
   16f30:	ldrd	r2, [sl, #-56]	; 0xffffffc8
   16f34:	b	16ef4 <__snprintf_chk@plt+0x5b6c>
   16f38:	sub	r2, r8, #4
   16f3c:	ldr	r3, [sl, #-56]	; 0xffffffc8
   16f40:	mov	r0, #0
   16f44:	mov	r1, #0
   16f48:	mov	ip, #13
   16f4c:	str	r2, [sp, #32]
   16f50:	sub	r2, sl, #112	; 0x70
   16f54:	mvn	r7, #92	; 0x5c
   16f58:	str	r2, [sp, #80]	; 0x50
   16f5c:	ldr	r2, [sp, #28]
   16f60:	strd	r0, [r2, #8]
   16f64:	str	r3, [r2, #16]
   16f68:	b	16440 <__snprintf_chk@plt+0x50b8>
   16f6c:	ldr	r1, [sp, #28]
   16f70:	sub	r3, r8, #2
   16f74:	mov	r2, #0
   16f78:	mov	ip, #13
   16f7c:	mvn	r7, #92	; 0x5c
   16f80:	str	r3, [sp, #32]
   16f84:	mov	r3, #0
   16f88:	strd	r2, [r1, #8]
   16f8c:	ldr	r3, [sl], #-56	; 0xffffffc8
   16f90:	str	r3, [r1, #16]
   16f94:	str	sl, [sp, #80]	; 0x50
   16f98:	b	16440 <__snprintf_chk@plt+0x50b8>
   16f9c:	ldr	r3, [sl, #-56]	; 0xffffffc8
   16fa0:	sub	r2, r8, #4
   16fa4:	str	r2, [sp, #32]
   16fa8:	sub	r2, sl, #112	; 0x70
   16fac:	str	r2, [sp, #80]	; 0x50
   16fb0:	ldr	r2, [sp, #28]
   16fb4:	add	r3, r3, #3600	; 0xe10
   16fb8:	mov	ip, #12
   16fbc:	mvn	r7, #92	; 0x5c
   16fc0:	str	r3, [r2, #24]
   16fc4:	b	16440 <__snprintf_chk@plt+0x50b8>
   16fc8:	sub	r3, r8, #2
   16fcc:	str	r3, [sp, #32]
   16fd0:	ldr	r3, [sl], #-56	; 0xffffffc8
   16fd4:	str	sl, [sp, #80]	; 0x50
   16fd8:	b	16fb0 <__snprintf_chk@plt+0x5c28>
   16fdc:	ldrd	r2, [sl, #-112]	; 0xffffff90
   16fe0:	ldr	r1, [sp, #28]
   16fe4:	ldrd	r6, [sl, #-104]	; 0xffffff98
   16fe8:	strd	r2, [r1, #32]
   16fec:	add	lr, r1, #32
   16ff0:	ldrd	r2, [sl, #-96]	; 0xffffffa0
   16ff4:	strd	r6, [sp, #32]
   16ff8:	ldrd	r6, [sl, #-48]	; 0xffffffd0
   16ffc:	strd	r2, [r1, #48]	; 0x30
   17000:	ldrd	r2, [sp, #32]
   17004:	rsbs	r6, r6, #0
   17008:	rscs	r7, r7, #0
   1700c:	strd	r2, [r1, #40]	; 0x28
   17010:	mov	r3, #0
   17014:	movvs	r3, #1
   17018:	subs	r1, r3, #0
   1701c:	ldr	r3, [sp, #28]
   17020:	strd	r6, [r3, #56]	; 0x38
   17024:	bne	15ff0 <__snprintf_chk@plt+0x4c68>
   17028:	ldrd	r2, [sl, #8]
   1702c:	rsbs	r2, r2, #0
   17030:	rscs	r3, r3, #0
   17034:	movvs	r1, #1
   17038:	cmp	r1, #0
   1703c:	ldr	r1, [sp, #28]
   17040:	strd	r2, [r1, #64]	; 0x40
   17044:	bne	15ff0 <__snprintf_chk@plt+0x4c68>
   17048:	sub	r3, sl, #168	; 0xa8
   1704c:	mov	ip, #15
   17050:	mvn	r7, #92	; 0x5c
   17054:	str	r3, [sp, #80]	; 0x50
   17058:	sub	r3, r8, #6
   1705c:	str	r3, [sp, #32]
   17060:	b	16440 <__snprintf_chk@plt+0x50b8>
   17064:	mov	r6, #0
   17068:	mov	r7, #0
   1706c:	sub	r3, r8, #4
   17070:	mov	r1, #0
   17074:	mov	r2, #56	; 0x38
   17078:	mov	r0, r4
   1707c:	strd	r6, [sp, #16]
   17080:	str	r3, [sp, #32]
   17084:	str	r6, [sp, #60]	; 0x3c
   17088:	bl	1128c <memset@plt>
   1708c:	ldr	r1, [sl, #-56]	; 0xffffffc8
   17090:	sub	r3, sl, #112	; 0x70
   17094:	str	r1, [sp, #44]	; 0x2c
   17098:	str	r6, [sp, #52]	; 0x34
   1709c:	str	r7, [sp, #56]	; 0x38
   170a0:	str	r7, [sp, #64]	; 0x40
   170a4:	str	r6, [sp, #68]	; 0x44
   170a8:	str	r7, [sp, #72]	; 0x48
   170ac:	str	r3, [sp, #80]	; 0x50
   170b0:	ldr	r3, [sl, #-52]	; 0xffffffcc
   170b4:	b	16b34 <__snprintf_chk@plt+0x57ac>
   170b8:	mov	r3, #0
   170bc:	mov	r7, #0
   170c0:	mov	r6, #0
   170c4:	sub	ip, sl, #56	; 0x38
   170c8:	mov	r0, #1
   170cc:	mov	r1, #0
   170d0:	sub	r2, r8, #2
   170d4:	strd	r6, [sp, #16]
   170d8:	str	r3, [sp, #40]	; 0x28
   170dc:	str	r3, [sp, #412]	; 0x19c
   170e0:	mov	r3, r7
   170e4:	mvn	r7, #92	; 0x5c
   170e8:	strd	r0, [r5, #-8]
   170ec:	str	r2, [sp, #32]
   170f0:	str	r6, [sp, #44]	; 0x2c
   170f4:	str	r3, [sp, #48]	; 0x30
   170f8:	str	r6, [sp, #52]	; 0x34
   170fc:	str	r3, [sp, #56]	; 0x38
   17100:	str	r6, [sp, #60]	; 0x3c
   17104:	str	r3, [sp, #64]	; 0x40
   17108:	str	r6, [sp, #68]	; 0x44
   1710c:	str	r3, [sp, #72]	; 0x48
   17110:	str	ip, [sp, #80]	; 0x50
   17114:	mov	ip, #17
   17118:	b	16440 <__snprintf_chk@plt+0x50b8>
   1711c:	ldrd	r2, [sl, #-48]	; 0xffffffd0
   17120:	mov	r1, #0
   17124:	mov	r7, #0
   17128:	strd	r2, [r5, #-8]
   1712c:	mov	r6, #0
   17130:	sub	ip, sl, #112	; 0x70
   17134:	sub	r0, r8, #4
   17138:	strd	r6, [sp, #16]
   1713c:	str	r1, [sp, #40]	; 0x28
   17140:	str	r1, [sp, #412]	; 0x19c
   17144:	mov	r1, r7
   17148:	str	r0, [sp, #32]
   1714c:	str	r6, [sp, #44]	; 0x2c
   17150:	str	r7, [sp, #48]	; 0x30
   17154:	mvn	r7, #92	; 0x5c
   17158:	str	r6, [sp, #52]	; 0x34
   1715c:	str	r1, [sp, #56]	; 0x38
   17160:	str	r6, [sp, #60]	; 0x3c
   17164:	str	r1, [sp, #64]	; 0x40
   17168:	str	r6, [sp, #68]	; 0x44
   1716c:	str	r1, [sp, #72]	; 0x48
   17170:	str	ip, [sp, #80]	; 0x50
   17174:	mov	ip, #17
   17178:	b	16440 <__snprintf_chk@plt+0x50b8>
   1717c:	ldrd	r2, [sl, #-56]	; 0xffffffc8
   17180:	b	17120 <__snprintf_chk@plt+0x5d98>
   17184:	ldrd	r2, [sl, #-104]	; 0xffffff98
   17188:	sub	r0, sl, #168	; 0xa8
   1718c:	sub	r1, r8, #6
   17190:	ldr	ip, [sp, #28]
   17194:	str	r1, [sp, #32]
   17198:	str	r0, [sp, #80]	; 0x50
   1719c:	ldrd	r6, [sl]
   171a0:	strd	r2, [ip, #64]	; 0x40
   171a4:	add	lr, ip, #32
   171a8:	ldrd	r2, [sl, #-56]	; 0xffffffc8
   171ac:	ldrd	r0, [sl, #8]
   171b0:	strd	r2, [ip, #56]	; 0x38
   171b4:	ldrd	r2, [sl, #16]
   171b8:	strd	r6, [ip, #32]
   171bc:	mov	ip, #14
   171c0:	mvn	r7, #92	; 0x5c
   171c4:	strd	r0, [lr, #8]
   171c8:	strd	r2, [lr, #16]
   171cc:	b	16440 <__snprintf_chk@plt+0x50b8>
   171d0:	sub	r2, r8, #4
   171d4:	mov	ip, sl
   171d8:	ldrd	r0, [sl, #-48]	; 0xffffffd0
   171dc:	mvn	r7, #92	; 0x5c
   171e0:	str	r2, [sp, #32]
   171e4:	ldrd	r2, [ip], #-112	; 0xffffff90
   171e8:	ldr	lr, [sp, #28]
   171ec:	str	ip, [sp, #80]	; 0x50
   171f0:	mov	ip, #14
   171f4:	strd	r2, [lr, #56]	; 0x38
   171f8:	strd	r0, [lr, #64]	; 0x40
   171fc:	b	16440 <__snprintf_chk@plt+0x50b8>
   17200:	ldrd	r2, [sl, #-168]	; 0xffffff58
   17204:	sub	r0, sl, #224	; 0xe0
   17208:	sub	r1, r8, #8
   1720c:	ldr	ip, [sp, #28]
   17210:	str	r1, [sp, #32]
   17214:	str	r0, [sp, #80]	; 0x50
   17218:	ldrd	r6, [sl]
   1721c:	strd	r2, [ip, #56]	; 0x38
   17220:	add	lr, ip, #32
   17224:	ldrd	r2, [sl, #-104]	; 0xffffff98
   17228:	ldrd	r0, [sl, #8]
   1722c:	strd	r2, [ip, #64]	; 0x40
   17230:	b	171b4 <__snprintf_chk@plt+0x5e2c>
   17234:	ldrd	r2, [sl, #-56]	; 0xffffffc8
   17238:	sub	r1, r8, #4
   1723c:	str	r1, [sp, #32]
   17240:	sub	r1, sl, #112	; 0x70
   17244:	str	r1, [sp, #80]	; 0x50
   17248:	mov	ip, #14
   1724c:	mvn	r7, #92	; 0x5c
   17250:	ldrd	r0, [sl, #8]
   17254:	ldr	lr, [sp, #28]
   17258:	strd	r2, [lr, #56]	; 0x38
   1725c:	strd	r0, [lr, #64]	; 0x40
   17260:	b	16440 <__snprintf_chk@plt+0x50b8>
   17264:	ldrd	r0, [sl, #-112]	; 0xffffff90
   17268:	mov	ip, #0
   1726c:	ldr	lr, [sp, #28]
   17270:	ldrd	r2, [sl, #-48]	; 0xffffffd0
   17274:	strd	r0, [lr, #56]	; 0x38
   17278:	ldr	r0, [sp, #28]
   1727c:	rsbs	r2, r2, #0
   17280:	rscs	r3, r3, #0
   17284:	movvs	ip, #1
   17288:	subs	r1, ip, #0
   1728c:	strd	r2, [r0, #64]	; 0x40
   17290:	bne	15ff0 <__snprintf_chk@plt+0x4c68>
   17294:	ldrd	r2, [sl, #8]
   17298:	rsbs	r2, r2, #0
   1729c:	rscs	r3, r3, #0
   172a0:	movvs	r1, #1
   172a4:	cmp	r1, #0
   172a8:	ldr	r1, [sp, #28]
   172ac:	strd	r2, [r1, #40]	; 0x28
   172b0:	bne	15ff0 <__snprintf_chk@plt+0x4c68>
   172b4:	ldr	r3, [sl, #16]
   172b8:	sub	r2, r8, #6
   172bc:	mov	ip, #14
   172c0:	mvn	r7, #92	; 0x5c
   172c4:	str	r2, [sp, #32]
   172c8:	sub	r2, sl, #168	; 0xa8
   172cc:	str	r2, [sp, #80]	; 0x50
   172d0:	str	r3, [r1, #48]	; 0x30
   172d4:	b	16440 <__snprintf_chk@plt+0x50b8>
   172d8:	ldr	r6, [sl, #-208]	; 0xffffff30
   172dc:	ldr	r3, [sp, #28]
   172e0:	cmp	r6, #3
   172e4:	ldrb	r3, [r3, #181]	; 0xb5
   172e8:	ble	183b0 <__snprintf_chk@plt+0x7028>
   172ec:	cmp	r3, #0
   172f0:	bne	18724 <__snprintf_chk@plt+0x739c>
   172f4:	sub	r6, sl, #280	; 0x118
   172f8:	sub	r1, r8, #10
   172fc:	ldrd	r2, [sl, #-224]	; 0xffffff20
   17300:	mov	ip, #14
   17304:	ldr	r8, [sp, #28]
   17308:	str	r6, [sp, #80]	; 0x50
   1730c:	ldrd	r6, [sl, #-216]	; 0xffffff28
   17310:	str	r1, [sp, #32]
   17314:	ldrd	r0, [sl, #-104]	; 0xffffff98
   17318:	strd	r2, [r8, #32]
   1731c:	add	lr, r8, #32
   17320:	ldrd	r2, [sl, #8]
   17324:	strd	r6, [r8, #40]	; 0x28
   17328:	ldrd	r6, [sl, #-208]	; 0xffffff30
   1732c:	strd	r6, [r8, #48]	; 0x30
   17330:	mvn	r7, #92	; 0x5c
   17334:	strd	r0, [r8, #56]	; 0x38
   17338:	strd	r2, [r8, #64]	; 0x40
   1733c:	b	16440 <__snprintf_chk@plt+0x50b8>
   17340:	andeq	r2, r2, r8, ror r6
   17344:			; <UNDEFINED> instruction: 0x000226b4
   17348:	sub	r1, r8, #6
   1734c:	ldrd	r2, [sl, #-104]	; 0xffffff98
   17350:	str	r1, [sp, #32]
   17354:	sub	r1, sl, #168	; 0xa8
   17358:	b	17244 <__snprintf_chk@plt+0x5ebc>
   1735c:	ldrd	r2, [sl, #-48]	; 0xffffffd0
   17360:	sub	r1, sl, #56	; 0x38
   17364:	ldr	r6, [sp, #28]
   17368:	strd	r2, [sp]
   1736c:	ldrd	r2, [sl, #-40]	; 0xffffffd8
   17370:	mov	r0, r6
   17374:	strd	r2, [sp, #8]
   17378:	ldm	r1, {r2, r3}
   1737c:	bl	14e80 <__snprintf_chk@plt+0x3af8>
   17380:	mov	lr, r6
   17384:	ldrd	r6, [sl, #40]	; 0x28
   17388:	ldr	r1, [sl, #48]	; 0x30
   1738c:	str	lr, [sp, #28]
   17390:	ldrd	r2, [lr, #136]	; 0x88
   17394:	ldr	r0, [lr, #144]	; 0x90
   17398:	adds	r1, r0, r1
   1739c:	movvs	ip, #1
   173a0:	movvc	ip, #0
   173a4:	str	r1, [lr, #144]	; 0x90
   173a8:	ldrd	r0, [lr, #128]	; 0x80
   173ac:	strd	r0, [sp, #80]	; 0x50
   173b0:	adds	r0, r2, r6
   173b4:	adcs	r1, r3, r7
   173b8:	ldrd	r6, [lr, #120]	; 0x78
   173bc:	strd	r0, [lr, #136]	; 0x88
   173c0:	ldrd	r2, [sl, #24]
   173c4:	ldrd	r0, [sp, #80]	; 0x50
   173c8:	strd	r6, [sp, #128]	; 0x80
   173cc:	ldrd	r6, [sl, #32]
   173d0:	strd	r2, [sp, #32]
   173d4:	movvs	r3, #1
   173d8:	movvc	r3, #0
   173dc:	orr	ip, ip, r3
   173e0:	adds	r2, r0, r6
   173e4:	ldr	r0, [sp, #28]
   173e8:	adcs	r3, r1, r7
   173ec:	movvs	lr, #1
   173f0:	movvc	lr, #0
   173f4:	ldrd	r6, [sp, #128]	; 0x80
   173f8:	orr	ip, ip, lr
   173fc:	mov	lr, r0
   17400:	strd	r2, [r0, #128]	; 0x80
   17404:	ldrd	r2, [r0, #112]	; 0x70
   17408:	ldrd	r0, [sp, #32]
   1740c:	strd	r2, [sp, #136]	; 0x88
   17410:	adds	r2, r6, r0
   17414:	adcs	r3, r7, r1
   17418:	ldrd	r6, [sl, #8]
   1741c:	movvs	r1, #1
   17420:	movvc	r1, #0
   17424:	orr	ip, ip, r1
   17428:	ldrd	r0, [lr, #104]	; 0x68
   1742c:	strd	r2, [lr, #120]	; 0x78
   17430:	strd	r6, [sp, #32]
   17434:	ldrd	r6, [sp, #136]	; 0x88
   17438:	strd	r0, [sp, #80]	; 0x50
   1743c:	ldrd	r0, [sl, #16]
   17440:	adds	r2, r6, r0
   17444:	adcs	r3, r7, r1
   17448:	movvs	lr, #1
   1744c:	movvc	lr, #0
   17450:	orr	ip, ip, lr
   17454:	ldr	lr, [sp, #28]
   17458:	ldrd	r6, [lr, #96]	; 0x60
   1745c:	strd	r2, [lr, #112]	; 0x70
   17460:	strd	r6, [sp, #128]	; 0x80
   17464:	ldrd	r0, [sp, #80]	; 0x50
   17468:	ldrd	r6, [sp, #32]
   1746c:	adds	r2, r0, r6
   17470:	adcs	r3, r1, r7
   17474:	ldrd	r6, [sp, #128]	; 0x80
   17478:	movvs	r1, #1
   1747c:	movvc	r1, #0
   17480:	strd	r2, [lr, #104]	; 0x68
   17484:	str	r1, [sp, #32]
   17488:	ldrd	r0, [sl]
   1748c:	adds	r2, r6, r0
   17490:	adcs	r3, r7, r1
   17494:	ldr	r1, [sp, #32]
   17498:	strd	r2, [lr, #96]	; 0x60
   1749c:	orrvc	ip, ip, r1
   174a0:	movvs	ip, #1
   174a4:	cmp	ip, #0
   174a8:	bne	15ff0 <__snprintf_chk@plt+0x4c68>
   174ac:	sub	r2, sl, #112	; 0x70
   174b0:	mov	r3, #1
   174b4:	mov	ip, #24
   174b8:	mvn	r7, #92	; 0x5c
   174bc:	str	r2, [sp, #80]	; 0x50
   174c0:	sub	r2, r8, #4
   174c4:	strb	r3, [lr, #153]	; 0x99
   174c8:	str	r2, [sp, #32]
   174cc:	b	16440 <__snprintf_chk@plt+0x50b8>
   174d0:	ldrd	r2, [sl, #8]
   174d4:	sub	r1, r8, #2
   174d8:	mvn	r7, #92	; 0x5c
   174dc:	ldr	r0, [sp, #28]
   174e0:	strd	r2, [sp]
   174e4:	ldrd	r2, [sl, #16]
   174e8:	str	r1, [sp, #32]
   174ec:	sub	r1, sl, #56	; 0x38
   174f0:	strd	r2, [sp, #8]
   174f4:	str	r1, [sp, #80]	; 0x50
   174f8:	ldm	sl, {r2, r3}
   174fc:	bl	14e80 <__snprintf_chk@plt+0x3af8>
   17500:	mov	ip, #23
   17504:	b	16440 <__snprintf_chk@plt+0x50b8>
   17508:	ldr	r3, [sl, #8]
   1750c:	mov	r1, #0
   17510:	mvn	r0, #0
   17514:	ldr	r2, [sl, #12]
   17518:	adds	ip, r3, #-2147483648	; 0x80000000
   1751c:	adc	r2, r2, #0
   17520:	str	ip, [sp, #216]	; 0xd8
   17524:	str	r2, [sp, #220]	; 0xdc
   17528:	ldrd	r6, [sp, #216]	; 0xd8
   1752c:	cmp	r7, r1
   17530:	cmpeq	r6, r0
   17534:	bhi	15ff0 <__snprintf_chk@plt+0x4c68>
   17538:	mov	r2, #0
   1753c:	sub	r1, sl, #56	; 0x38
   17540:	mov	ip, #22
   17544:	mvn	r7, #91	; 0x5b
   17548:	str	r3, [sp, #360]	; 0x168
   1754c:	sub	r3, r8, #2
   17550:	str	r3, [sp, #32]
   17554:	str	r1, [sp, #80]	; 0x50
   17558:	str	r2, [sp, #364]	; 0x16c
   1755c:	b	16440 <__snprintf_chk@plt+0x50b8>
   17560:	ldrd	r6, [sl, #-48]	; 0xffffffd0
   17564:	ldr	r3, [sl, #-40]	; 0xffffffd8
   17568:	cmp	r3, #2
   1756c:	ldrd	r2, [sl]
   17570:	strd	r2, [sp, #32]
   17574:	bgt	18414 <__snprintf_chk@plt+0x708c>
   17578:	cmp	r2, #0
   1757c:	sbcs	r3, r3, #0
   17580:	blt	187c4 <__snprintf_chk@plt+0x743c>
   17584:	cmp	r7, r6, asr #31
   17588:	mov	lr, #0
   1758c:	bne	18a34 <__snprintf_chk@plt+0x76ac>
   17590:	mov	r3, #60	; 0x3c
   17594:	smull	r6, r7, r6, r3
   17598:	mov	r2, r6
   1759c:	mov	r3, r7
   175a0:	ldrb	ip, [sl, #-56]	; 0xffffffc8
   175a4:	mov	r1, r3
   175a8:	ldrd	r6, [sp, #32]
   175ac:	cmp	ip, #0
   175b0:	beq	1866c <__snprintf_chk@plt+0x72e4>
   175b4:	subs	r2, r2, r6
   175b8:	mov	r1, #0
   175bc:	sbcs	r3, r3, r7
   175c0:	mov	r0, r2
   175c4:	movvs	r1, #1
   175c8:	mov	r7, r3
   175cc:	orrs	r3, lr, r1
   175d0:	bne	15ff0 <__snprintf_chk@plt+0x4c68>
   175d4:	adds	r3, r0, #1440	; 0x5a0
   175d8:	str	r3, [sp, #200]	; 0xc8
   175dc:	adc	r3, r7, #0
   175e0:	str	r3, [sp, #204]	; 0xcc
   175e4:	ldrd	r2, [sp, #200]	; 0xc8
   175e8:	cmp	r3, #0
   175ec:	cmpeq	r2, #2880	; 0xb40
   175f0:	bhi	15ff0 <__snprintf_chk@plt+0x4c68>
   175f4:	rsb	r2, r0, r0, lsl #4
   175f8:	ldrd	r6, [sl, #-112]	; 0xffffff90
   175fc:	lsl	r2, r2, #2
   17600:	asr	r3, r2, #31
   17604:	adds	r0, r2, r6
   17608:	adcs	r1, r3, r7
   1760c:	asr	r3, r0, #31
   17610:	movvs	ip, #1
   17614:	movvc	ip, #0
   17618:	cmp	r1, r3
   1761c:	ldr	r3, [sp, #28]
   17620:	cmpeq	r0, r0
   17624:	movne	ip, #1
   17628:	cmp	ip, #0
   1762c:	str	r0, [r3, #24]
   17630:	bne	15ff0 <__snprintf_chk@plt+0x4c68>
   17634:	sub	r3, sl, #168	; 0xa8
   17638:	mov	ip, #12
   1763c:	mvn	r7, #92	; 0x5c
   17640:	str	r3, [sp, #80]	; 0x50
   17644:	sub	r3, r8, #6
   17648:	str	r3, [sp, #32]
   1764c:	b	16440 <__snprintf_chk@plt+0x50b8>
   17650:	ldr	lr, [sp, #28]
   17654:	movw	r3, #40336	; 0x9d90
   17658:	movt	r3, #65535	; 0xffff
   1765c:	ldrd	r6, [sl, #40]	; 0x28
   17660:	ldr	r1, [sl, #48]	; 0x30
   17664:	str	r3, [lr, #24]
   17668:	ldrd	r2, [lr, #136]	; 0x88
   1766c:	ldr	r0, [lr, #144]	; 0x90
   17670:	adds	r1, r0, r1
   17674:	movvs	ip, #1
   17678:	movvc	ip, #0
   1767c:	str	r1, [lr, #144]	; 0x90
   17680:	ldrd	r0, [lr, #128]	; 0x80
   17684:	strd	r0, [sp, #80]	; 0x50
   17688:	adds	r0, r2, r6
   1768c:	adcs	r1, r3, r7
   17690:	ldrd	r6, [lr, #120]	; 0x78
   17694:	strd	r0, [lr, #136]	; 0x88
   17698:	ldrd	r2, [sl, #24]
   1769c:	ldrd	r0, [sp, #80]	; 0x50
   176a0:	strd	r6, [sp, #128]	; 0x80
   176a4:	ldrd	r6, [sl, #32]
   176a8:	strd	r2, [sp, #32]
   176ac:	movvs	r3, #1
   176b0:	movvc	r3, #0
   176b4:	orr	ip, ip, r3
   176b8:	adds	r2, r0, r6
   176bc:	ldr	r0, [sp, #28]
   176c0:	adcs	r3, r1, r7
   176c4:	movvs	lr, #1
   176c8:	movvc	lr, #0
   176cc:	ldrd	r6, [sp, #128]	; 0x80
   176d0:	orr	ip, ip, lr
   176d4:	mov	lr, r0
   176d8:	strd	r2, [r0, #128]	; 0x80
   176dc:	ldrd	r2, [r0, #112]	; 0x70
   176e0:	ldrd	r0, [sp, #32]
   176e4:	strd	r2, [sp, #136]	; 0x88
   176e8:	adds	r2, r6, r0
   176ec:	adcs	r3, r7, r1
   176f0:	ldrd	r6, [sl, #8]
   176f4:	movvs	r1, #1
   176f8:	movvc	r1, #0
   176fc:	orr	ip, ip, r1
   17700:	ldrd	r0, [lr, #104]	; 0x68
   17704:	strd	r2, [lr, #120]	; 0x78
   17708:	strd	r6, [sp, #32]
   1770c:	ldrd	r6, [sp, #136]	; 0x88
   17710:	strd	r0, [sp, #80]	; 0x50
   17714:	ldrd	r0, [sl, #16]
   17718:	adds	r2, r6, r0
   1771c:	adcs	r3, r7, r1
   17720:	movvs	lr, #1
   17724:	movvc	lr, #0
   17728:	orr	ip, ip, lr
   1772c:	ldr	lr, [sp, #28]
   17730:	ldrd	r6, [lr, #96]	; 0x60
   17734:	strd	r2, [lr, #112]	; 0x70
   17738:	strd	r6, [sp, #128]	; 0x80
   1773c:	ldrd	r6, [sp, #32]
   17740:	ldrd	r0, [sp, #80]	; 0x50
   17744:	adds	r2, r0, r6
   17748:	adcs	r3, r1, r7
   1774c:	ldrd	r6, [sp, #128]	; 0x80
   17750:	movvs	r1, #1
   17754:	movvc	r1, #0
   17758:	strd	r2, [lr, #104]	; 0x68
   1775c:	str	r1, [sp, #32]
   17760:	ldrd	r0, [sl]
   17764:	adds	r2, r6, r0
   17768:	adcs	r3, r7, r1
   1776c:	ldr	r1, [sp, #32]
   17770:	strd	r2, [lr, #96]	; 0x60
   17774:	orrvc	r0, ip, r1
   17778:	movvs	r0, #1
   1777c:	cmp	r0, #0
   17780:	bne	15ff0 <__snprintf_chk@plt+0x4c68>
   17784:	movw	r1, #12228	; 0x2fc4
   17788:	movt	r1, #2
   1778c:	mov	r3, #1
   17790:	mov	r6, lr
   17794:	strb	r3, [lr, #153]	; 0x99
   17798:	sub	r3, r8, #4
   1779c:	mov	r2, #5
   177a0:	str	r3, [sp, #32]
   177a4:	bl	110f4 <dcgettext@plt>
   177a8:	ldrb	r3, [r6, #181]	; 0xb5
   177ac:	sub	r2, sl, #112	; 0x70
   177b0:	mov	r1, r6
   177b4:	str	r2, [sp, #80]	; 0x50
   177b8:	cmp	r3, #0
   177bc:	moveq	ip, #12
   177c0:	mvneq	r7, #92	; 0x5c
   177c4:	beq	16440 <__snprintf_chk@plt+0x50b8>
   177c8:	bl	153d4 <__snprintf_chk@plt+0x404c>
   177cc:	mvn	r7, #92	; 0x5c
   177d0:	mov	ip, #12
   177d4:	b	16440 <__snprintf_chk@plt+0x50b8>
   177d8:	ldr	lr, [sp, #28]
   177dc:	ldrd	r6, [sl, #40]	; 0x28
   177e0:	ldr	r1, [sl, #48]	; 0x30
   177e4:	ldrd	r2, [lr, #136]	; 0x88
   177e8:	ldr	r0, [lr, #144]	; 0x90
   177ec:	adds	r1, r0, r1
   177f0:	movvs	ip, #1
   177f4:	movvc	ip, #0
   177f8:	str	r1, [lr, #144]	; 0x90
   177fc:	ldrd	r0, [lr, #128]	; 0x80
   17800:	strd	r0, [sp, #80]	; 0x50
   17804:	adds	r0, r2, r6
   17808:	adcs	r1, r3, r7
   1780c:	ldrd	r6, [lr, #120]	; 0x78
   17810:	strd	r0, [lr, #136]	; 0x88
   17814:	ldrd	r2, [sl, #24]
   17818:	ldrd	r0, [sp, #80]	; 0x50
   1781c:	strd	r6, [sp, #128]	; 0x80
   17820:	ldrd	r6, [sl, #32]
   17824:	strd	r2, [sp, #32]
   17828:	movvs	r3, #1
   1782c:	movvc	r3, #0
   17830:	orr	ip, ip, r3
   17834:	adds	r2, r0, r6
   17838:	ldr	r0, [sp, #28]
   1783c:	adcs	r3, r1, r7
   17840:	movvs	lr, #1
   17844:	movvc	lr, #0
   17848:	ldrd	r6, [sp, #128]	; 0x80
   1784c:	orr	ip, ip, lr
   17850:	mov	lr, r0
   17854:	strd	r2, [r0, #128]	; 0x80
   17858:	ldrd	r2, [r0, #112]	; 0x70
   1785c:	ldrd	r0, [sp, #32]
   17860:	strd	r2, [sp, #136]	; 0x88
   17864:	adds	r2, r6, r0
   17868:	adcs	r3, r7, r1
   1786c:	ldrd	r6, [sl, #8]
   17870:	movvs	r1, #1
   17874:	movvc	r1, #0
   17878:	orr	ip, ip, r1
   1787c:	ldrd	r0, [lr, #104]	; 0x68
   17880:	strd	r2, [lr, #120]	; 0x78
   17884:	strd	r6, [sp, #32]
   17888:	ldrd	r6, [sp, #136]	; 0x88
   1788c:	strd	r0, [sp, #80]	; 0x50
   17890:	ldrd	r0, [sl, #16]
   17894:	adds	r2, r6, r0
   17898:	adcs	r3, r7, r1
   1789c:	movvs	lr, #1
   178a0:	movvc	lr, #0
   178a4:	orr	ip, ip, lr
   178a8:	ldr	lr, [sp, #28]
   178ac:	strd	r2, [lr, #112]	; 0x70
   178b0:	ldrd	r2, [lr, #96]	; 0x60
   178b4:	strd	r2, [sp, #128]	; 0x80
   178b8:	ldrd	r0, [sp, #80]	; 0x50
   178bc:	ldrd	r6, [sp, #32]
   178c0:	adds	r2, r0, r6
   178c4:	adcs	r3, r1, r7
   178c8:	ldr	r1, [sl, #-56]	; 0xffffffc8
   178cc:	ldrd	r6, [sp, #128]	; 0x80
   178d0:	strd	r2, [lr, #104]	; 0x68
   178d4:	str	r1, [sp, #32]
   178d8:	movvs	r1, #1
   178dc:	movvc	r1, #0
   178e0:	str	r1, [sp, #80]	; 0x50
   178e4:	ldrd	r0, [sl]
   178e8:	adds	r2, r6, r0
   178ec:	mov	r6, lr
   178f0:	adcs	r3, r7, r1
   178f4:	ldr	r1, [sp, #80]	; 0x50
   178f8:	strd	r2, [lr, #96]	; 0x60
   178fc:	orrvc	r0, ip, r1
   17900:	movvs	r0, #1
   17904:	ldr	ip, [sp, #32]
   17908:	cmp	r0, #0
   1790c:	str	ip, [lr, #24]
   17910:	bne	15ff0 <__snprintf_chk@plt+0x4c68>
   17914:	movw	r1, #12228	; 0x2fc4
   17918:	movt	r1, #2
   1791c:	mov	r3, #1
   17920:	b	17794 <__snprintf_chk@plt+0x640c>
   17924:	ldrd	r2, [sl, #-48]	; 0xffffffd0
   17928:	mov	r1, #0
   1792c:	mov	r7, #0
   17930:	mov	r6, #0
   17934:	sub	ip, sl, #112	; 0x70
   17938:	sub	r0, r8, #4
   1793c:	strd	r6, [sp, #16]
   17940:	str	r1, [sp, #40]	; 0x28
   17944:	str	r1, [sp, #412]	; 0x19c
   17948:	mov	r1, r7
   1794c:	strd	r2, [r5, #-8]
   17950:	str	r0, [sp, #32]
   17954:	str	r6, [sp, #44]	; 0x2c
   17958:	str	r7, [sp, #48]	; 0x30
   1795c:	mov	r7, #60	; 0x3c
   17960:	str	r6, [sp, #52]	; 0x34
   17964:	str	r1, [sp, #56]	; 0x38
   17968:	str	r6, [sp, #60]	; 0x3c
   1796c:	str	r1, [sp, #64]	; 0x40
   17970:	str	r6, [sp, #68]	; 0x44
   17974:	str	r1, [sp, #72]	; 0x48
   17978:	str	ip, [sp, #80]	; 0x50
   1797c:	mov	ip, #18
   17980:	b	16440 <__snprintf_chk@plt+0x50b8>
   17984:	mov	r1, #0
   17988:	sub	ip, sl, #56	; 0x38
   1798c:	mov	r6, r1
   17990:	mov	r7, r1
   17994:	sub	r3, r8, #2
   17998:	mov	r2, #56	; 0x38
   1799c:	mov	r0, r4
   179a0:	str	r3, [sp, #32]
   179a4:	strd	r6, [sp, #60]	; 0x3c
   179a8:	mvn	r7, #92	; 0x5c
   179ac:	str	r1, [sp, #68]	; 0x44
   179b0:	str	ip, [sp, #80]	; 0x50
   179b4:	bl	1128c <memset@plt>
   179b8:	mov	r2, #1
   179bc:	mov	r3, #0
   179c0:	mov	ip, #17
   179c4:	strd	r2, [sp, #16]
   179c8:	str	r6, [sp, #40]	; 0x28
   179cc:	str	r6, [sp, #44]	; 0x2c
   179d0:	str	r6, [sp, #48]	; 0x30
   179d4:	str	r6, [sp, #52]	; 0x34
   179d8:	str	r6, [sp, #56]	; 0x38
   179dc:	str	r6, [sp, #72]	; 0x48
   179e0:	b	16440 <__snprintf_chk@plt+0x50b8>
   179e4:	mvn	r2, #0
   179e8:	mvn	r3, #0
   179ec:	str	r8, [sp, #32]
   179f0:	mov	ip, #25
   179f4:	mov	r7, #43	; 0x2b
   179f8:	str	sl, [sp, #80]	; 0x50
   179fc:	strd	r2, [r5, #-8]
   17a00:	b	16440 <__snprintf_chk@plt+0x50b8>
   17a04:	ldrd	r0, [sl, #-56]	; 0xffffffc8
   17a08:	ldr	r3, [sl]
   17a0c:	ldrd	r6, [sl, #-16]
   17a10:	strd	r0, [sp, #32]
   17a14:	ldrd	r0, [sl, #-48]	; 0xffffffd0
   17a18:	cmp	r3, #0
   17a1c:	ldrd	r2, [sl, #-40]	; 0xffffffd8
   17a20:	strd	r0, [sp, #80]	; 0x50
   17a24:	strd	r2, [sp, #128]	; 0x80
   17a28:	ldrd	r2, [sl, #-32]	; 0xffffffe0
   17a2c:	strd	r2, [sp, #136]	; 0x88
   17a30:	ldrd	r2, [sl, #-24]	; 0xffffffe8
   17a34:	strd	r2, [sp, #144]	; 0x90
   17a38:	ldr	r2, [sp, #28]
   17a3c:	ldr	r3, [sl, #-8]
   17a40:	ldrd	r0, [r2, #96]	; 0x60
   17a44:	strd	r0, [sp, #184]	; 0xb8
   17a48:	ldrd	r0, [r2, #104]	; 0x68
   17a4c:	strd	r0, [sp, #176]	; 0xb0
   17a50:	ldrd	r0, [r2, #112]	; 0x70
   17a54:	strd	r0, [sp, #168]	; 0xa8
   17a58:	ldrd	r0, [r2, #120]	; 0x78
   17a5c:	strd	r0, [sp, #160]	; 0xa0
   17a60:	ldrd	r0, [r2, #128]	; 0x80
   17a64:	strd	r0, [sp, #152]	; 0x98
   17a68:	ldrd	r0, [r2, #136]	; 0x88
   17a6c:	ldr	r2, [r2, #144]	; 0x90
   17a70:	blt	18500 <__snprintf_chk@plt+0x7178>
   17a74:	adds	r3, r2, r3
   17a78:	movvs	lr, #1
   17a7c:	movvc	lr, #0
   17a80:	ldr	ip, [sp, #28]
   17a84:	adds	r2, r0, r6
   17a88:	str	r3, [sp, #232]	; 0xe8
   17a8c:	adcs	r3, r1, r7
   17a90:	ldrd	r0, [sp, #144]	; 0x90
   17a94:	strd	r2, [sp, #224]	; 0xe0
   17a98:	movvs	r3, #1
   17a9c:	movvc	r3, #0
   17aa0:	str	r3, [sp, #236]	; 0xec
   17aa4:	ldrd	r2, [sp, #152]	; 0x98
   17aa8:	adds	r6, r2, r0
   17aac:	adcs	r7, r3, r1
   17ab0:	ldrd	r0, [sp, #224]	; 0xe0
   17ab4:	ldr	r3, [sp, #232]	; 0xe8
   17ab8:	strd	r6, [sp, #144]	; 0x90
   17abc:	ldrd	r6, [sp, #160]	; 0xa0
   17ac0:	strd	r0, [ip, #136]	; 0x88
   17ac4:	str	r3, [ip, #144]	; 0x90
   17ac8:	ldr	r3, [sp, #236]	; 0xec
   17acc:	orr	lr, lr, r3
   17ad0:	movvs	r3, #1
   17ad4:	movvc	r3, #0
   17ad8:	str	r3, [sp, #232]	; 0xe8
   17adc:	ldrd	r2, [sp, #136]	; 0x88
   17ae0:	adds	r0, r6, r2
   17ae4:	adcs	r1, r7, r3
   17ae8:	ldr	r3, [sp, #232]	; 0xe8
   17aec:	strd	r0, [sp, #136]	; 0x88
   17af0:	ldrd	r0, [sp, #168]	; 0xa8
   17af4:	orr	lr, lr, r3
   17af8:	ldrd	r2, [sp, #144]	; 0x90
   17afc:	strd	r2, [ip, #128]	; 0x80
   17b00:	movvs	r3, #1
   17b04:	movvc	r3, #0
   17b08:	str	r3, [sp, #144]	; 0x90
   17b0c:	ldrd	r2, [sp, #128]	; 0x80
   17b10:	adds	r6, r0, r2
   17b14:	adcs	r7, r1, r3
   17b18:	ldrd	r0, [sp, #136]	; 0x88
   17b1c:	ldr	r3, [sp, #144]	; 0x90
   17b20:	strd	r6, [sp, #128]	; 0x80
   17b24:	ldrd	r6, [sp, #176]	; 0xb0
   17b28:	strd	r0, [ip, #120]	; 0x78
   17b2c:	orr	lr, lr, r3
   17b30:	movvs	r3, #1
   17b34:	movvc	r3, #0
   17b38:	str	r3, [sp, #144]	; 0x90
   17b3c:	ldrd	r2, [sp, #80]	; 0x50
   17b40:	adds	r0, r6, r2
   17b44:	adcs	r1, r7, r3
   17b48:	ldr	r3, [sp, #144]	; 0x90
   17b4c:	strd	r0, [sp, #80]	; 0x50
   17b50:	orr	lr, lr, r3
   17b54:	ldrd	r2, [sp, #128]	; 0x80
   17b58:	strd	r2, [ip, #112]	; 0x70
   17b5c:	movvs	r3, #1
   17b60:	movvc	r3, #0
   17b64:	ldrd	r6, [sp, #184]	; 0xb8
   17b68:	str	r3, [sp, #128]	; 0x80
   17b6c:	ldrd	r2, [sp, #32]
   17b70:	adds	r0, r6, r2
   17b74:	adcs	r1, r7, r3
   17b78:	ldrd	r6, [sp, #80]	; 0x50
   17b7c:	ldr	r3, [sp, #128]	; 0x80
   17b80:	strd	r0, [ip, #96]	; 0x60
   17b84:	strd	r6, [ip, #104]	; 0x68
   17b88:	orrvc	r3, lr, r3
   17b8c:	movvs	r3, #1
   17b90:	cmp	r3, #0
   17b94:	bne	15ff0 <__snprintf_chk@plt+0x4c68>
   17b98:	sub	r2, sl, #112	; 0x70
   17b9c:	mov	r3, #1
   17ba0:	mov	ip, #16
   17ba4:	mvn	r7, #92	; 0x5c
   17ba8:	str	r2, [sp, #80]	; 0x50
   17bac:	sub	r2, r8, #4
   17bb0:	str	r2, [sp, #32]
   17bb4:	ldr	r2, [sp, #28]
   17bb8:	strb	r3, [r2, #153]	; 0x99
   17bbc:	b	16440 <__snprintf_chk@plt+0x50b8>
   17bc0:	mov	r1, #0
   17bc4:	sub	r3, r8, #4
   17bc8:	mov	r6, r1
   17bcc:	mov	r7, r1
   17bd0:	mov	r2, #56	; 0x38
   17bd4:	mov	r0, r4
   17bd8:	str	r3, [sp, #32]
   17bdc:	strd	r6, [sp, #60]	; 0x3c
   17be0:	bl	1128c <memset@plt>
   17be4:	mov	r1, r6
   17be8:	str	r6, [sp, #52]	; 0x34
   17bec:	str	r6, [sp, #68]	; 0x44
   17bf0:	ldrd	r2, [sl, #-48]	; 0xffffffd0
   17bf4:	b	16730 <__snprintf_chk@plt+0x53a8>
   17bf8:	mov	r2, #56	; 0x38
   17bfc:	mov	r1, #0
   17c00:	mov	r0, r4
   17c04:	bl	1128c <memset@plt>
   17c08:	mov	r1, sl
   17c0c:	mov	r0, #0
   17c10:	ldrd	r2, [r1], #-56	; 0xffffffc8
   17c14:	sub	ip, r8, #2
   17c18:	str	ip, [sp, #32]
   17c1c:	mov	ip, #19
   17c20:	str	r0, [sp, #44]	; 0x2c
   17c24:	str	r0, [sp, #60]	; 0x3c
   17c28:	str	r0, [sp, #68]	; 0x44
   17c2c:	str	r1, [sp, #80]	; 0x50
   17c30:	mov	r1, #0
   17c34:	strd	r0, [sp, #16]
   17c38:	str	r1, [sp, #48]	; 0x30
   17c3c:	str	r1, [sp, #64]	; 0x40
   17c40:	str	r1, [sp, #72]	; 0x48
   17c44:	b	1693c <__snprintf_chk@plt+0x55b4>
   17c48:	mov	r1, #0
   17c4c:	sub	r3, r8, #4
   17c50:	mov	r6, r1
   17c54:	mov	r7, r1
   17c58:	mov	r2, #56	; 0x38
   17c5c:	mov	r0, r4
   17c60:	str	r3, [sp, #32]
   17c64:	strd	r6, [sp, #60]	; 0x3c
   17c68:	mov	r7, #60	; 0x3c
   17c6c:	bl	1128c <memset@plt>
   17c70:	ldrd	r2, [sl, #-48]	; 0xffffffd0
   17c74:	mov	ip, #18
   17c78:	strd	r2, [sp, #16]
   17c7c:	sub	r3, sl, #112	; 0x70
   17c80:	str	r6, [sp, #40]	; 0x28
   17c84:	str	r6, [sp, #44]	; 0x2c
   17c88:	str	r6, [sp, #48]	; 0x30
   17c8c:	str	r6, [sp, #52]	; 0x34
   17c90:	str	r6, [sp, #56]	; 0x38
   17c94:	str	r6, [sp, #68]	; 0x44
   17c98:	str	r6, [sp, #72]	; 0x48
   17c9c:	str	r3, [sp, #80]	; 0x50
   17ca0:	b	16440 <__snprintf_chk@plt+0x50b8>
   17ca4:	ldr	r3, [sl, #8]
   17ca8:	mov	r1, #0
   17cac:	mvn	r0, #0
   17cb0:	ldr	r2, [sl, #12]
   17cb4:	adds	ip, r3, #-2147483648	; 0x80000000
   17cb8:	adc	r2, r2, #0
   17cbc:	str	ip, [sp, #208]	; 0xd0
   17cc0:	str	r2, [sp, #212]	; 0xd4
   17cc4:	ldrd	r6, [sp, #208]	; 0xd0
   17cc8:	cmp	r7, r1
   17ccc:	cmpeq	r6, r0
   17cd0:	bhi	15ff0 <__snprintf_chk@plt+0x4c68>
   17cd4:	mov	r2, #0
   17cd8:	sub	r1, sl, #56	; 0x38
   17cdc:	mov	ip, #21
   17ce0:	mvn	r7, #92	; 0x5c
   17ce4:	str	r3, [sp, #360]	; 0x168
   17ce8:	sub	r3, r8, #2
   17cec:	str	r3, [sp, #32]
   17cf0:	str	r1, [sp, #80]	; 0x50
   17cf4:	str	r2, [sp, #364]	; 0x16c
   17cf8:	b	16440 <__snprintf_chk@plt+0x50b8>
   17cfc:	sub	r3, sl, #56	; 0x38
   17d00:	mov	r6, #0
   17d04:	mov	r7, #0
   17d08:	mov	r1, #0
   17d0c:	mov	r2, #56	; 0x38
   17d10:	mov	r0, r4
   17d14:	str	r3, [sp, #80]	; 0x50
   17d18:	sub	r3, r8, #2
   17d1c:	strd	r6, [sp, #16]
   17d20:	str	r3, [sp, #32]
   17d24:	bl	1128c <memset@plt>
   17d28:	mov	r3, r7
   17d2c:	mov	ip, #17
   17d30:	str	r6, [sp, #44]	; 0x2c
   17d34:	mov	r1, r3
   17d38:	mvn	r7, #92	; 0x5c
   17d3c:	str	r3, [sp, #48]	; 0x30
   17d40:	str	r6, [sp, #52]	; 0x34
   17d44:	str	r3, [sp, #72]	; 0x48
   17d48:	mov	r3, #0
   17d4c:	str	r3, [sp, #40]	; 0x28
   17d50:	mov	r3, #1
   17d54:	str	r1, [sp, #56]	; 0x38
   17d58:	str	r3, [sp, #60]	; 0x3c
   17d5c:	mov	r3, #0
   17d60:	str	r6, [sp, #68]	; 0x44
   17d64:	str	r3, [sp, #64]	; 0x40
   17d68:	b	16440 <__snprintf_chk@plt+0x50b8>
   17d6c:	mov	r6, #0
   17d70:	mov	r7, #0
   17d74:	sub	r3, r8, #4
   17d78:	mov	r1, #0
   17d7c:	mov	r2, #56	; 0x38
   17d80:	mov	r0, r4
   17d84:	strd	r6, [sp, #16]
   17d88:	str	r3, [sp, #32]
   17d8c:	str	r6, [sp, #68]	; 0x44
   17d90:	bl	1128c <memset@plt>
   17d94:	ldr	r1, [sl, #-48]	; 0xffffffd0
   17d98:	sub	r3, sl, #112	; 0x70
   17d9c:	str	r6, [sp, #44]	; 0x2c
   17da0:	str	r7, [sp, #48]	; 0x30
   17da4:	str	r6, [sp, #52]	; 0x34
   17da8:	str	r7, [sp, #56]	; 0x38
   17dac:	str	r1, [sp, #60]	; 0x3c
   17db0:	str	r7, [sp, #72]	; 0x48
   17db4:	str	r3, [sp, #80]	; 0x50
   17db8:	ldr	r3, [sl, #-44]	; 0xffffffd4
   17dbc:	b	167ac <__snprintf_chk@plt+0x5424>
   17dc0:	ldr	r1, [sp, #28]
   17dc4:	ldrd	r6, [sl, #-48]	; 0xffffffd0
   17dc8:	ldr	r2, [sl, #-40]	; 0xffffffd8
   17dcc:	ldr	r3, [r1, #176]	; 0xb0
   17dd0:	cmp	r2, #2
   17dd4:	add	r3, r3, #1
   17dd8:	str	r3, [r1, #176]	; 0xb0
   17ddc:	ldrd	r2, [sl]
   17de0:	strd	r2, [sp, #32]
   17de4:	bgt	18488 <__snprintf_chk@plt+0x7100>
   17de8:	cmp	r2, #0
   17dec:	sbcs	r3, r3, #0
   17df0:	blt	18908 <__snprintf_chk@plt+0x7580>
   17df4:	cmp	r7, r6, asr #31
   17df8:	mov	lr, #0
   17dfc:	bne	18a94 <__snprintf_chk@plt+0x770c>
   17e00:	mov	r3, #60	; 0x3c
   17e04:	smull	r6, r7, r6, r3
   17e08:	mov	r2, r6
   17e0c:	mov	r3, r7
   17e10:	ldrb	ip, [sl, #-56]	; 0xffffffc8
   17e14:	mov	r1, r3
   17e18:	ldrd	r6, [sp, #32]
   17e1c:	cmp	ip, #0
   17e20:	beq	18650 <__snprintf_chk@plt+0x72c8>
   17e24:	subs	r2, r2, r6
   17e28:	mov	r1, #0
   17e2c:	sbcs	r3, r3, r7
   17e30:	mov	r0, r2
   17e34:	movvs	r1, #1
   17e38:	mov	r7, r3
   17e3c:	orrs	r3, lr, r1
   17e40:	bne	15ff0 <__snprintf_chk@plt+0x4c68>
   17e44:	adds	r3, r0, #1440	; 0x5a0
   17e48:	str	r3, [sp, #192]	; 0xc0
   17e4c:	adc	r3, r7, #0
   17e50:	str	r3, [sp, #196]	; 0xc4
   17e54:	ldrd	r2, [sp, #192]	; 0xc0
   17e58:	cmp	r3, #0
   17e5c:	cmpeq	r2, #2880	; 0xb40
   17e60:	bhi	15ff0 <__snprintf_chk@plt+0x4c68>
   17e64:	sub	r3, sl, #112	; 0x70
   17e68:	rsb	r2, r0, r0, lsl #4
   17e6c:	mov	ip, #10
   17e70:	mvn	r7, #26
   17e74:	str	r3, [sp, #80]	; 0x50
   17e78:	sub	r3, r8, #4
   17e7c:	str	r3, [sp, #32]
   17e80:	lsl	r3, r2, #2
   17e84:	ldr	r2, [sp, #28]
   17e88:	str	r3, [r2, #24]
   17e8c:	b	16440 <__snprintf_chk@plt+0x50b8>
   17e90:	ldrd	r6, [sl, #-160]	; 0xffffff60
   17e94:	sub	r0, r8, #12
   17e98:	sub	r1, sl, #272	; 0x110
   17e9c:	mov	ip, #2
   17ea0:	ldrd	r2, [sl, #-56]	; 0xffffffc8
   17ea4:	str	r0, [sp, #32]
   17ea8:	ldr	lr, [sp, #28]
   17eac:	strd	r6, [sp, #128]	; 0x80
   17eb0:	mov	r7, #20
   17eb4:	ldrd	r0, [r1]
   17eb8:	str	ip, [lr, #28]
   17ebc:	sub	ip, sl, #336	; 0x150
   17ec0:	strd	r2, [lr, #88]	; 0x58
   17ec4:	ldrd	r2, [sp, #128]	; 0x80
   17ec8:	strd	r0, [lr, #72]	; 0x48
   17ecc:	str	ip, [sp, #80]	; 0x50
   17ed0:	mov	ip, #8
   17ed4:	strd	r2, [lr, #80]	; 0x50
   17ed8:	b	16440 <__snprintf_chk@plt+0x50b8>
   17edc:	sub	r1, r8, #8
   17ee0:	sub	r6, sl, #224	; 0xe0
   17ee4:	ldrd	r2, [sl, #-48]	; 0xffffffd0
   17ee8:	mov	ip, #0
   17eec:	mov	lr, #2
   17ef0:	str	r1, [sp, #32]
   17ef4:	mov	r7, #20
   17ef8:	str	r6, [sp, #80]	; 0x50
   17efc:	ldrd	r0, [sl, #-160]	; 0xffffff60
   17f00:	ldr	r6, [sp, #28]
   17f04:	str	lr, [r6, #28]
   17f08:	strd	r0, [r6, #72]	; 0x48
   17f0c:	strd	r2, [r6, #80]	; 0x50
   17f10:	str	ip, [r6, #88]	; 0x58
   17f14:	str	ip, [r6, #92]	; 0x5c
   17f18:	mov	ip, #8
   17f1c:	b	16440 <__snprintf_chk@plt+0x50b8>
   17f20:	ldrd	r2, [sl, #8]
   17f24:	sub	r1, r8, #4
   17f28:	mov	ip, #25
   17f2c:	mov	r7, #43	; 0x2b
   17f30:	str	r1, [sp, #32]
   17f34:	sub	r1, sl, #112	; 0x70
   17f38:	str	r1, [sp, #80]	; 0x50
   17f3c:	strd	r2, [r5, #-8]
   17f40:	b	16440 <__snprintf_chk@plt+0x50b8>
   17f44:	mov	r6, #0
   17f48:	mov	r7, #0
   17f4c:	sub	r3, r8, #4
   17f50:	mov	r1, #0
   17f54:	mov	r2, #56	; 0x38
   17f58:	mov	r0, r4
   17f5c:	strd	r6, [sp, #16]
   17f60:	str	r3, [sp, #32]
   17f64:	str	r6, [sp, #68]	; 0x44
   17f68:	bl	1128c <memset@plt>
   17f6c:	mov	r1, r7
   17f70:	mov	r3, r7
   17f74:	str	r6, [sp, #44]	; 0x2c
   17f78:	mov	ip, #18
   17f7c:	mov	r7, #60	; 0x3c
   17f80:	str	r1, [sp, #48]	; 0x30
   17f84:	str	r6, [sp, #52]	; 0x34
   17f88:	str	r1, [sp, #72]	; 0x48
   17f8c:	ldr	r1, [sl, #-48]	; 0xffffffd0
   17f90:	str	r1, [sp, #60]	; 0x3c
   17f94:	mov	r1, r3
   17f98:	sub	r3, sl, #112	; 0x70
   17f9c:	str	r1, [sp, #56]	; 0x38
   17fa0:	str	r3, [sp, #80]	; 0x50
   17fa4:	ldr	r3, [sl, #-44]	; 0xffffffd4
   17fa8:	str	r3, [sp, #64]	; 0x40
   17fac:	mov	r3, #0
   17fb0:	str	r3, [sp, #40]	; 0x28
   17fb4:	b	16440 <__snprintf_chk@plt+0x50b8>
   17fb8:	mov	r6, #0
   17fbc:	mov	r7, #0
   17fc0:	sub	r3, r8, #4
   17fc4:	mov	r1, #0
   17fc8:	mov	r2, #56	; 0x38
   17fcc:	mov	r0, r4
   17fd0:	strd	r6, [sp, #16]
   17fd4:	str	r3, [sp, #32]
   17fd8:	str	r6, [sp, #60]	; 0x3c
   17fdc:	bl	1128c <memset@plt>
   17fe0:	mov	r1, r7
   17fe4:	mov	r3, r7
   17fe8:	str	r6, [sp, #44]	; 0x2c
   17fec:	mov	ip, #18
   17ff0:	mov	r7, #60	; 0x3c
   17ff4:	str	r1, [sp, #48]	; 0x30
   17ff8:	str	r6, [sp, #52]	; 0x34
   17ffc:	str	r1, [sp, #64]	; 0x40
   18000:	ldr	r1, [sl, #-48]	; 0xffffffd0
   18004:	str	r1, [sp, #68]	; 0x44
   18008:	mov	r1, r3
   1800c:	sub	r3, sl, #112	; 0x70
   18010:	str	r1, [sp, #56]	; 0x38
   18014:	str	r3, [sp, #80]	; 0x50
   18018:	ldr	r3, [sl, #-44]	; 0xffffffd4
   1801c:	str	r3, [sp, #72]	; 0x48
   18020:	mov	r3, #0
   18024:	str	r3, [sp, #40]	; 0x28
   18028:	b	16440 <__snprintf_chk@plt+0x50b8>
   1802c:	mov	r2, #56	; 0x38
   18030:	mov	r1, #0
   18034:	mov	r0, r4
   18038:	bl	1128c <memset@plt>
   1803c:	ldr	r0, [sl, #-48]	; 0xffffffd0
   18040:	mov	r3, #0
   18044:	ldr	ip, [sl, #-44]	; 0xffffffd4
   18048:	str	r3, [sp, #32]
   1804c:	ldr	r2, [sl]
   18050:	ldr	r3, [sl, #4]
   18054:	cmp	ip, r0, asr #31
   18058:	asr	r1, r2, #31
   1805c:	bne	18700 <__snprintf_chk@plt+0x7378>
   18060:	cmp	r1, r3
   18064:	bne	18688 <__snprintf_chk@plt+0x7300>
   18068:	smull	r2, r3, r0, r2
   1806c:	strd	r2, [sp, #120]	; 0x78
   18070:	ldr	r3, [sp, #32]
   18074:	ldrd	r0, [sp, #120]	; 0x78
   18078:	cmp	r3, #0
   1807c:	str	r0, [sp, #52]	; 0x34
   18080:	str	r1, [sp, #56]	; 0x38
   18084:	bne	15ff0 <__snprintf_chk@plt+0x4c68>
   18088:	sub	r2, sl, #112	; 0x70
   1808c:	mov	r0, #0
   18090:	str	r3, [sp, #40]	; 0x28
   18094:	mov	r1, #0
   18098:	mov	ip, #18
   1809c:	mov	r7, #60	; 0x3c
   180a0:	str	r2, [sp, #80]	; 0x50
   180a4:	sub	r2, r8, #4
   180a8:	strd	r0, [sp, #16]
   180ac:	str	r2, [sp, #32]
   180b0:	str	r0, [sp, #44]	; 0x2c
   180b4:	str	r1, [sp, #48]	; 0x30
   180b8:	str	r0, [sp, #60]	; 0x3c
   180bc:	str	r1, [sp, #64]	; 0x40
   180c0:	str	r0, [sp, #68]	; 0x44
   180c4:	str	r1, [sp, #72]	; 0x48
   180c8:	b	16440 <__snprintf_chk@plt+0x50b8>
   180cc:	mov	r6, #0
   180d0:	mov	r7, #0
   180d4:	sub	r3, r8, #4
   180d8:	mov	r1, #0
   180dc:	mov	r2, #56	; 0x38
   180e0:	mov	r0, r4
   180e4:	strd	r6, [sp, #16]
   180e8:	str	r3, [sp, #32]
   180ec:	str	r6, [sp, #60]	; 0x3c
   180f0:	bl	1128c <memset@plt>
   180f4:	mov	r1, r7
   180f8:	mov	r3, r7
   180fc:	str	r6, [sp, #52]	; 0x34
   18100:	mov	ip, #18
   18104:	mov	r7, #60	; 0x3c
   18108:	str	r1, [sp, #56]	; 0x38
   1810c:	str	r1, [sp, #64]	; 0x40
   18110:	ldr	r1, [sl, #-48]	; 0xffffffd0
   18114:	str	r1, [sp, #44]	; 0x2c
   18118:	mov	r1, r3
   1811c:	sub	r3, sl, #112	; 0x70
   18120:	str	r6, [sp, #68]	; 0x44
   18124:	str	r1, [sp, #72]	; 0x48
   18128:	str	r3, [sp, #80]	; 0x50
   1812c:	ldr	r3, [sl, #-44]	; 0xffffffd4
   18130:	str	r3, [sp, #48]	; 0x30
   18134:	mov	r3, #0
   18138:	str	r3, [sp, #40]	; 0x28
   1813c:	b	16440 <__snprintf_chk@plt+0x50b8>
   18140:	sub	r2, sl, #56	; 0x38
   18144:	movw	r3, #40336	; 0x9d90
   18148:	movt	r3, #65535	; 0xffff
   1814c:	mov	ip, #12
   18150:	str	r2, [sp, #80]	; 0x50
   18154:	sub	r2, r8, #2
   18158:	mvn	r7, #92	; 0x5c
   1815c:	str	r2, [sp, #32]
   18160:	ldr	r2, [sp, #28]
   18164:	str	r3, [r2, #24]
   18168:	b	16440 <__snprintf_chk@plt+0x50b8>
   1816c:	sub	r3, r8, #2
   18170:	ldr	r2, [sp, #28]
   18174:	mov	ip, #12
   18178:	mvn	r7, #92	; 0x5c
   1817c:	str	r3, [sp, #32]
   18180:	ldr	r3, [sl], #-56	; 0xffffffc8
   18184:	str	sl, [sp, #80]	; 0x50
   18188:	str	r3, [r2, #24]
   1818c:	b	16440 <__snprintf_chk@plt+0x50b8>
   18190:	ldr	r1, [sp, #28]
   18194:	sub	r0, sl, #112	; 0x70
   18198:	mov	r2, #1
   1819c:	mov	ip, #11
   181a0:	mvn	r7, #92	; 0x5c
   181a4:	str	r0, [sp, #80]	; 0x50
   181a8:	sub	r0, r8, #4
   181ac:	str	r0, [sp, #32]
   181b0:	ldr	r3, [r1, #168]	; 0xa8
   181b4:	str	r2, [r1, #20]
   181b8:	add	r3, r3, r2
   181bc:	str	r3, [r1, #168]	; 0xa8
   181c0:	b	16440 <__snprintf_chk@plt+0x50b8>
   181c4:	sub	r3, r8, #2
   181c8:	ldr	r2, [sp, #28]
   181cc:	mov	ip, #11
   181d0:	mvn	r7, #92	; 0x5c
   181d4:	str	r3, [sp, #32]
   181d8:	ldr	r3, [sl], #-56	; 0xffffffc8
   181dc:	str	r3, [r2, #20]
   181e0:	str	sl, [sp, #80]	; 0x50
   181e4:	b	16440 <__snprintf_chk@plt+0x50b8>
   181e8:	ldrb	r7, [r7, #2376]	; 0x948
   181ec:	b	15cac <__snprintf_chk@plt+0x4924>
   181f0:	cmp	r3, #0
   181f4:	beq	18b24 <__snprintf_chk@plt+0x779c>
   181f8:	subs	lr, lr, #1
   181fc:	bvs	16254 <__snprintf_chk@plt+0x4ecc>
   18200:	ldr	r0, [sp, #28]
   18204:	mov	fp, #276	; 0x114
   18208:	str	lr, [sp, #304]	; 0x130
   1820c:	ldr	r1, [sp, #96]	; 0x60
   18210:	str	r2, [r0]
   18214:	sub	r3, r1, r3
   18218:	mov	r1, #21
   1821c:	str	r3, [sp, #308]	; 0x134
   18220:	b	16240 <__snprintf_chk@plt+0x4eb8>
   18224:	mov	r0, r6
   18228:	str	r1, [sp, #32]
   1822c:	bl	1122c <strlen@plt>
   18230:	cmp	r0, #3
   18234:	mov	r3, r0
   18238:	str	r0, [sp, #16]
   1823c:	moveq	r3, #1
   18240:	beq	18264 <__snprintf_chk@plt+0x6edc>
   18244:	ldr	r1, [sp, #32]
   18248:	cmp	r3, #4
   1824c:	movne	r3, r1
   18250:	bne	18264 <__snprintf_chk@plt+0x6edc>
   18254:	ldrb	r3, [sp, #247]	; 0xf7
   18258:	sub	r3, r3, #46	; 0x2e
   1825c:	clz	r3, r3
   18260:	lsr	r3, r3, #5
   18264:	ldr	fp, [pc, #-3880]	; 17344 <__snprintf_chk@plt+0x5fbc>
   18268:	movw	ip, #12120	; 0x2f58
   1826c:	movt	ip, #2
   18270:	str	r4, [sp, #32]
   18274:	mov	r4, fp
   18278:	mov	fp, r3
   1827c:	b	182a0 <__snprintf_chk@plt+0x6f18>
   18280:	bl	11370 <strncmp@plt>
   18284:	clz	r0, r0
   18288:	lsr	r0, r0, #5
   1828c:	cmp	r0, #0
   18290:	bne	18314 <__snprintf_chk@plt+0x6f8c>
   18294:	ldr	ip, [r4, #12]!
   18298:	cmp	ip, #0
   1829c:	beq	182e0 <__snprintf_chk@plt+0x6f58>
   182a0:	cmp	fp, #0
   182a4:	mov	r1, ip
   182a8:	mov	r0, r6
   182ac:	mov	r2, #3
   182b0:	bne	18280 <__snprintf_chk@plt+0x6ef8>
   182b4:	bl	11070 <strcmp@plt>
   182b8:	clz	r0, r0
   182bc:	lsr	r0, r0, #5
   182c0:	b	1828c <__snprintf_chk@plt+0x6f04>
   182c4:	ldrb	r3, [r2, #1]
   182c8:	mov	r2, r0
   182cc:	b	16034 <__snprintf_chk@plt+0x4cac>
   182d0:	mov	r0, #2
   182d4:	b	15ff4 <__snprintf_chk@plt+0x4c6c>
   182d8:	mov	r0, #0
   182dc:	b	15ff4 <__snprintf_chk@plt+0x4c6c>
   182e0:	mov	r3, r0
   182e4:	mov	r1, r6
   182e8:	ldr	r0, [sp, #28]
   182ec:	ldr	r4, [sp, #32]
   182f0:	str	r3, [sp, #32]
   182f4:	bl	152f4 <__snprintf_chk@plt+0x3f6c>
   182f8:	cmp	r0, #0
   182fc:	ldr	r3, [sp, #32]
   18300:	beq	18330 <__snprintf_chk@plt+0x6fa8>
   18304:	ldr	fp, [r0, #4]
   18308:	ldr	r2, [r0, #8]
   1830c:	asr	r3, r2, #31
   18310:	b	1637c <__snprintf_chk@plt+0x4ff4>
   18314:	ldr	fp, [r4, #4]
   18318:	ldr	r2, [r4, #8]
   1831c:	ldr	r4, [sp, #32]
   18320:	asr	r3, r2, #31
   18324:	b	1637c <__snprintf_chk@plt+0x4ff4>
   18328:	mov	r6, #0
   1832c:	b	16134 <__snprintf_chk@plt+0x4dac>
   18330:	movw	r1, #12148	; 0x2f74
   18334:	movt	r1, #2
   18338:	str	r3, [sp, #32]
   1833c:	mov	r0, r6
   18340:	bl	11070 <strcmp@plt>
   18344:	cmp	r0, #0
   18348:	ldr	r3, [sp, #32]
   1834c:	beq	16224 <__snprintf_chk@plt+0x4e9c>
   18350:	ldr	r2, [pc, #2576]	; 18d68 <__snprintf_chk@plt+0x79e0>
   18354:	movw	r1, #12128	; 0x2f60
   18358:	movt	r1, #2
   1835c:	mov	fp, r9
   18360:	mov	r9, r5
   18364:	mov	r5, r3
   18368:	str	r2, [sp, #32]
   1836c:	str	r4, [sp, #40]	; 0x28
   18370:	mov	r4, r2
   18374:	b	18384 <__snprintf_chk@plt+0x6ffc>
   18378:	ldr	r1, [r4, #12]!
   1837c:	cmp	r1, #0
   18380:	beq	1874c <__snprintf_chk@plt+0x73c4>
   18384:	mov	r0, r6
   18388:	bl	11070 <strcmp@plt>
   1838c:	cmp	r0, #0
   18390:	bne	18378 <__snprintf_chk@plt+0x6ff0>
   18394:	ldr	r2, [r4, #8]
   18398:	mov	r5, r9
   1839c:	mov	r9, fp
   183a0:	ldr	fp, [r4, #4]
   183a4:	ldr	r4, [sp, #40]	; 0x28
   183a8:	asr	r3, r2, #31
   183ac:	b	1637c <__snprintf_chk@plt+0x4ff4>
   183b0:	cmp	r3, #0
   183b4:	ldrd	r2, [sl, #-216]	; 0xffffff28
   183b8:	mov	r6, r2
   183bc:	mov	r7, r3
   183c0:	bne	187d0 <__snprintf_chk@plt+0x7448>
   183c4:	ldr	ip, [sp, #28]
   183c8:	sub	r1, r8, #10
   183cc:	mov	r0, r6
   183d0:	ldrd	r2, [sl, #-104]	; 0xffffff98
   183d4:	str	r1, [sp, #32]
   183d8:	mov	r1, r7
   183dc:	ldrd	r6, [sl]
   183e0:	add	lr, ip, #32
   183e4:	strd	r0, [ip, #56]	; 0x38
   183e8:	sub	r1, sl, #280	; 0x118
   183ec:	strd	r2, [ip, #64]	; 0x40
   183f0:	str	r1, [sp, #80]	; 0x50
   183f4:	ldrd	r0, [sl, #8]
   183f8:	strd	r6, [ip, #32]
   183fc:	mvn	r7, #92	; 0x5c
   18400:	ldrd	r2, [sl, #16]
   18404:	strd	r0, [ip, #40]	; 0x28
   18408:	mov	ip, #14
   1840c:	strd	r2, [lr, #16]
   18410:	b	16440 <__snprintf_chk@plt+0x50b8>
   18414:	ldrd	r2, [sp, #32]
   18418:	cmp	r2, #0
   1841c:	sbcs	r3, r3, #0
   18420:	bge	17584 <__snprintf_chk@plt+0x61fc>
   18424:	mov	r2, #100	; 0x64
   18428:	mov	r3, #0
   1842c:	mov	r0, r6
   18430:	mov	r1, r7
   18434:	bl	20614 <__snprintf_chk@plt+0xf28c>
   18438:	mov	lr, r0
   1843c:	mov	ip, r1
   18440:	mov	r0, r6
   18444:	mov	r1, r7
   18448:	mov	r2, #100	; 0x64
   1844c:	mov	r3, #0
   18450:	mov	r6, lr
   18454:	mov	r7, ip
   18458:	bl	20614 <__snprintf_chk@plt+0xf28c>
   1845c:	lsl	r1, r7, #4
   18460:	lsl	r0, r6, #4
   18464:	orr	r1, r1, r6, lsr #28
   18468:	subs	r6, r0, r6
   1846c:	sbc	r7, r1, r7
   18470:	lsl	r1, r6, #2
   18474:	lsl	r7, r7, #2
   18478:	adds	r0, r1, r2
   1847c:	orr	r7, r7, r6, lsr #30
   18480:	adc	r7, r7, r3
   18484:	b	175d4 <__snprintf_chk@plt+0x624c>
   18488:	ldrd	r2, [sp, #32]
   1848c:	cmp	r2, #0
   18490:	sbcs	r3, r3, #0
   18494:	bge	17df4 <__snprintf_chk@plt+0x6a6c>
   18498:	mov	r2, #100	; 0x64
   1849c:	mov	r3, #0
   184a0:	mov	r0, r6
   184a4:	mov	r1, r7
   184a8:	bl	20614 <__snprintf_chk@plt+0xf28c>
   184ac:	mov	lr, r0
   184b0:	mov	ip, r1
   184b4:	mov	r0, r6
   184b8:	mov	r1, r7
   184bc:	mov	r2, #100	; 0x64
   184c0:	mov	r3, #0
   184c4:	mov	r6, lr
   184c8:	mov	r7, ip
   184cc:	bl	20614 <__snprintf_chk@plt+0xf28c>
   184d0:	lsl	r1, r7, #4
   184d4:	lsl	r0, r6, #4
   184d8:	orr	r1, r1, r6, lsr #28
   184dc:	subs	r6, r0, r6
   184e0:	sbc	r7, r1, r7
   184e4:	lsl	r1, r6, #2
   184e8:	lsl	r7, r7, #2
   184ec:	adds	r0, r1, r2
   184f0:	orr	r7, r7, r6, lsr #30
   184f4:	mov	r6, r1
   184f8:	adc	r7, r7, r3
   184fc:	b	17e44 <__snprintf_chk@plt+0x6abc>
   18500:	subs	ip, r2, r3
   18504:	mov	r3, #0
   18508:	mov	lr, #0
   1850c:	str	r3, [sp, #232]	; 0xe8
   18510:	movvs	r3, #1
   18514:	strvs	r3, [sp, #232]	; 0xe8
   18518:	subs	r2, r0, r6
   1851c:	sbcs	r3, r1, r7
   18520:	ldrd	r0, [sp, #144]	; 0x90
   18524:	movvs	lr, #1
   18528:	strd	r2, [sp, #224]	; 0xe0
   1852c:	ldr	r3, [sp, #28]
   18530:	str	ip, [r3, #144]	; 0x90
   18534:	mov	ip, #0
   18538:	ldrd	r2, [sp, #152]	; 0x98
   1853c:	subs	r6, r2, r0
   18540:	sbcs	r7, r3, r1
   18544:	ldr	r1, [sp, #28]
   18548:	movvs	ip, #1
   1854c:	ldrd	r2, [sp, #224]	; 0xe0
   18550:	strd	r6, [sp, #144]	; 0x90
   18554:	ldrd	r6, [sp, #136]	; 0x88
   18558:	strd	r2, [r1, #136]	; 0x88
   1855c:	ldrd	r0, [sp, #160]	; 0xa0
   18560:	subs	r2, r0, r6
   18564:	sbcs	r3, r1, r7
   18568:	ldrd	r0, [sp, #144]	; 0x90
   1856c:	strd	r2, [sp, #152]	; 0x98
   18570:	mov	r3, #0
   18574:	ldrd	r6, [sp, #168]	; 0xa8
   18578:	str	r3, [sp, #136]	; 0x88
   1857c:	ldr	r3, [sp, #28]
   18580:	strd	r0, [r3, #128]	; 0x80
   18584:	movvs	r3, #1
   18588:	ldrd	r0, [sp, #128]	; 0x80
   1858c:	strvs	r3, [sp, #136]	; 0x88
   18590:	subs	r2, r6, r0
   18594:	sbcs	r3, r7, r1
   18598:	ldr	r1, [sp, #28]
   1859c:	strd	r2, [sp, #144]	; 0x90
   185a0:	mov	r3, #0
   185a4:	ldrd	r6, [sp, #176]	; 0xb0
   185a8:	str	r3, [sp, #128]	; 0x80
   185ac:	ldrd	r2, [sp, #152]	; 0x98
   185b0:	strd	r2, [r1, #120]	; 0x78
   185b4:	movvs	r3, #1
   185b8:	ldrd	r0, [sp, #80]	; 0x50
   185bc:	strvs	r3, [sp, #128]	; 0x80
   185c0:	subs	r2, r6, r0
   185c4:	sbcs	r3, r7, r1
   185c8:	ldr	r1, [sp, #28]
   185cc:	strd	r2, [sp, #152]	; 0x98
   185d0:	mov	r3, #0
   185d4:	str	r3, [sp, #80]	; 0x50
   185d8:	ldrd	r2, [sp, #144]	; 0x90
   185dc:	ldrd	r6, [sp, #32]
   185e0:	strd	r2, [r1, #112]	; 0x70
   185e4:	movvs	r3, #1
   185e8:	ldrd	r0, [sp, #184]	; 0xb8
   185ec:	strvs	r3, [sp, #80]	; 0x50
   185f0:	subs	r2, r0, r6
   185f4:	sbcs	r3, r1, r7
   185f8:	ldrd	r0, [sp, #152]	; 0x98
   185fc:	mov	r6, r2
   18600:	mov	r7, r3
   18604:	mov	r2, #0
   18608:	ldr	r3, [sp, #28]
   1860c:	movvs	r2, #1
   18610:	strd	r0, [r3, #104]	; 0x68
   18614:	mov	r1, r7
   18618:	mov	r0, r6
   1861c:	ldr	r3, [sp, #232]	; 0xe8
   18620:	orr	r3, r3, lr
   18624:	ldr	lr, [sp, #28]
   18628:	orr	r3, r3, ip
   1862c:	strd	r0, [lr, #96]	; 0x60
   18630:	ldr	r1, [sp, #136]	; 0x88
   18634:	orr	r3, r3, r1
   18638:	ldr	r1, [sp, #128]	; 0x80
   1863c:	orr	r3, r3, r1
   18640:	ldr	r1, [sp, #80]	; 0x50
   18644:	orr	r3, r3, r1
   18648:	orr	r3, r3, r2
   1864c:	b	17b90 <__snprintf_chk@plt+0x6808>
   18650:	adds	r2, r2, r6
   18654:	adcs	r3, r3, r7
   18658:	mov	r0, r2
   1865c:	mov	r7, r3
   18660:	movvs	r1, #1
   18664:	movvc	r1, #0
   18668:	b	17e3c <__snprintf_chk@plt+0x6ab4>
   1866c:	adds	r2, r2, r6
   18670:	adcs	r3, r3, r7
   18674:	mov	r0, r2
   18678:	mov	r7, r3
   1867c:	movvs	r1, #1
   18680:	movvc	r1, #0
   18684:	b	175cc <__snprintf_chk@plt+0x6244>
   18688:	ldr	r6, [sl]
   1868c:	mov	lr, r3
   18690:	mov	r1, r0
   18694:	str	r6, [sp, #40]	; 0x28
   18698:	ldr	r6, [sl, #4]
   1869c:	str	r6, [sp, #44]	; 0x2c
   186a0:	umull	r6, r7, r0, r2
   186a4:	cmp	lr, #0
   186a8:	strd	r6, [sp, #16]
   186ac:	umull	r6, r7, r1, lr
   186b0:	bge	186c0 <__snprintf_chk@plt+0x7338>
   186b4:	mov	lr, #0
   186b8:	subs	r6, r6, lr
   186bc:	sbc	r7, r7, r1
   186c0:	cmp	r1, #0
   186c4:	bge	186d8 <__snprintf_chk@plt+0x7350>
   186c8:	ldr	r1, [sp, #40]	; 0x28
   186cc:	subs	r6, r6, r1
   186d0:	ldr	r1, [sp, #44]	; 0x2c
   186d4:	sbc	r7, r7, r1
   186d8:	ldr	r1, [sp, #20]
   186dc:	mov	lr, #0
   186e0:	adds	r1, r6, r1
   186e4:	adc	lr, r7, lr
   186e8:	cmp	lr, r1, asr #31
   186ec:	bne	18b6c <__snprintf_chk@plt+0x77e4>
   186f0:	ldr	r3, [sp, #16]
   186f4:	str	r3, [sp, #120]	; 0x78
   186f8:	str	r1, [sp, #124]	; 0x7c
   186fc:	b	18070 <__snprintf_chk@plt+0x6ce8>
   18700:	cmp	r1, r3
   18704:	bne	18bb8 <__snprintf_chk@plt+0x7830>
   18708:	ldr	r1, [sl, #-48]	; 0xffffffd0
   1870c:	mov	lr, ip
   18710:	ldr	r6, [sl, #-44]	; 0xffffffd4
   18714:	str	r1, [sp, #40]	; 0x28
   18718:	mov	r1, r2
   1871c:	str	r6, [sp, #44]	; 0x2c
   18720:	b	186a0 <__snprintf_chk@plt+0x7318>
   18724:	asr	r7, r6, #31
   18728:	mov	r2, #5
   1872c:	movw	r1, #12256	; 0x2fe0
   18730:	movt	r1, #2
   18734:	mov	r0, #0
   18738:	bl	110f4 <dcgettext@plt>
   1873c:	ldrd	r2, [sl, #-216]	; 0xffffff28
   18740:	strd	r6, [sp]
   18744:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   18748:	b	172f4 <__snprintf_chk@plt+0x5f6c>
   1874c:	ldr	r2, [sp, #16]
   18750:	mov	r3, r5
   18754:	mov	r5, r9
   18758:	mov	r9, fp
   1875c:	ldr	r4, [sp, #40]	; 0x28
   18760:	sub	r0, r2, #1
   18764:	ldrb	r2, [r6, r0]
   18768:	add	fp, r6, r0
   1876c:	cmp	r2, #83	; 0x53
   18770:	beq	18938 <__snprintf_chk@plt+0x75b0>
   18774:	movw	r1, #12136	; 0x2f68
   18778:	movt	r1, #2
   1877c:	ldr	fp, [pc, #1512]	; 18d6c <__snprintf_chk@plt+0x79e4>
   18780:	str	r9, [sp, #32]
   18784:	mov	r9, r5
   18788:	mov	r5, r3
   1878c:	b	1879c <__snprintf_chk@plt+0x7414>
   18790:	ldr	r1, [fp, #12]!
   18794:	cmp	r1, #0
   18798:	beq	18998 <__snprintf_chk@plt+0x7610>
   1879c:	mov	r0, r6
   187a0:	bl	11070 <strcmp@plt>
   187a4:	cmp	r0, #0
   187a8:	bne	18790 <__snprintf_chk@plt+0x7408>
   187ac:	ldr	r2, [fp, #8]
   187b0:	mov	r5, r9
   187b4:	ldr	fp, [fp, #4]
   187b8:	ldr	r9, [sp, #32]
   187bc:	asr	r3, r2, #31
   187c0:	b	1637c <__snprintf_chk@plt+0x4ff4>
   187c4:	mov	r2, #0
   187c8:	mov	r3, r2
   187cc:	b	1845c <__snprintf_chk@plt+0x70d4>
   187d0:	mov	r2, #5
   187d4:	movw	r1, #12316	; 0x301c
   187d8:	movt	r1, #2
   187dc:	mov	r0, #0
   187e0:	bl	110f4 <dcgettext@plt>
   187e4:	mov	r2, r6
   187e8:	mov	r3, r7
   187ec:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   187f0:	b	183c4 <__snprintf_chk@plt+0x703c>
   187f4:	ldr	r6, [sl]
   187f8:	mov	lr, r3
   187fc:	mov	r1, r0
   18800:	str	r6, [sp, #40]	; 0x28
   18804:	ldr	r6, [sl, #4]
   18808:	str	r6, [sp, #44]	; 0x2c
   1880c:	umull	r6, r7, r0, r2
   18810:	cmp	lr, #0
   18814:	strd	r6, [sp, #16]
   18818:	umull	r6, r7, r1, lr
   1881c:	bge	1882c <__snprintf_chk@plt+0x74a4>
   18820:	mov	lr, #0
   18824:	subs	r6, r6, lr
   18828:	sbc	r7, r7, r1
   1882c:	cmp	r1, #0
   18830:	bge	18844 <__snprintf_chk@plt+0x74bc>
   18834:	ldr	r1, [sp, #40]	; 0x28
   18838:	subs	r6, r6, r1
   1883c:	ldr	r1, [sp, #44]	; 0x2c
   18840:	sbc	r7, r7, r1
   18844:	ldr	r1, [sp, #20]
   18848:	mov	lr, #0
   1884c:	adds	r1, r6, r1
   18850:	adc	lr, r7, lr
   18854:	cmp	lr, r1, asr #31
   18858:	bne	18cc4 <__snprintf_chk@plt+0x793c>
   1885c:	ldr	r3, [sp, #16]
   18860:	str	r3, [sp, #112]	; 0x70
   18864:	str	r1, [sp, #116]	; 0x74
   18868:	b	16994 <__snprintf_chk@plt+0x560c>
   1886c:	cmp	r1, r3
   18870:	bne	18ce4 <__snprintf_chk@plt+0x795c>
   18874:	ldr	r1, [sl, #-48]	; 0xffffffd0
   18878:	mov	lr, ip
   1887c:	ldr	r6, [sl, #-44]	; 0xffffffd4
   18880:	str	r1, [sp, #40]	; 0x28
   18884:	mov	r1, r2
   18888:	str	r6, [sp, #44]	; 0x2c
   1888c:	b	1880c <__snprintf_chk@plt+0x7484>
   18890:	ldr	r1, [sl]
   18894:	mov	lr, r3
   18898:	mov	ip, r7
   1889c:	str	r1, [sp, #44]	; 0x2c
   188a0:	ldr	r1, [sl, #4]
   188a4:	str	r1, [sp, #48]	; 0x30
   188a8:	umull	r0, r1, r7, r2
   188ac:	cmp	lr, #0
   188b0:	strd	r0, [sp, #32]
   188b4:	umull	r0, r1, ip, lr
   188b8:	bge	188c8 <__snprintf_chk@plt+0x7540>
   188bc:	mov	r6, #0
   188c0:	subs	r0, r0, r6
   188c4:	sbc	r1, r1, ip
   188c8:	cmp	ip, #0
   188cc:	bge	188e0 <__snprintf_chk@plt+0x7558>
   188d0:	ldr	ip, [sp, #44]	; 0x2c
   188d4:	subs	r0, r0, ip
   188d8:	ldr	ip, [sp, #48]	; 0x30
   188dc:	sbc	r1, r1, ip
   188e0:	ldr	ip, [sp, #36]	; 0x24
   188e4:	mov	lr, #0
   188e8:	adds	ip, r0, ip
   188ec:	adc	lr, r1, lr
   188f0:	cmp	lr, ip, asr #31
   188f4:	bne	18bfc <__snprintf_chk@plt+0x7874>
   188f8:	ldr	r3, [sp, #32]
   188fc:	str	r3, [sp, #104]	; 0x68
   18900:	str	ip, [sp, #108]	; 0x6c
   18904:	b	16a3c <__snprintf_chk@plt+0x56b4>
   18908:	mov	r2, #0
   1890c:	mov	r3, r2
   18910:	b	184d0 <__snprintf_chk@plt+0x7148>
   18914:	cmp	r1, r3
   18918:	bne	18c70 <__snprintf_chk@plt+0x78e8>
   1891c:	ldr	r1, [sl, #-56]	; 0xffffffc8
   18920:	mov	ip, r2
   18924:	ldr	lr, [sp, #16]
   18928:	str	r1, [sp, #44]	; 0x2c
   1892c:	ldr	r1, [sl, #-52]	; 0xffffffcc
   18930:	str	r1, [sp, #48]	; 0x30
   18934:	b	188a8 <__snprintf_chk@plt+0x7520>
   18938:	movw	r2, #12128	; 0x2f60
   1893c:	movt	r2, #2
   18940:	strb	r1, [r6, r0]
   18944:	mov	r1, r2
   18948:	str	r9, [sp, #40]	; 0x28
   1894c:	mov	r9, r5
   18950:	mov	r5, r3
   18954:	b	1896c <__snprintf_chk@plt+0x75e4>
   18958:	ldr	r3, [sp, #32]
   1895c:	ldr	r1, [r3, #12]!
   18960:	cmp	r1, #0
   18964:	str	r3, [sp, #32]
   18968:	beq	18b0c <__snprintf_chk@plt+0x7784>
   1896c:	mov	r0, r6
   18970:	bl	11070 <strcmp@plt>
   18974:	cmp	r0, #0
   18978:	bne	18958 <__snprintf_chk@plt+0x75d0>
   1897c:	ldr	r3, [sp, #32]
   18980:	mov	r5, r9
   18984:	ldr	r9, [sp, #40]	; 0x28
   18988:	ldr	fp, [r3, #4]
   1898c:	ldr	r2, [r3, #8]
   18990:	asr	r3, r2, #31
   18994:	b	1637c <__snprintf_chk@plt+0x4ff4>
   18998:	ldr	r2, [sp, #16]
   1899c:	mov	r3, r5
   189a0:	mov	r5, r9
   189a4:	ldrb	r0, [sp, #244]	; 0xf4
   189a8:	ldr	r9, [sp, #32]
   189ac:	cmp	r2, #1
   189b0:	beq	18c34 <__snprintf_chk@plt+0x78ac>
   189b4:	cmp	r0, #0
   189b8:	movne	r1, r6
   189bc:	movne	r2, r6
   189c0:	beq	189fc <__snprintf_chk@plt+0x7674>
   189c4:	cmp	r0, #46	; 0x2e
   189c8:	ldrb	r0, [r1, #1]!
   189cc:	addne	r2, r2, #1
   189d0:	moveq	r3, #1
   189d4:	cmp	r0, #0
   189d8:	strb	r0, [r2]
   189dc:	bne	189c4 <__snprintf_chk@plt+0x763c>
   189e0:	cmp	r3, #0
   189e4:	beq	189fc <__snprintf_chk@plt+0x7674>
   189e8:	mov	r1, r6
   189ec:	ldr	r0, [sp, #28]
   189f0:	bl	152f4 <__snprintf_chk@plt+0x3f6c>
   189f4:	cmp	r0, #0
   189f8:	bne	18304 <__snprintf_chk@plt+0x6f7c>
   189fc:	ldr	r3, [sp, #28]
   18a00:	ldrb	r3, [r3, #181]	; 0xb5
   18a04:	cmp	r3, #0
   18a08:	beq	16254 <__snprintf_chk@plt+0x4ecc>
   18a0c:	mov	r2, #5
   18a10:	movw	r1, #12152	; 0x2f78
   18a14:	movt	r1, #2
   18a18:	mov	r0, #0
   18a1c:	bl	110f4 <dcgettext@plt>
   18a20:	mov	r1, r6
   18a24:	mov	fp, #63	; 0x3f
   18a28:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   18a2c:	mov	r1, #2
   18a30:	b	16240 <__snprintf_chk@plt+0x4eb8>
   18a34:	mov	r1, #60	; 0x3c
   18a38:	cmp	r7, #0
   18a3c:	umull	r2, r3, r6, r1
   18a40:	strd	r2, [sp, #80]	; 0x50
   18a44:	umull	r2, r3, r1, r7
   18a48:	bge	18a54 <__snprintf_chk@plt+0x76cc>
   18a4c:	subs	r2, r2, lr
   18a50:	sbc	r3, r3, r1
   18a54:	ldr	r1, [sp, #84]	; 0x54
   18a58:	mov	r0, #0
   18a5c:	adds	r1, r2, r1
   18a60:	adc	r0, r3, r0
   18a64:	cmp	r0, r1, asr #31
   18a68:	bne	18b8c <__snprintf_chk@plt+0x7804>
   18a6c:	mov	r3, r1
   18a70:	ldr	r2, [sp, #80]	; 0x50
   18a74:	b	175a0 <__snprintf_chk@plt+0x6218>
   18a78:	ldr	r1, [sp, #28]
   18a7c:	add	r3, r2, #1
   18a80:	str	r3, [r1]
   18a84:	ldrb	fp, [r2]
   18a88:	cmp	fp, #0
   18a8c:	bne	16238 <__snprintf_chk@plt+0x4eb0>
   18a90:	b	16018 <__snprintf_chk@plt+0x4c90>
   18a94:	mov	r1, #60	; 0x3c
   18a98:	cmp	r7, #0
   18a9c:	umull	r2, r3, r6, r1
   18aa0:	strd	r2, [sp, #80]	; 0x50
   18aa4:	umull	r2, r3, r1, r7
   18aa8:	bge	18ab4 <__snprintf_chk@plt+0x772c>
   18aac:	subs	r2, r2, lr
   18ab0:	sbc	r3, r3, r1
   18ab4:	ldr	r1, [sp, #84]	; 0x54
   18ab8:	mov	r0, #0
   18abc:	adds	r1, r2, r1
   18ac0:	adc	r0, r3, r0
   18ac4:	cmp	r0, r1, asr #31
   18ac8:	bne	18b40 <__snprintf_chk@plt+0x77b8>
   18acc:	mov	r3, r1
   18ad0:	ldr	r2, [sp, #80]	; 0x50
   18ad4:	b	17e10 <__snprintf_chk@plt+0x6a88>
   18ad8:	sxth	r2, r2
   18adc:	add	ip, r9, ip
   18ae0:	rsb	r1, r2, r2, lsl #3
   18ae4:	ldrb	ip, [ip, #2700]	; 0xa8c
   18ae8:	movw	r3, #2792	; 0xae8
   18aec:	sub	r2, r8, r2, lsl #1
   18af0:	str	r2, [sp, #32]
   18af4:	sub	r2, sl, r1, lsl #3
   18af8:	sub	ip, ip, #28
   18afc:	str	r2, [sp, #80]	; 0x50
   18b00:	add	r2, r9, ip
   18b04:	ldrsb	r7, [r2, r3]
   18b08:	b	16440 <__snprintf_chk@plt+0x50b8>
   18b0c:	mov	r2, #83	; 0x53
   18b10:	mov	r3, r5
   18b14:	mov	r5, r9
   18b18:	ldr	r9, [sp, #40]	; 0x28
   18b1c:	strb	r2, [fp]
   18b20:	b	18774 <__snprintf_chk@plt+0x73ec>
   18b24:	mov	r1, #21
   18b28:	mov	fp, #276	; 0x114
   18b2c:	str	lr, [sp, #304]	; 0x130
   18b30:	str	r3, [sp, #308]	; 0x134
   18b34:	ldr	r3, [sp, #28]
   18b38:	str	r2, [r3]
   18b3c:	b	16240 <__snprintf_chk@plt+0x4eb8>
   18b40:	lsl	r3, r7, #4
   18b44:	mov	lr, #1
   18b48:	lsl	r2, r6, #4
   18b4c:	orr	r3, r3, r6, lsr #28
   18b50:	subs	r2, r2, r6
   18b54:	sbc	r3, r3, r7
   18b58:	lsl	r1, r2, #2
   18b5c:	lsl	r3, r3, #2
   18b60:	orr	r3, r3, r2, lsr #30
   18b64:	mov	r2, r1
   18b68:	b	17e10 <__snprintf_chk@plt+0x6a88>
   18b6c:	mul	r3, r0, r3
   18b70:	umull	r0, r1, r0, r2
   18b74:	mla	r3, r2, ip, r3
   18b78:	add	r1, r3, r1
   18b7c:	strd	r0, [sp, #120]	; 0x78
   18b80:	mov	r3, #1
   18b84:	str	r3, [sp, #32]
   18b88:	b	18070 <__snprintf_chk@plt+0x6ce8>
   18b8c:	lsl	r3, r7, #4
   18b90:	mov	lr, #1
   18b94:	lsl	r2, r6, #4
   18b98:	orr	r3, r3, r6, lsr #28
   18b9c:	subs	r2, r2, r6
   18ba0:	sbc	r3, r3, r7
   18ba4:	lsl	r1, r2, #2
   18ba8:	lsl	r3, r3, #2
   18bac:	orr	r3, r3, r2, lsr #30
   18bb0:	mov	r2, r1
   18bb4:	b	175a0 <__snprintf_chk@plt+0x6218>
   18bb8:	mul	r1, r0, r3
   18bbc:	add	lr, ip, #1
   18bc0:	umull	r6, r7, r0, r2
   18bc4:	cmp	lr, #1
   18bc8:	mla	r2, r2, ip, r1
   18bcc:	add	r7, r2, r7
   18bd0:	strd	r6, [sp, #120]	; 0x78
   18bd4:	bhi	18b80 <__snprintf_chk@plt+0x77f8>
   18bd8:	add	r2, r3, #1
   18bdc:	cmp	r2, #1
   18be0:	bhi	18b80 <__snprintf_chk@plt+0x77f8>
   18be4:	cmp	ip, r3
   18be8:	bne	18c20 <__snprintf_chk@plt+0x7898>
   18bec:	cmp	r6, #1
   18bf0:	sbcs	r3, r7, #0
   18bf4:	bge	18070 <__snprintf_chk@plt+0x6ce8>
   18bf8:	b	18b80 <__snprintf_chk@plt+0x77f8>
   18bfc:	ldr	ip, [sp, #16]
   18c00:	mul	r3, r7, r3
   18c04:	umull	r0, r1, r7, r2
   18c08:	mla	r2, r2, ip, r3
   18c0c:	add	r1, r2, r1
   18c10:	strd	r0, [sp, #104]	; 0x68
   18c14:	mov	r3, #1
   18c18:	str	r3, [sp, #40]	; 0x28
   18c1c:	b	16a3c <__snprintf_chk@plt+0x56b4>
   18c20:	ldrd	r2, [sp, #120]	; 0x78
   18c24:	cmp	r2, #0
   18c28:	sbcs	r3, r3, #0
   18c2c:	blt	18070 <__snprintf_chk@plt+0x6ce8>
   18c30:	b	18b80 <__snprintf_chk@plt+0x77f8>
   18c34:	cmp	r0, #65	; 0x41
   18c38:	ldrne	r2, [pc, #304]	; 18d70 <__snprintf_chk@plt+0x79e8>
   18c3c:	beq	18d28 <__snprintf_chk@plt+0x79a0>
   18c40:	mov	r1, r2
   18c44:	add	r2, r2, #12
   18c48:	ldr	ip, [r2]
   18c4c:	cmp	ip, #0
   18c50:	beq	189b4 <__snprintf_chk@plt+0x762c>
   18c54:	ldrb	ip, [ip]
   18c58:	cmp	ip, r0
   18c5c:	bne	18c40 <__snprintf_chk@plt+0x78b8>
   18c60:	ldr	fp, [r1, #16]
   18c64:	ldr	r2, [r1, #20]
   18c68:	asr	r3, r2, #31
   18c6c:	b	1637c <__snprintf_chk@plt+0x4ff4>
   18c70:	ldr	ip, [sp, #16]
   18c74:	mul	r1, r7, r3
   18c78:	umull	r6, r7, r7, r2
   18c7c:	mla	r2, r2, ip, r1
   18c80:	add	r0, ip, #1
   18c84:	cmp	r0, #1
   18c88:	mov	r0, r6
   18c8c:	add	r2, r2, r7
   18c90:	mov	r1, r2
   18c94:	mov	r7, r2
   18c98:	strd	r0, [sp, #104]	; 0x68
   18c9c:	bhi	18c14 <__snprintf_chk@plt+0x788c>
   18ca0:	add	r2, r3, #1
   18ca4:	cmp	r2, #1
   18ca8:	bhi	18c14 <__snprintf_chk@plt+0x788c>
   18cac:	cmp	ip, r3
   18cb0:	bne	18d40 <__snprintf_chk@plt+0x79b8>
   18cb4:	cmp	r6, #1
   18cb8:	sbcs	r3, r7, #0
   18cbc:	bge	16a3c <__snprintf_chk@plt+0x56b4>
   18cc0:	b	18c14 <__snprintf_chk@plt+0x788c>
   18cc4:	mul	r3, r0, r3
   18cc8:	umull	r0, r1, r0, r2
   18ccc:	mla	r2, r2, ip, r3
   18cd0:	add	r1, r2, r1
   18cd4:	strd	r0, [sp, #112]	; 0x70
   18cd8:	mov	r3, #1
   18cdc:	str	r3, [sp, #32]
   18ce0:	b	16994 <__snprintf_chk@plt+0x560c>
   18ce4:	mul	r1, r0, r3
   18ce8:	add	lr, ip, #1
   18cec:	umull	r6, r7, r0, r2
   18cf0:	cmp	lr, #1
   18cf4:	mla	r2, r2, ip, r1
   18cf8:	add	r7, r2, r7
   18cfc:	strd	r6, [sp, #112]	; 0x70
   18d00:	bhi	18cd8 <__snprintf_chk@plt+0x7950>
   18d04:	add	r2, r3, #1
   18d08:	cmp	r2, #1
   18d0c:	bhi	18cd8 <__snprintf_chk@plt+0x7950>
   18d10:	cmp	ip, r3
   18d14:	bne	18d54 <__snprintf_chk@plt+0x79cc>
   18d18:	cmp	r6, #1
   18d1c:	sbcs	r3, r7, #0
   18d20:	bge	16994 <__snprintf_chk@plt+0x560c>
   18d24:	b	18cd8 <__snprintf_chk@plt+0x7950>
   18d28:	mov	r2, #3600	; 0xe10
   18d2c:	mov	r3, #0
   18d30:	add	r1, sp, #304	; 0x130
   18d34:	movw	fp, #273	; 0x111
   18d38:	strd	r2, [r1]
   18d3c:	b	16238 <__snprintf_chk@plt+0x4eb0>
   18d40:	ldrd	r2, [sp, #104]	; 0x68
   18d44:	cmp	r2, #0
   18d48:	sbcs	r3, r3, #0
   18d4c:	blt	16a3c <__snprintf_chk@plt+0x56b4>
   18d50:	b	18c14 <__snprintf_chk@plt+0x788c>
   18d54:	ldrd	r2, [sp, #112]	; 0x70
   18d58:	cmp	r2, #0
   18d5c:	sbcs	r3, r3, #0
   18d60:	blt	16994 <__snprintf_chk@plt+0x560c>
   18d64:	b	18cd8 <__snprintf_chk@plt+0x7950>
   18d68:	andeq	r2, r2, r0, ror #15
   18d6c:	andeq	r2, r2, r4, ror #16
   18d70:	andeq	r2, r2, r0, ror #18
   18d74:	strd	r4, [sp, #-36]!	; 0xffffffdc
   18d78:	strd	r6, [sp, #8]
   18d7c:	mov	r7, r1
   18d80:	strd	r8, [sp, #16]
   18d84:	mov	r9, r2
   18d88:	strd	sl, [sp, #24]
   18d8c:	mov	sl, r3
   18d90:	str	lr, [sp, #32]
   18d94:	sub	sp, sp, #908	; 0x38c
   18d98:	str	r0, [sp, #80]	; 0x50
   18d9c:	mov	r0, r1
   18da0:	bl	1122c <strlen@plt>
   18da4:	cmp	r9, #0
   18da8:	str	r0, [sp, #40]	; 0x28
   18dac:	beq	1989c <__snprintf_chk@plt+0x8514>
   18db0:	ldr	r5, [r9]
   18db4:	mov	r2, r7
   18db8:	ldr	r3, [r9, #4]
   18dbc:	str	r3, [sp, #36]	; 0x24
   18dc0:	mov	r4, r2
   18dc4:	ldrb	r3, [r2], #1
   18dc8:	cmp	r3, #9
   18dcc:	bcc	18de0 <__snprintf_chk@plt+0x7a58>
   18dd0:	cmp	r3, #13
   18dd4:	bls	18dc0 <__snprintf_chk@plt+0x7a38>
   18dd8:	cmp	r3, #32
   18ddc:	beq	18dc0 <__snprintf_chk@plt+0x7a38>
   18de0:	add	r8, sp, #312	; 0x138
   18de4:	mov	r2, #56	; 0x38
   18de8:	mov	r1, #0
   18dec:	mov	r0, r8
   18df0:	bl	1128c <memset@plt>
   18df4:	movw	r1, #12404	; 0x3074
   18df8:	movt	r1, #2
   18dfc:	mov	r2, #4
   18e00:	mov	r0, r4
   18e04:	bl	11370 <strncmp@plt>
   18e08:	cmp	r0, #0
   18e0c:	bne	18e6c <__snprintf_chk@plt+0x7ae4>
   18e10:	ldrb	lr, [r4, #4]
   18e14:	add	r2, r4, #4
   18e18:	cmp	lr, #0
   18e1c:	beq	18e6c <__snprintf_chk@plt+0x7ae4>
   18e20:	mov	ip, r2
   18e24:	mov	r3, lr
   18e28:	mov	r0, #1
   18e2c:	b	18e4c <__snprintf_chk@plt+0x7ac4>
   18e30:	cmp	r3, #34	; 0x22
   18e34:	beq	192cc <__snprintf_chk@plt+0x7f44>
   18e38:	ldrb	r3, [r1, #1]
   18e3c:	add	r0, r0, #1
   18e40:	add	ip, r1, #1
   18e44:	cmp	r3, #0
   18e48:	beq	18e6c <__snprintf_chk@plt+0x7ae4>
   18e4c:	cmp	r3, #92	; 0x5c
   18e50:	mov	r1, ip
   18e54:	bne	18e30 <__snprintf_chk@plt+0x7aa8>
   18e58:	ldrb	r3, [ip, #1]
   18e5c:	add	r1, ip, #1
   18e60:	cmp	r3, #92	; 0x5c
   18e64:	cmpne	r3, #34	; 0x22
   18e68:	beq	18e38 <__snprintf_chk@plt+0x7ab0>
   18e6c:	mov	r1, r9
   18e70:	add	r2, sp, #224	; 0xe0
   18e74:	ldr	r0, [sp, #944]	; 0x3b0
   18e78:	bl	1d744 <__snprintf_chk@plt+0xc3bc>
   18e7c:	cmp	r0, #0
   18e80:	beq	198ac <__snprintf_chk@plt+0x8524>
   18e84:	ldr	r6, [sp, #944]	; 0x3b0
   18e88:	mov	r3, #0
   18e8c:	str	r3, [sp, #32]
   18e90:	ldr	r3, [sp, #36]	; 0x24
   18e94:	add	r1, sp, #728	; 0x2d8
   18e98:	and	sl, sl, #1
   18e9c:	movw	ip, #12384	; 0x3060
   18ea0:	movt	ip, #2
   18ea4:	ldr	r2, [sp, #240]	; 0xf0
   18ea8:	movw	r0, #1900	; 0x76c
   18eac:	ldrb	lr, [r4]
   18eb0:	str	r3, [sp, #764]	; 0x2fc
   18eb4:	ldr	r9, [sp, #232]	; 0xe8
   18eb8:	add	r2, r2, #1
   18ebc:	strb	sl, [sp, #853]	; 0x355
   18ec0:	asr	r3, r2, #31
   18ec4:	ldr	sl, [sp, #236]	; 0xec
   18ec8:	cmp	lr, #0
   18ecc:	ldr	lr, [sp, #244]	; 0xf4
   18ed0:	moveq	r4, ip
   18ed4:	strd	r2, [r1]
   18ed8:	asr	r3, r9, #31
   18edc:	mov	r2, r9
   18ee0:	add	r1, sp, #744	; 0x2e8
   18ee4:	str	r4, [sp, #672]	; 0x2a0
   18ee8:	ldr	r4, [sp, #224]	; 0xe0
   18eec:	strd	r2, [r1]
   18ef0:	mov	r1, #0
   18ef4:	mov	r2, sl
   18ef8:	adds	r0, r0, lr
   18efc:	asr	r3, sl, #31
   18f00:	ldrd	sl, [r8]
   18f04:	adc	r1, r1, lr, asr #31
   18f08:	add	lr, sp, #712	; 0x2c8
   18f0c:	ldr	ip, [sp, #256]	; 0x100
   18f10:	strd	r0, [lr]
   18f14:	add	r1, sp, #736	; 0x2e0
   18f18:	add	r0, sp, #752	; 0x2f0
   18f1c:	strd	r2, [r1]
   18f20:	add	r1, sp, #768	; 0x300
   18f24:	ldr	r2, [sp, #228]	; 0xe4
   18f28:	strd	sl, [r1]
   18f2c:	ldrd	sl, [r8, #8]
   18f30:	str	ip, [sp, #168]	; 0xa8
   18f34:	str	r4, [sp, #760]	; 0x2f8
   18f38:	mov	r4, #42752	; 0xa700
   18f3c:	movt	r4, #118	; 0x76
   18f40:	asr	r3, r2, #31
   18f44:	strd	sl, [r1, #8]
   18f48:	ldrd	sl, [r8, #16]
   18f4c:	strd	r2, [r0]
   18f50:	mov	r3, #0
   18f54:	mov	r2, #2
   18f58:	str	r2, [sp, #700]	; 0x2bc
   18f5c:	movw	r2, #269	; 0x10d
   18f60:	str	r3, [sp, #720]	; 0x2d0
   18f64:	strd	sl, [r1, #16]
   18f68:	ldrd	sl, [r8, #24]
   18f6c:	strd	sl, [r1, #24]
   18f70:	ldrd	sl, [r8, #32]
   18f74:	strd	sl, [r1, #32]
   18f78:	ldrd	sl, [r8, #40]	; 0x28
   18f7c:	strd	sl, [r1, #40]	; 0x28
   18f80:	ldrd	r8, [r8, #48]	; 0x30
   18f84:	str	r3, [sp, #828]	; 0x33c
   18f88:	ldr	fp, [sp, #32]
   18f8c:	str	r3, [sp, #832]	; 0x340
   18f90:	ldr	r0, [sp, #264]	; 0x108
   18f94:	strd	r8, [r1, #48]	; 0x30
   18f98:	add	r1, sp, #824	; 0x338
   18f9c:	mov	r9, #39936	; 0x9c00
   18fa0:	movt	r9, #474	; 0x1da
   18fa4:	str	r3, [sp, #836]	; 0x344
   18fa8:	strh	r3, [r1]
   18fac:	add	r1, sp, #852	; 0x354
   18fb0:	add	r1, r1, #2
   18fb4:	str	r3, [sp, #840]	; 0x348
   18fb8:	strh	r3, [r1]
   18fbc:	str	r3, [sp, #844]	; 0x34c
   18fc0:	str	r3, [sp, #848]	; 0x350
   18fc4:	strb	r3, [sp, #852]	; 0x354
   18fc8:	str	r3, [sp, #856]	; 0x358
   18fcc:	strb	r3, [sp, #860]	; 0x35c
   18fd0:	str	r0, [sp, #864]	; 0x360
   18fd4:	str	r2, [sp, #868]	; 0x364
   18fd8:	str	ip, [sp, #872]	; 0x368
   18fdc:	str	r3, [sp, #876]	; 0x36c
   18fe0:	adds	r3, r5, r4
   18fe4:	add	r4, r4, #7733248	; 0x760000
   18fe8:	movvs	r8, #1
   18fec:	movvc	r8, #0
   18ff0:	cmp	r8, #0
   18ff4:	add	r2, sp, #572	; 0x23c
   18ff8:	str	r3, [sp, #372]	; 0x174
   18ffc:	add	r1, sp, #372	; 0x174
   19000:	mov	r0, r6
   19004:	add	r4, r4, #42752	; 0xa700
   19008:	bne	1903c <__snprintf_chk@plt+0x7cb4>
   1900c:	bl	1d744 <__snprintf_chk@plt+0xc3bc>
   19010:	cmp	r0, #0
   19014:	beq	19034 <__snprintf_chk@plt+0x7cac>
   19018:	ldr	r3, [sp, #612]	; 0x264
   1901c:	cmp	r3, #0
   19020:	beq	19034 <__snprintf_chk@plt+0x7cac>
   19024:	ldr	r2, [sp, #604]	; 0x25c
   19028:	ldr	r1, [sp, #872]	; 0x368
   1902c:	cmp	r2, r1
   19030:	bne	19b00 <__snprintf_chk@plt+0x8778>
   19034:	cmp	r4, r9
   19038:	bne	18fe0 <__snprintf_chk@plt+0x7c58>
   1903c:	str	fp, [sp, #32]
   19040:	ldr	r0, [sp, #864]	; 0x360
   19044:	cmp	r0, #0
   19048:	beq	19064 <__snprintf_chk@plt+0x7cdc>
   1904c:	ldr	r1, [sp, #876]	; 0x36c
   19050:	cmp	r1, #0
   19054:	beq	19064 <__snprintf_chk@plt+0x7cdc>
   19058:	bl	11070 <strcmp@plt>
   1905c:	cmp	r0, #0
   19060:	beq	19390 <__snprintf_chk@plt+0x8008>
   19064:	add	r0, sp, #672	; 0x2a0
   19068:	bl	15b7c <__snprintf_chk@plt+0x47f4>
   1906c:	subs	r5, r0, #0
   19070:	bne	19284 <__snprintf_chk@plt+0x7efc>
   19074:	ldrb	r7, [sp, #853]	; 0x355
   19078:	cmp	r7, #0
   1907c:	bne	193a0 <__snprintf_chk@plt+0x8018>
   19080:	ldrb	r4, [sp, #824]	; 0x338
   19084:	cmp	r4, #0
   19088:	beq	191fc <__snprintf_chk@plt+0x7e74>
   1908c:	add	r3, sp, #760	; 0x2f8
   19090:	ldr	r1, [sp, #80]	; 0x50
   19094:	ldrd	r2, [r3]
   19098:	strd	r2, [r1]
   1909c:	cmp	r7, #0
   190a0:	moveq	r4, #1
   190a4:	beq	191c0 <__snprintf_chk@plt+0x7e38>
   190a8:	ldr	r3, [sp, #948]	; 0x3b4
   190ac:	cmp	r3, #0
   190b0:	beq	19b1c <__snprintf_chk@plt+0x8794>
   190b4:	movw	r1, #12572	; 0x311c
   190b8:	movt	r1, #2
   190bc:	ldr	r0, [sp, #948]	; 0x3b4
   190c0:	bl	11070 <strcmp@plt>
   190c4:	cmp	r0, #0
   190c8:	bne	199c0 <__snprintf_chk@plt+0x8638>
   190cc:	movw	r1, #14720	; 0x3980
   190d0:	movt	r1, #2
   190d4:	mov	r2, #5
   190d8:	bl	110f4 <dcgettext@plt>
   190dc:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   190e0:	ldr	r9, [sp, #80]	; 0x50
   190e4:	mov	r2, #5
   190e8:	movw	r1, #14788	; 0x39c4
   190ec:	movt	r1, #2
   190f0:	mov	r0, #0
   190f4:	ldm	r9, {r4, r8}
   190f8:	bl	110f4 <dcgettext@plt>
   190fc:	asr	r5, r4, #31
   19100:	mov	r2, r4
   19104:	str	r8, [sp]
   19108:	mov	r3, r5
   1910c:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   19110:	add	r1, sp, #268	; 0x10c
   19114:	mov	r0, r9
   19118:	bl	11058 <gmtime_r@plt>
   1911c:	cmp	r0, #0
   19120:	beq	19158 <__snprintf_chk@plt+0x7dd0>
   19124:	mov	r2, #5
   19128:	movw	r1, #14824	; 0x39e8
   1912c:	movt	r1, #2
   19130:	mov	r0, #0
   19134:	bl	110f4 <dcgettext@plt>
   19138:	mov	r4, r0
   1913c:	mov	r1, #0
   19140:	add	r2, sp, #372	; 0x174
   19144:	add	r0, sp, #268	; 0x10c
   19148:	bl	15584 <__snprintf_chk@plt+0x41fc>
   1914c:	mov	r1, r0
   19150:	mov	r0, r4
   19154:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   19158:	add	r2, sp, #572	; 0x23c
   1915c:	mov	r0, r6
   19160:	ldr	r1, [sp, #80]	; 0x50
   19164:	bl	1d744 <__snprintf_chk@plt+0xc3bc>
   19168:	cmp	r0, #0
   1916c:	beq	191bc <__snprintf_chk@plt+0x7e34>
   19170:	ldr	r8, [sp, #608]	; 0x260
   19174:	mov	r2, #5
   19178:	movw	r1, #14844	; 0x39fc
   1917c:	movt	r1, #2
   19180:	mov	r0, #0
   19184:	bl	110f4 <dcgettext@plt>
   19188:	mov	r4, r0
   1918c:	add	r2, sp, #372	; 0x174
   19190:	mov	r1, #0
   19194:	add	r0, sp, #572	; 0x23c
   19198:	bl	15584 <__snprintf_chk@plt+0x41fc>
   1919c:	mov	r5, r0
   191a0:	add	r1, sp, #108	; 0x6c
   191a4:	mov	r0, r8
   191a8:	bl	1508c <__snprintf_chk@plt+0x3d04>
   191ac:	mov	r2, r0
   191b0:	mov	r1, r5
   191b4:	mov	r0, r4
   191b8:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   191bc:	mov	r4, r7
   191c0:	ldr	r3, [sp, #944]	; 0x3b0
   191c4:	cmp	r6, r3
   191c8:	beq	191d4 <__snprintf_chk@plt+0x7e4c>
   191cc:	mov	r0, r6
   191d0:	bl	1d734 <__snprintf_chk@plt+0xc3ac>
   191d4:	ldr	r0, [sp, #32]
   191d8:	bl	14b6c <__snprintf_chk@plt+0x37e4>
   191dc:	mov	r0, r4
   191e0:	add	sp, sp, #908	; 0x38c
   191e4:	ldrd	r4, [sp]
   191e8:	ldrd	r6, [sp, #8]
   191ec:	ldrd	r8, [sp, #16]
   191f0:	ldrd	sl, [sp, #24]
   191f4:	add	sp, sp, #32
   191f8:	pop	{pc}		; (ldr pc, [sp], #4)
   191fc:	ldr	r1, [sp, #828]	; 0x33c
   19200:	ldr	ip, [sp, #832]	; 0x340
   19204:	ldr	r0, [sp, #844]	; 0x34c
   19208:	ldr	r2, [sp, #836]	; 0x344
   1920c:	ldr	lr, [sp, #840]	; 0x348
   19210:	orr	r3, r0, r1
   19214:	orr	r3, r3, ip
   19218:	ldr	ip, [sp, #848]	; 0x350
   1921c:	orr	r3, r3, lr
   19220:	add	r2, r2, ip
   19224:	orr	r3, r3, r2
   19228:	cmp	r3, #1
   1922c:	ble	19428 <__snprintf_chk@plt+0x80a0>
   19230:	cmp	r7, #0
   19234:	beq	191c0 <__snprintf_chk@plt+0x7e38>
   19238:	cmp	r0, #1
   1923c:	bgt	19a10 <__snprintf_chk@plt+0x8688>
   19240:	cmp	r1, #1
   19244:	bgt	19a00 <__snprintf_chk@plt+0x8678>
   19248:	ldr	r3, [sp, #832]	; 0x340
   1924c:	cmp	r3, #1
   19250:	bgt	199f0 <__snprintf_chk@plt+0x8668>
   19254:	ldr	r3, [sp, #840]	; 0x348
   19258:	cmp	r3, #1
   1925c:	bgt	199e0 <__snprintf_chk@plt+0x8658>
   19260:	ldr	r3, [sp, #836]	; 0x344
   19264:	ldr	r2, [sp, #848]	; 0x350
   19268:	add	r3, r3, r2
   1926c:	cmp	r3, #1
   19270:	ble	191c0 <__snprintf_chk@plt+0x7e38>
   19274:	movw	r0, #12828	; 0x321c
   19278:	movt	r0, #2
   1927c:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   19280:	b	191c0 <__snprintf_chk@plt+0x7e38>
   19284:	ldrb	r4, [sp, #853]	; 0x355
   19288:	cmp	r4, #0
   1928c:	beq	191c0 <__snprintf_chk@plt+0x7e38>
   19290:	ldr	r2, [sp, #40]	; 0x28
   19294:	mov	r0, #0
   19298:	mov	r4, #0
   1929c:	ldr	r3, [sp, #672]	; 0x2a0
   192a0:	add	r7, r7, r2
   192a4:	mov	r2, #5
   192a8:	cmp	r3, r7
   192ac:	movwcs	r1, #12412	; 0x307c
   192b0:	movwcc	r1, #12436	; 0x3094
   192b4:	movtcs	r1, #2
   192b8:	movtcc	r1, #2
   192bc:	bl	110f4 <dcgettext@plt>
   192c0:	ldr	r1, [sp, #672]	; 0x2a0
   192c4:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   192c8:	b	191c0 <__snprintf_chk@plt+0x7e38>
   192cc:	cmp	r0, #100	; 0x64
   192d0:	bgt	19874 <__snprintf_chk@plt+0x84ec>
   192d4:	add	r3, sp, #472	; 0x1d8
   192d8:	str	r3, [sp, #948]	; 0x3b4
   192dc:	mov	r3, #0
   192e0:	str	r3, [sp, #32]
   192e4:	cmp	lr, #34	; 0x22
   192e8:	ldr	r1, [sp, #948]	; 0x3b4
   192ec:	beq	19320 <__snprintf_chk@plt+0x7f98>
   192f0:	ldr	fp, [sp, #32]
   192f4:	sub	lr, lr, #92	; 0x5c
   192f8:	clz	lr, lr
   192fc:	lsr	lr, lr, #5
   19300:	add	r3, r2, lr
   19304:	ldrb	r0, [r2, lr]
   19308:	add	r2, r3, #1
   1930c:	ldrb	lr, [r3, #1]
   19310:	strb	r0, [r1], #1
   19314:	cmp	lr, #34	; 0x22
   19318:	bne	192f4 <__snprintf_chk@plt+0x7f6c>
   1931c:	str	fp, [sp, #32]
   19320:	mov	r3, #0
   19324:	ldr	r0, [sp, #948]	; 0x3b4
   19328:	str	r2, [sp, #48]	; 0x30
   1932c:	strb	r3, [r1]
   19330:	bl	1d4a8 <__snprintf_chk@plt+0xc120>
   19334:	subs	r6, r0, #0
   19338:	moveq	r4, r6
   1933c:	beq	191d4 <__snprintf_chk@plt+0x7e4c>
   19340:	ldr	fp, [sp, #32]
   19344:	ldr	r2, [sp, #48]	; 0x30
   19348:	add	r2, r2, #1
   1934c:	mov	r4, r2
   19350:	ldrb	r3, [r2], #1
   19354:	cmp	r3, #9
   19358:	bcc	1936c <__snprintf_chk@plt+0x7fe4>
   1935c:	cmp	r3, #13
   19360:	bls	1934c <__snprintf_chk@plt+0x7fc4>
   19364:	cmp	r3, #32
   19368:	beq	1934c <__snprintf_chk@plt+0x7fc4>
   1936c:	mov	r1, r9
   19370:	add	r2, sp, #224	; 0xe0
   19374:	str	fp, [sp, #32]
   19378:	mov	r0, r6
   1937c:	bl	1d744 <__snprintf_chk@plt+0xc3bc>
   19380:	cmp	r0, #0
   19384:	moveq	r4, r0
   19388:	bne	18e90 <__snprintf_chk@plt+0x7b08>
   1938c:	b	191c0 <__snprintf_chk@plt+0x7e38>
   19390:	mvn	r3, #0
   19394:	str	r3, [sp, #872]	; 0x368
   19398:	str	r0, [sp, #876]	; 0x36c
   1939c:	b	19064 <__snprintf_chk@plt+0x7cdc>
   193a0:	mov	r2, #5
   193a4:	movw	r1, #12476	; 0x30bc
   193a8:	movt	r1, #2
   193ac:	bl	110f4 <dcgettext@plt>
   193b0:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   193b4:	ldrb	r0, [sp, #824]	; 0x338
   193b8:	cmp	r0, #0
   193bc:	bne	1998c <__snprintf_chk@plt+0x8604>
   193c0:	ldr	r7, [sp, #848]	; 0x350
   193c4:	movw	r4, #20888	; 0x5198
   193c8:	movt	r4, #3
   193cc:	ldr	r5, [r4]
   193d0:	cmp	r7, #0
   193d4:	movwne	r1, #12524	; 0x30ec
   193d8:	movne	r2, #5
   193dc:	movtne	r1, #2
   193e0:	bne	198e0 <__snprintf_chk@plt+0x8558>
   193e4:	ldr	r3, [sp, #948]	; 0x3b4
   193e8:	cmp	r3, #0
   193ec:	beq	1a09c <__snprintf_chk@plt+0x8d14>
   193f0:	ldr	r3, [sp, #944]	; 0x3b0
   193f4:	cmp	r3, r6
   193f8:	beq	198bc <__snprintf_chk@plt+0x8534>
   193fc:	movw	r1, #12548	; 0x3104
   19400:	movt	r1, #2
   19404:	mov	r0, r7
   19408:	mov	r2, #5
   1940c:	bl	110f4 <dcgettext@plt>
   19410:	mov	r2, r0
   19414:	mov	r1, #1
   19418:	ldr	r3, [sp, #948]	; 0x3b4
   1941c:	mov	r0, r5
   19420:	bl	112bc <__fprintf_chk@plt>
   19424:	b	198f4 <__snprintf_chk@plt+0x856c>
   19428:	add	r3, sp, #712	; 0x2c8
   1942c:	ldrd	r8, [r3]
   19430:	cmp	r8, #0
   19434:	sbcs	r3, r9, #0
   19438:	blt	19ac8 <__snprintf_chk@plt+0x8740>
   1943c:	ldr	r3, [sp, #720]	; 0x2d0
   19440:	cmp	r3, #2
   19444:	beq	19a38 <__snprintf_chk@plt+0x86b0>
   19448:	movw	r1, #63636	; 0xf894
   1944c:	movt	r1, #65535	; 0xffff
   19450:	adds	r1, r8, r1
   19454:	mvn	r0, #0
   19458:	mov	r3, #0
   1945c:	movw	r2, #1900	; 0x76c
   19460:	str	r1, [sp, #56]	; 0x38
   19464:	adc	r1, r9, r0
   19468:	cmp	r9, r3
   1946c:	cmpeq	r8, r2
   19470:	mov	r5, #0
   19474:	str	r1, [sp, #60]	; 0x3c
   19478:	ldrd	r2, [sp, #56]	; 0x38
   1947c:	bcs	19a24 <__snprintf_chk@plt+0x869c>
   19480:	cmp	r2, #0
   19484:	sbcs	r3, r3, #0
   19488:	bge	19a30 <__snprintf_chk@plt+0x86a8>
   1948c:	ldrd	r0, [sp, #56]	; 0x38
   19490:	asr	r3, r0, #31
   19494:	str	r0, [sp, #156]	; 0x9c
   19498:	cmp	r1, r3
   1949c:	cmpeq	r0, r0
   194a0:	movne	r5, #1
   194a4:	and	r5, r5, #1
   194a8:	cmp	r5, #0
   194ac:	bne	19a98 <__snprintf_chk@plt+0x8710>
   194b0:	add	r3, sp, #728	; 0x2d8
   194b4:	mvn	r8, #0
   194b8:	ldrb	ip, [sp, #853]	; 0x355
   194bc:	mvn	r9, #0
   194c0:	ldrd	r2, [r3]
   194c4:	adds	r0, r2, r8
   194c8:	adcs	r1, r3, r9
   194cc:	asr	r3, r0, #31
   194d0:	mov	lr, r0
   194d4:	movvs	r7, #1
   194d8:	movvc	r7, #0
   194dc:	str	r0, [sp, #152]	; 0x98
   194e0:	cmp	r1, r3
   194e4:	cmpeq	r0, r0
   194e8:	movne	r7, #1
   194ec:	cmp	r7, #0
   194f0:	bne	19aa4 <__snprintf_chk@plt+0x871c>
   194f4:	add	r3, sp, #736	; 0x2e0
   194f8:	ldrd	r2, [r3]
   194fc:	asr	r1, r2, #31
   19500:	mov	fp, r2
   19504:	str	r2, [sp, #148]	; 0x94
   19508:	cmp	r3, r1
   1950c:	cmpeq	r2, r2
   19510:	movne	sl, #1
   19514:	moveq	sl, #0
   19518:	bne	19aa4 <__snprintf_chk@plt+0x871c>
   1951c:	ldr	r0, [sp, #844]	; 0x34c
   19520:	cmp	r0, #0
   19524:	bne	1a02c <__snprintf_chk@plt+0x8ca4>
   19528:	ldrb	r3, [sp, #825]	; 0x339
   1952c:	cmp	r3, #0
   19530:	beq	1a264 <__snprintf_chk@plt+0x8edc>
   19534:	ldr	r3, [sp, #828]	; 0x33c
   19538:	cmp	r3, #0
   1953c:	bne	1a264 <__snprintf_chk@plt+0x8edc>
   19540:	ldr	r2, [sp, #832]	; 0x340
   19544:	cmp	r2, #0
   19548:	beq	1a02c <__snprintf_chk@plt+0x8ca4>
   1954c:	cmp	ip, #0
   19550:	str	r5, [sp, #136]	; 0x88
   19554:	str	r5, [sp, #140]	; 0x8c
   19558:	str	r5, [sp, #144]	; 0x90
   1955c:	str	r5, [sp, #764]	; 0x2fc
   19560:	bne	1a288 <__snprintf_chk@plt+0x8f00>
   19564:	mov	ip, r5
   19568:	mov	r2, r5
   1956c:	mvn	r1, #0
   19570:	str	r1, [sp, #168]	; 0xa8
   19574:	ldr	r1, [sp, #836]	; 0x344
   19578:	mvn	r7, #0
   1957c:	mov	r0, r6
   19580:	str	r3, [sp, #180]	; 0xb4
   19584:	ldr	r3, [sp, #156]	; 0x9c
   19588:	str	r7, [sp, #160]	; 0xa0
   1958c:	cmp	r1, #0
   19590:	add	r1, sp, #136	; 0x88
   19594:	str	r2, [sp, #184]	; 0xb8
   19598:	ldrne	r8, [sp, #692]	; 0x2b4
   1959c:	str	ip, [sp, #188]	; 0xbc
   195a0:	ldreq	r8, [sp, #168]	; 0xa8
   195a4:	str	fp, [sp, #192]	; 0xc0
   195a8:	str	lr, [sp, #196]	; 0xc4
   195ac:	strne	r8, [sp, #168]	; 0xa8
   195b0:	str	r3, [sp, #200]	; 0xc8
   195b4:	str	r8, [sp, #212]	; 0xd4
   195b8:	bl	1d808 <__snprintf_chk@plt+0xc480>
   195bc:	mov	r8, r0
   195c0:	add	r1, sp, #136	; 0x88
   195c4:	add	r0, sp, #180	; 0xb4
   195c8:	bl	15008 <__snprintf_chk@plt+0x3c80>
   195cc:	cmp	r0, #0
   195d0:	bne	19bd0 <__snprintf_chk@plt+0x8848>
   195d4:	ldr	r9, [sp, #848]	; 0x350
   195d8:	cmp	r9, #0
   195dc:	bne	19b38 <__snprintf_chk@plt+0x87b0>
   195e0:	ldr	r2, [sp, #136]	; 0x88
   195e4:	ldr	r1, [sp, #140]	; 0x8c
   195e8:	ldr	lr, [sp, #144]	; 0x90
   195ec:	ldr	r0, [sp, #180]	; 0xb4
   195f0:	ldr	ip, [sp, #184]	; 0xb8
   195f4:	str	r2, [sp, #72]	; 0x48
   195f8:	ldrb	r3, [sp, #853]	; 0x355
   195fc:	str	lr, [sp, #40]	; 0x28
   19600:	str	r0, [sp, #64]	; 0x40
   19604:	cmp	r0, r2
   19608:	cmpeq	ip, r1
   1960c:	ldr	r2, [sp, #148]	; 0x94
   19610:	str	r1, [sp, #88]	; 0x58
   19614:	ldr	r7, [sp, #152]	; 0x98
   19618:	ldr	r8, [sp, #196]	; 0xc4
   1961c:	str	r2, [sp, #80]	; 0x50
   19620:	ldr	r2, [sp, #156]	; 0x9c
   19624:	str	ip, [sp, #84]	; 0x54
   19628:	str	r2, [sp, #56]	; 0x38
   1962c:	ldr	r2, [sp, #188]	; 0xbc
   19630:	mov	fp, r2
   19634:	ldr	r2, [sp, #192]	; 0xc0
   19638:	str	r2, [sp, #36]	; 0x24
   1963c:	ldr	r2, [sp, #200]	; 0xc8
   19640:	str	r2, [sp, #48]	; 0x30
   19644:	bne	1a828 <__snprintf_chk@plt+0x94a0>
   19648:	ldr	r1, [sp, #36]	; 0x24
   1964c:	ldr	ip, [sp, #40]	; 0x28
   19650:	ldr	r2, [sp, #80]	; 0x50
   19654:	cmp	fp, ip
   19658:	sub	r2, r1, r2
   1965c:	clz	r2, r2
   19660:	lsr	r2, r2, #5
   19664:	moveq	r2, #0
   19668:	cmp	r2, #0
   1966c:	beq	1a828 <__snprintf_chk@plt+0x94a0>
   19670:	ldr	r2, [sp, #48]	; 0x30
   19674:	ldr	r1, [sp, #56]	; 0x38
   19678:	cmp	r8, r7
   1967c:	cmpeq	r2, r1
   19680:	bne	1a828 <__snprintf_chk@plt+0x94a0>
   19684:	cmp	r3, #0
   19688:	beq	191c0 <__snprintf_chk@plt+0x7e38>
   1968c:	mov	r2, #5
   19690:	movw	r1, #13204	; 0x3394
   19694:	movt	r1, #2
   19698:	mov	r0, #0
   1969c:	bl	110f4 <dcgettext@plt>
   196a0:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   196a4:	mov	r2, #5
   196a8:	movw	r1, #13240	; 0x33b8
   196ac:	movt	r1, #2
   196b0:	mov	r0, #0
   196b4:	bl	110f4 <dcgettext@plt>
   196b8:	mov	r3, r0
   196bc:	add	r5, sp, #572	; 0x23c
   196c0:	mov	r2, r5
   196c4:	add	r1, sp, #672	; 0x2a0
   196c8:	add	r0, sp, #180	; 0xb4
   196cc:	str	r3, [sp, #40]	; 0x28
   196d0:	mov	sl, #1
   196d4:	bl	15584 <__snprintf_chk@plt+0x41fc>
   196d8:	ldr	r3, [sp, #40]	; 0x28
   196dc:	mov	r1, r0
   196e0:	mov	r0, r3
   196e4:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   196e8:	mov	r2, #5
   196ec:	movw	r1, #13272	; 0x33d8
   196f0:	movt	r1, #2
   196f4:	mov	r0, #0
   196f8:	bl	110f4 <dcgettext@plt>
   196fc:	mov	r3, r0
   19700:	mov	r2, r5
   19704:	add	r1, sp, #672	; 0x2a0
   19708:	add	r0, sp, #136	; 0x88
   1970c:	str	r3, [sp, #40]	; 0x28
   19710:	bl	15584 <__snprintf_chk@plt+0x41fc>
   19714:	ldr	r3, [sp, #40]	; 0x28
   19718:	mov	r1, r0
   1971c:	mov	r0, r3
   19720:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   19724:	movw	lr, #14840	; 0x39f8
   19728:	movt	lr, #2
   1972c:	movw	r2, #12400	; 0x3070
   19730:	movt	r2, #2
   19734:	mov	r0, lr
   19738:	mov	r3, lr
   1973c:	stmib	sp, {r0, lr}
   19740:	movw	ip, #14840	; 0x39f8
   19744:	movt	ip, #2
   19748:	ldr	fp, [sp, #72]	; 0x48
   1974c:	movw	r0, #12400	; 0x3070
   19750:	movt	r0, #2
   19754:	str	r3, [sp, #12]
   19758:	mov	r3, #100	; 0x64
   1975c:	ldr	r1, [sp, #84]	; 0x54
   19760:	str	r2, [sp, #16]
   19764:	mov	r2, #1
   19768:	ldr	lr, [sp, #88]	; 0x58
   1976c:	cmp	r1, lr
   19770:	ldr	lr, [sp, #64]	; 0x40
   19774:	moveq	r1, ip
   19778:	movne	r1, r0
   1977c:	str	r1, [sp, #20]
   19780:	mov	r1, r3
   19784:	cmp	lr, fp
   19788:	movw	lr, #13304	; 0x33f8
   1978c:	movt	lr, #2
   19790:	movne	ip, r0
   19794:	mov	r0, r5
   19798:	str	lr, [sp]
   1979c:	str	ip, [sp, #24]
   197a0:	bl	11388 <__snprintf_chk@plt>
   197a4:	ldrb	r3, [sp, #623]	; 0x26f
   197a8:	cmp	r3, #32
   197ac:	bne	1ab08 <__snprintf_chk@plt+0x9780>
   197b0:	ldr	fp, [sp, #32]
   197b4:	add	r2, r5, #50	; 0x32
   197b8:	mov	r3, #51	; 0x33
   197bc:	sub	r1, r3, #1
   197c0:	ldrb	r0, [r2], #-1
   197c4:	cmp	r0, #32
   197c8:	bne	197d4 <__snprintf_chk@plt+0x844c>
   197cc:	subs	r3, r1, #0
   197d0:	bne	197bc <__snprintf_chk@plt+0x8434>
   197d4:	str	fp, [sp, #32]
   197d8:	add	r2, sp, #904	; 0x388
   197dc:	mov	r1, r5
   197e0:	add	r3, r2, r3
   197e4:	mov	r2, #0
   197e8:	movw	r0, #15892	; 0x3e14
   197ec:	movt	r0, #2
   197f0:	strb	r2, [r3, #-332]	; 0xfffffeb4
   197f4:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   197f8:	mov	r2, #5
   197fc:	mov	r0, #0
   19800:	movw	r1, #13364	; 0x3434
   19804:	movt	r1, #2
   19808:	bl	110f4 <dcgettext@plt>
   1980c:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   19810:	cmp	sl, #0
   19814:	bne	1aaac <__snprintf_chk@plt+0x9724>
   19818:	ldr	r3, [sp, #36]	; 0x24
   1981c:	ldr	r2, [sp, #80]	; 0x50
   19820:	cmp	r3, r2
   19824:	cmpne	r8, r7
   19828:	bne	1aa90 <__snprintf_chk@plt+0x9708>
   1982c:	mov	r2, #5
   19830:	movw	r1, #13480	; 0x34a8
   19834:	movt	r1, #2
   19838:	mov	r0, #0
   1983c:	bl	110f4 <dcgettext@plt>
   19840:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   19844:	cmp	r9, #0
   19848:	beq	1a948 <__snprintf_chk@plt+0x95c0>
   1984c:	movw	r1, #13516	; 0x34cc
   19850:	movt	r1, #2
   19854:	mov	r2, #5
   19858:	mov	r0, #0
   1985c:	bl	110f4 <dcgettext@plt>
   19860:	mov	r1, r0
   19864:	movw	r0, #13556	; 0x34f4
   19868:	movt	r0, #2
   1986c:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   19870:	b	191c0 <__snprintf_chk@plt+0x7e38>
   19874:	str	r2, [sp, #48]	; 0x30
   19878:	bl	1e3e4 <__snprintf_chk@plt+0xd05c>
   1987c:	subs	r3, r0, #0
   19880:	ldr	r2, [sp, #48]	; 0x30
   19884:	str	r3, [sp, #32]
   19888:	beq	198ac <__snprintf_chk@plt+0x8524>
   1988c:	ldr	r3, [sp, #32]
   19890:	ldrb	lr, [r4, #4]
   19894:	str	r3, [sp, #948]	; 0x3b4
   19898:	b	192e4 <__snprintf_chk@plt+0x7f5c>
   1989c:	add	r0, sp, #100	; 0x64
   198a0:	mov	r9, r0
   198a4:	bl	14c9c <__snprintf_chk@plt+0x3914>
   198a8:	b	18db0 <__snprintf_chk@plt+0x7a28>
   198ac:	mov	r3, #0
   198b0:	mov	r4, r3
   198b4:	str	r3, [sp, #32]
   198b8:	b	191d4 <__snprintf_chk@plt+0x7e4c>
   198bc:	movw	r1, #12572	; 0x311c
   198c0:	movt	r1, #2
   198c4:	ldr	r0, [sp, #948]	; 0x3b4
   198c8:	bl	11070 <strcmp@plt>
   198cc:	cmp	r0, #0
   198d0:	bne	1a08c <__snprintf_chk@plt+0x8d04>
   198d4:	movw	r1, #12580	; 0x3124
   198d8:	movt	r1, #2
   198dc:	mov	r2, #5
   198e0:	bl	110f4 <dcgettext@plt>
   198e4:	mov	r2, r0
   198e8:	mov	r1, #1
   198ec:	mov	r0, r5
   198f0:	bl	112bc <__fprintf_chk@plt>
   198f4:	ldr	r2, [sp, #836]	; 0x344
   198f8:	ldr	r5, [r4]
   198fc:	ldr	r3, [sp, #848]	; 0x350
   19900:	cmp	r2, #0
   19904:	beq	1993c <__snprintf_chk@plt+0x85b4>
   19908:	cmp	r3, #0
   1990c:	bne	19944 <__snprintf_chk@plt+0x85bc>
   19910:	ldr	r3, [sp, #692]	; 0x2b4
   19914:	cmp	r3, #0
   19918:	ble	1996c <__snprintf_chk@plt+0x85e4>
   1991c:	mov	r3, r5
   19920:	movw	r0, #12660	; 0x3174
   19924:	movt	r0, #2
   19928:	mov	r2, #5
   1992c:	mov	r1, #1
   19930:	bl	1113c <fwrite@plt>
   19934:	ldr	r5, [r4]
   19938:	ldr	r3, [sp, #848]	; 0x350
   1993c:	cmp	r3, #0
   19940:	beq	1996c <__snprintf_chk@plt+0x85e4>
   19944:	add	r1, sp, #108	; 0x6c
   19948:	ldr	r0, [sp, #696]	; 0x2b8
   1994c:	bl	1508c <__snprintf_chk@plt+0x3d04>
   19950:	mov	r3, r0
   19954:	movw	r2, #12668	; 0x317c
   19958:	movt	r2, #2
   1995c:	mov	r0, r5
   19960:	mov	r1, #1
   19964:	bl	112bc <__fprintf_chk@plt>
   19968:	ldr	r5, [r4]
   1996c:	mov	r1, r5
   19970:	mov	r0, #10
   19974:	bl	1131c <fputc@plt>
   19978:	ldrb	r4, [sp, #824]	; 0x338
   1997c:	ldrb	r7, [sp, #853]	; 0x355
   19980:	cmp	r4, #0
   19984:	beq	191fc <__snprintf_chk@plt+0x7e74>
   19988:	b	1908c <__snprintf_chk@plt+0x7d04>
   1998c:	movw	r4, #20888	; 0x5198
   19990:	movt	r4, #3
   19994:	ldr	r7, [r4]
   19998:	mov	r0, r5
   1999c:	mov	r2, #5
   199a0:	movw	r1, #12496	; 0x30d0
   199a4:	movt	r1, #2
   199a8:	bl	110f4 <dcgettext@plt>
   199ac:	mov	r2, r0
   199b0:	mov	r1, #1
   199b4:	mov	r0, r7
   199b8:	bl	112bc <__fprintf_chk@plt>
   199bc:	b	198f4 <__snprintf_chk@plt+0x856c>
   199c0:	mov	r2, #5
   199c4:	movw	r1, #14748	; 0x399c
   199c8:	movt	r1, #2
   199cc:	mov	r0, #0
   199d0:	bl	110f4 <dcgettext@plt>
   199d4:	ldr	r1, [sp, #948]	; 0x3b4
   199d8:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   199dc:	b	190e0 <__snprintf_chk@plt+0x7d58>
   199e0:	movw	r0, #12784	; 0x31f0
   199e4:	movt	r0, #2
   199e8:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   199ec:	b	19260 <__snprintf_chk@plt+0x7ed8>
   199f0:	movw	r0, #12748	; 0x31cc
   199f4:	movt	r0, #2
   199f8:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   199fc:	b	19254 <__snprintf_chk@plt+0x7ecc>
   19a00:	movw	r0, #12712	; 0x31a8
   19a04:	movt	r0, #2
   19a08:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   19a0c:	b	19248 <__snprintf_chk@plt+0x7ec0>
   19a10:	movw	r0, #12676	; 0x3184
   19a14:	movt	r0, #2
   19a18:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   19a1c:	ldr	r1, [sp, #828]	; 0x33c
   19a20:	b	19240 <__snprintf_chk@plt+0x7eb8>
   19a24:	cmp	r2, #0
   19a28:	sbcs	r3, r3, #0
   19a2c:	bge	1948c <__snprintf_chk@plt+0x8104>
   19a30:	mov	r5, #1
   19a34:	b	1948c <__snprintf_chk@plt+0x8104>
   19a38:	cmp	r8, #69	; 0x45
   19a3c:	mov	r5, #0
   19a40:	sbcs	r3, r9, #0
   19a44:	movwge	sl, #1900	; 0x76c
   19a48:	movlt	sl, #2000	; 0x7d0
   19a4c:	adds	sl, r8, sl
   19a50:	adc	r5, r9, r5
   19a54:	cmp	r7, #0
   19a58:	moveq	r8, sl
   19a5c:	moveq	r9, r5
   19a60:	beq	19448 <__snprintf_chk@plt+0x80c0>
   19a64:	mov	r2, #5
   19a68:	movw	r1, #12868	; 0x3244
   19a6c:	movt	r1, #2
   19a70:	mov	r0, #0
   19a74:	bl	110f4 <dcgettext@plt>
   19a78:	mov	r2, r8
   19a7c:	mov	r3, r9
   19a80:	str	sl, [sp]
   19a84:	str	r5, [sp, #4]
   19a88:	mov	r8, sl
   19a8c:	mov	r9, r5
   19a90:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   19a94:	b	19448 <__snprintf_chk@plt+0x80c0>
   19a98:	cmp	r7, #0
   19a9c:	bne	1a0b0 <__snprintf_chk@plt+0x8d28>
   19aa0:	ldrb	ip, [sp, #853]	; 0x355
   19aa4:	cmp	ip, #0
   19aa8:	beq	191c0 <__snprintf_chk@plt+0x7e38>
   19aac:	mov	r2, #5
   19ab0:	movw	r1, #12944	; 0x3290
   19ab4:	movt	r1, #2
   19ab8:	mov	r0, #0
   19abc:	bl	110f4 <dcgettext@plt>
   19ac0:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   19ac4:	b	191c0 <__snprintf_chk@plt+0x7e38>
   19ac8:	movw	r0, #63636	; 0xf894
   19acc:	movt	r0, #65535	; 0xffff
   19ad0:	subs	r2, r0, r8
   19ad4:	mvn	r1, #0
   19ad8:	sbcs	r3, r1, r9
   19adc:	asr	r1, r2, #31
   19ae0:	mov	r5, r4
   19ae4:	movvs	r5, #1
   19ae8:	str	r2, [sp, #156]	; 0x9c
   19aec:	cmp	r3, r1
   19af0:	cmpeq	r2, r2
   19af4:	movne	r5, #1
   19af8:	and	r5, r5, #1
   19afc:	b	194a8 <__snprintf_chk@plt+0x8120>
   19b00:	movw	r1, #269	; 0x10d
   19b04:	str	fp, [sp, #32]
   19b08:	str	r3, [sp, #876]	; 0x36c
   19b0c:	str	r1, [sp, #880]	; 0x370
   19b10:	str	r2, [sp, #884]	; 0x374
   19b14:	str	r8, [sp, #888]	; 0x378
   19b18:	b	19040 <__snprintf_chk@plt+0x7cb8>
   19b1c:	mov	r2, #5
   19b20:	mov	r0, r3
   19b24:	movw	r1, #14692	; 0x3964
   19b28:	movt	r1, #2
   19b2c:	bl	110f4 <dcgettext@plt>
   19b30:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   19b34:	b	190e0 <__snprintf_chk@plt+0x7d58>
   19b38:	movw	r2, #22616	; 0x5858
   19b3c:	add	r1, sp, #572	; 0x23c
   19b40:	ldr	r0, [sp, #696]	; 0x2b8
   19b44:	mov	r3, #88	; 0x58
   19b48:	strh	r2, [r1], #3
   19b4c:	strb	r3, [sp, #574]	; 0x23e
   19b50:	bl	1508c <__snprintf_chk@plt+0x3d04>
   19b54:	add	r0, sp, #572	; 0x23c
   19b58:	bl	1d4a8 <__snprintf_chk@plt+0xc120>
   19b5c:	subs	r3, r0, #0
   19b60:	mov	fp, r3
   19b64:	beq	1a920 <__snprintf_chk@plt+0x9598>
   19b68:	ldr	r3, [sp, #180]	; 0xb4
   19b6c:	add	r1, sp, #136	; 0x88
   19b70:	ldr	ip, [sp, #184]	; 0xb8
   19b74:	ldr	r2, [sp, #188]	; 0xbc
   19b78:	str	r3, [sp, #136]	; 0x88
   19b7c:	ldr	r3, [sp, #192]	; 0xc0
   19b80:	str	ip, [sp, #140]	; 0x8c
   19b84:	ldr	ip, [sp, #196]	; 0xc4
   19b88:	str	r2, [sp, #144]	; 0x90
   19b8c:	ldr	r2, [sp, #200]	; 0xc8
   19b90:	str	r3, [sp, #148]	; 0x94
   19b94:	ldr	r3, [sp, #212]	; 0xd4
   19b98:	str	ip, [sp, #152]	; 0x98
   19b9c:	str	r7, [sp, #160]	; 0xa0
   19ba0:	str	r2, [sp, #156]	; 0x9c
   19ba4:	str	r3, [sp, #168]	; 0xa8
   19ba8:	bl	1d808 <__snprintf_chk@plt+0xc480>
   19bac:	mov	r8, r0
   19bb0:	add	r1, sp, #136	; 0x88
   19bb4:	add	r0, sp, #180	; 0xb4
   19bb8:	bl	15008 <__snprintf_chk@plt+0x3c80>
   19bbc:	mov	r7, r0
   19bc0:	mov	r0, fp
   19bc4:	bl	1d734 <__snprintf_chk@plt+0xc3ac>
   19bc8:	cmp	r7, #0
   19bcc:	beq	195e0 <__snprintf_chk@plt+0x8258>
   19bd0:	ldr	r3, [sp, #832]	; 0x340
   19bd4:	cmp	r3, #0
   19bd8:	beq	1a11c <__snprintf_chk@plt+0x8d94>
   19bdc:	ldr	r3, [sp, #828]	; 0x33c
   19be0:	cmp	r3, #0
   19be4:	bne	1a408 <__snprintf_chk@plt+0x9080>
   19be8:	add	r3, sp, #680	; 0x2a8
   19bec:	ldrd	sl, [r3]
   19bf0:	cmp	sl, #1
   19bf4:	sbcs	r3, fp, #0
   19bf8:	blt	19c14 <__snprintf_chk@plt+0x888c>
   19bfc:	ldr	r0, [sp, #160]	; 0xa0
   19c00:	ldr	r1, [sp, #688]	; 0x2b0
   19c04:	cmp	r0, r1
   19c08:	beq	19c14 <__snprintf_chk@plt+0x888c>
   19c0c:	subs	sl, sl, #1
   19c10:	sbc	fp, fp, #0
   19c14:	cmp	fp, sl, asr #31
   19c18:	mov	lr, #0
   19c1c:	bne	1a9e4 <__snprintf_chk@plt+0x965c>
   19c20:	mov	r3, #7
   19c24:	smull	r2, r3, sl, r3
   19c28:	mov	r1, r2
   19c2c:	cmp	lr, #0
   19c30:	mov	r8, r1
   19c34:	mov	r9, r3
   19c38:	bne	1a6d4 <__snprintf_chk@plt+0x934c>
   19c3c:	ldr	r2, [sp, #160]	; 0xa0
   19c40:	movw	r1, #9363	; 0x2493
   19c44:	movt	r1, #37449	; 0x9249
   19c48:	ldr	r3, [sp, #688]	; 0x2b0
   19c4c:	sub	r3, r3, r2
   19c50:	add	r3, r3, #7
   19c54:	asr	r2, r3, #31
   19c58:	smull	r0, r1, r1, r3
   19c5c:	add	r1, r1, r3
   19c60:	rsb	r2, r2, r1, asr #2
   19c64:	rsb	r2, r2, r2, lsl #3
   19c68:	sub	r3, r3, r2
   19c6c:	mov	r2, r3
   19c70:	asr	r3, r3, #31
   19c74:	adds	r0, r2, r8
   19c78:	adcs	r1, r3, r9
   19c7c:	bvs	1a6d4 <__snprintf_chk@plt+0x934c>
   19c80:	ldr	r2, [sp, #148]	; 0x94
   19c84:	asr	r3, r2, #31
   19c88:	adds	r8, r0, r2
   19c8c:	adcs	r9, r1, r3
   19c90:	asr	r3, r8, #31
   19c94:	str	r8, [sp, #148]	; 0x94
   19c98:	movvs	r7, #1
   19c9c:	movvc	r7, #0
   19ca0:	cmp	r9, r3
   19ca4:	cmpeq	r8, r8
   19ca8:	movne	r7, #1
   19cac:	cmp	r7, #0
   19cb0:	bne	1a6d4 <__snprintf_chk@plt+0x934c>
   19cb4:	mvn	r3, #0
   19cb8:	add	r1, sp, #136	; 0x88
   19cbc:	mov	r0, r6
   19cc0:	str	r3, [sp, #168]	; 0xa8
   19cc4:	bl	1d808 <__snprintf_chk@plt+0xc480>
   19cc8:	cmn	r0, #1
   19ccc:	mov	r8, r0
   19cd0:	beq	1a6d4 <__snprintf_chk@plt+0x934c>
   19cd4:	ldrb	r3, [sp, #853]	; 0x355
   19cd8:	cmp	r3, #0
   19cdc:	str	r3, [sp, #36]	; 0x24
   19ce0:	bne	1a0d4 <__snprintf_chk@plt+0x8d4c>
   19ce4:	add	r1, sp, #776	; 0x308
   19ce8:	add	r3, sp, #768	; 0x300
   19cec:	ldr	ip, [sp, #784]	; 0x310
   19cf0:	ldrd	r0, [r1]
   19cf4:	ldrd	sl, [r3]
   19cf8:	strd	r0, [sp, #40]	; 0x28
   19cfc:	ldr	lr, [sp, #40]	; 0x28
   19d00:	mov	r7, fp
   19d04:	strd	sl, [sp, #56]	; 0x38
   19d08:	ldr	r0, [sp, #44]	; 0x2c
   19d0c:	ldr	r1, [sp, #788]	; 0x314
   19d10:	orr	lr, lr, sl
   19d14:	orr	r2, lr, ip
   19d18:	orr	r0, r0, fp
   19d1c:	orr	r3, r0, r1
   19d20:	orrs	r3, r2, r3
   19d24:	beq	1a6c4 <__snprintf_chk@plt+0x933c>
   19d28:	ldrd	r8, [sp, #56]	; 0x38
   19d2c:	ldr	r2, [sp, #156]	; 0x9c
   19d30:	asr	r3, r2, #31
   19d34:	adds	r0, r2, r8
   19d38:	adcs	r1, r3, r9
   19d3c:	asr	r3, r0, #31
   19d40:	movvs	ip, #1
   19d44:	movvc	ip, #0
   19d48:	cmp	r1, r3
   19d4c:	cmpeq	r0, r0
   19d50:	bne	191c0 <__snprintf_chk@plt+0x7e38>
   19d54:	cmp	ip, #0
   19d58:	moveq	r5, r0
   19d5c:	bne	191c0 <__snprintf_chk@plt+0x7e38>
   19d60:	ldrd	r0, [sp, #40]	; 0x28
   19d64:	ldr	r2, [sp, #152]	; 0x98
   19d68:	asr	r3, r2, #31
   19d6c:	adds	r8, r2, r0
   19d70:	adcs	r9, r3, r1
   19d74:	asr	r1, r8, #31
   19d78:	movvs	r3, #1
   19d7c:	movvc	r3, #0
   19d80:	cmp	r9, r1
   19d84:	strd	r8, [sp, #40]	; 0x28
   19d88:	cmpeq	r8, r8
   19d8c:	bne	1a3d4 <__snprintf_chk@plt+0x904c>
   19d90:	cmp	r3, #0
   19d94:	bne	1a3d4 <__snprintf_chk@plt+0x904c>
   19d98:	add	r3, sp, #784	; 0x310
   19d9c:	ldr	r0, [sp, #148]	; 0x94
   19da0:	ldrd	r2, [r3]
   19da4:	asr	r1, r0, #31
   19da8:	adds	r8, r0, r2
   19dac:	adcs	r9, r1, r3
   19db0:	asr	r3, r8, #31
   19db4:	mov	r0, r8
   19db8:	mov	r1, r9
   19dbc:	movvs	r7, #1
   19dc0:	movvc	r7, #0
   19dc4:	cmp	r9, r3
   19dc8:	cmpeq	r8, r8
   19dcc:	strd	r0, [sp, #48]	; 0x30
   19dd0:	bne	1a3d4 <__snprintf_chk@plt+0x904c>
   19dd4:	cmp	r7, #0
   19dd8:	bne	1a3d4 <__snprintf_chk@plt+0x904c>
   19ddc:	ldr	r2, [sp, #48]	; 0x30
   19de0:	add	r1, sp, #136	; 0x88
   19de4:	mov	r0, r6
   19de8:	ldr	r3, [sp, #180]	; 0xb4
   19dec:	ldr	ip, [sp, #188]	; 0xbc
   19df0:	str	r5, [sp, #156]	; 0x9c
   19df4:	str	r2, [sp, #148]	; 0x94
   19df8:	ldr	r2, [sp, #40]	; 0x28
   19dfc:	str	r3, [sp, #136]	; 0x88
   19e00:	ldr	r3, [sp, #212]	; 0xd4
   19e04:	str	ip, [sp, #144]	; 0x90
   19e08:	str	r2, [sp, #152]	; 0x98
   19e0c:	ldr	r2, [sp, #184]	; 0xb8
   19e10:	str	r2, [sp, #140]	; 0x8c
   19e14:	str	r3, [sp, #168]	; 0xa8
   19e18:	bl	1d808 <__snprintf_chk@plt+0xc480>
   19e1c:	cmn	r0, #1
   19e20:	mov	r8, r0
   19e24:	ldrb	r3, [sp, #853]	; 0x355
   19e28:	beq	1aac8 <__snprintf_chk@plt+0x9740>
   19e2c:	cmp	r3, #0
   19e30:	str	r3, [sp, #36]	; 0x24
   19e34:	bne	1a450 <__snprintf_chk@plt+0x90c8>
   19e38:	ldr	r3, [sp, #848]	; 0x350
   19e3c:	cmp	r3, #0
   19e40:	beq	19e74 <__snprintf_chk@plt+0x8aec>
   19e44:	ldr	r2, [sp, #172]	; 0xac
   19e48:	ldr	r1, [sp, #696]	; 0x2b8
   19e4c:	asr	fp, r2, #31
   19e50:	subs	r2, r1, r2
   19e54:	rsc	r3, fp, r1, asr #31
   19e58:	subs	sl, r0, r2
   19e5c:	asr	r1, sl, #31
   19e60:	rsc	fp, r3, r0, asr #31
   19e64:	cmp	fp, r1
   19e68:	cmpeq	sl, sl
   19e6c:	bne	191c0 <__snprintf_chk@plt+0x7e38>
   19e70:	mov	r8, sl
   19e74:	ldr	r7, [sp, #792]	; 0x318
   19e78:	mov	ip, #0
   19e7c:	ldr	r5, [sp, #796]	; 0x31c
   19e80:	cmp	r5, r7, asr #31
   19e84:	bne	1a9a0 <__snprintf_chk@plt+0x9618>
   19e88:	mov	r2, #3600	; 0xe10
   19e8c:	smull	r2, r3, r7, r2
   19e90:	mov	r0, r2
   19e94:	mov	r1, r3
   19e98:	cmp	ip, #0
   19e9c:	mov	r2, r0
   19ea0:	mov	r3, r1
   19ea4:	bne	191c0 <__snprintf_chk@plt+0x7e38>
   19ea8:	asr	r1, r8, #31
   19eac:	adds	r8, r8, r2
   19eb0:	adcs	r9, r1, r3
   19eb4:	movvs	r3, #1
   19eb8:	movvc	r3, #0
   19ebc:	str	r3, [sp, #40]	; 0x28
   19ec0:	strd	r8, [sp, #48]	; 0x30
   19ec4:	bvs	191c0 <__snprintf_chk@plt+0x7e38>
   19ec8:	ldr	r8, [sp, #800]	; 0x320
   19ecc:	mov	r2, #0
   19ed0:	ldr	r9, [sp, #804]	; 0x324
   19ed4:	cmp	r9, r8, asr #31
   19ed8:	bne	1a960 <__snprintf_chk@plt+0x95d8>
   19edc:	mov	r0, #60	; 0x3c
   19ee0:	smull	r0, r1, r8, r0
   19ee4:	mov	ip, r0
   19ee8:	mov	r3, r1
   19eec:	cmp	r2, #0
   19ef0:	bne	1a69c <__snprintf_chk@plt+0x9314>
   19ef4:	ldrd	sl, [sp, #48]	; 0x30
   19ef8:	adds	r2, sl, ip
   19efc:	adcs	r3, fp, r3
   19f00:	bvs	1a69c <__snprintf_chk@plt+0x9314>
   19f04:	add	r1, sp, #808	; 0x328
   19f08:	ldrd	r0, [r1]
   19f0c:	adds	sl, r2, r0
   19f10:	strd	r0, [sp, #56]	; 0x38
   19f14:	adcs	fp, r3, r1
   19f18:	strd	sl, [sp, #64]	; 0x40
   19f1c:	bvs	1a69c <__snprintf_chk@plt+0x9314>
   19f20:	ldr	r1, [sp, #764]	; 0x2fc
   19f24:	ldr	r3, [sp, #816]	; 0x330
   19f28:	mov	r0, r3
   19f2c:	asr	r3, r3, #31
   19f30:	mov	sl, r0
   19f34:	mov	fp, r3
   19f38:	add	r3, pc, #976	; 0x3d0
   19f3c:	ldrd	r2, [r3]
   19f40:	strd	sl, [sp, #48]	; 0x30
   19f44:	adds	sl, r0, r1
   19f48:	adc	fp, fp, r1, asr #31
   19f4c:	str	r0, [sp, #72]	; 0x48
   19f50:	mov	r0, sl
   19f54:	mov	r1, fp
   19f58:	bl	20614 <__snprintf_chk@plt+0xf28c>
   19f5c:	mov	r1, #51712	; 0xca00
   19f60:	movt	r1, #15258	; 0x3b9a
   19f64:	adds	r0, r2, r1
   19f68:	mov	r2, r1
   19f6c:	adc	r1, r3, #0
   19f70:	mov	r3, #0
   19f74:	bl	20614 <__snprintf_chk@plt+0xf28c>
   19f78:	mov	r0, r2
   19f7c:	mov	r1, r3
   19f80:	mov	r2, #51712	; 0xca00
   19f84:	movt	r2, #15258	; 0x3b9a
   19f88:	str	r0, [sp, #84]	; 0x54
   19f8c:	subs	r0, sl, r0
   19f90:	mov	r3, #0
   19f94:	sbc	r1, fp, r1
   19f98:	bl	20614 <__snprintf_chk@plt+0xf28c>
   19f9c:	ldrd	sl, [sp, #64]	; 0x40
   19fa0:	asr	r1, r0, #31
   19fa4:	adds	r2, sl, r0
   19fa8:	adcs	r3, fp, r1
   19fac:	mov	sl, r2
   19fb0:	mov	r1, r3
   19fb4:	mov	fp, r3
   19fb8:	asr	r3, r2, #31
   19fbc:	movvs	ip, #1
   19fc0:	movvc	ip, #0
   19fc4:	cmp	r1, r3
   19fc8:	mov	lr, ip
   19fcc:	cmpeq	r2, r2
   19fd0:	bne	1a69c <__snprintf_chk@plt+0x9314>
   19fd4:	cmp	ip, #0
   19fd8:	bne	1a69c <__snprintf_chk@plt+0x9314>
   19fdc:	ldr	r3, [sp, #40]	; 0x28
   19fe0:	cmp	r3, #0
   19fe4:	ldr	r3, [sp, #80]	; 0x50
   19fe8:	str	r2, [r3]
   19fec:	ldr	r2, [sp, #84]	; 0x54
   19ff0:	str	r2, [r3, #4]
   19ff4:	beq	1a024 <__snprintf_chk@plt+0x8c9c>
   19ff8:	orr	r2, r5, r9
   19ffc:	ldrd	r4, [sp, #56]	; 0x38
   1a000:	orr	r3, r7, r8
   1a004:	ldr	ip, [sp, #72]	; 0x48
   1a008:	orr	r3, r3, r4
   1a00c:	orr	r2, r2, r5
   1a010:	orr	r0, r3, ip
   1a014:	ldr	r3, [sp, #52]	; 0x34
   1a018:	orr	r1, r2, r3
   1a01c:	orrs	r3, r0, r1
   1a020:	bne	1ab10 <__snprintf_chk@plt+0x9788>
   1a024:	ldr	r7, [sp, #36]	; 0x24
   1a028:	b	1909c <__snprintf_chk@plt+0x7d14>
   1a02c:	ldr	r1, [sp, #700]	; 0x2bc
   1a030:	add	r3, sp, #744	; 0x2e8
   1a034:	ldrd	r2, [r3]
   1a038:	cmp	r1, #0
   1a03c:	beq	1a390 <__snprintf_chk@plt+0x9008>
   1a040:	cmp	r1, #1
   1a044:	beq	1a318 <__snprintf_chk@plt+0x8f90>
   1a048:	cmp	r3, #0
   1a04c:	cmpeq	r2, #23
   1a050:	bhi	1a7ec <__snprintf_chk@plt+0x9464>
   1a054:	str	r2, [sp, #144]	; 0x90
   1a058:	ldr	r2, [sp, #752]	; 0x2f0
   1a05c:	cmp	ip, #0
   1a060:	ldr	r3, [sp, #760]	; 0x2f8
   1a064:	str	r3, [sp, #136]	; 0x88
   1a068:	str	r2, [sp, #140]	; 0x8c
   1a06c:	bne	1a2b0 <__snprintf_chk@plt+0x8f28>
   1a070:	ldr	ip, [sp, #144]	; 0x90
   1a074:	ldr	r1, [sp, #828]	; 0x33c
   1a078:	ldr	r7, [sp, #832]	; 0x340
   1a07c:	orr	r1, r1, r7
   1a080:	orrs	r1, r1, r0
   1a084:	beq	19574 <__snprintf_chk@plt+0x81ec>
   1a088:	b	1956c <__snprintf_chk@plt+0x81e4>
   1a08c:	movw	r1, #12616	; 0x3148
   1a090:	movt	r1, #2
   1a094:	mov	r0, r7
   1a098:	b	19408 <__snprintf_chk@plt+0x8080>
   1a09c:	movw	r1, #12644	; 0x3164
   1a0a0:	movt	r1, #2
   1a0a4:	ldr	r0, [sp, #948]	; 0x3b4
   1a0a8:	mov	r2, #5
   1a0ac:	b	198e0 <__snprintf_chk@plt+0x8558>
   1a0b0:	mov	r2, #5
   1a0b4:	movw	r1, #12912	; 0x3270
   1a0b8:	movt	r1, #2
   1a0bc:	mov	r0, #0
   1a0c0:	bl	110f4 <dcgettext@plt>
   1a0c4:	mov	r2, r8
   1a0c8:	mov	r3, r9
   1a0cc:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   1a0d0:	b	19aa0 <__snprintf_chk@plt+0x8718>
   1a0d4:	mov	r2, #5
   1a0d8:	mov	r0, r7
   1a0dc:	movw	r1, #13648	; 0x3550
   1a0e0:	movt	r1, #2
   1a0e4:	bl	110f4 <dcgettext@plt>
   1a0e8:	mov	r7, r0
   1a0ec:	add	r1, sp, #572	; 0x23c
   1a0f0:	add	r0, sp, #672	; 0x2a0
   1a0f4:	bl	1563c <__snprintf_chk@plt+0x42b4>
   1a0f8:	mov	r9, r0
   1a0fc:	add	r2, sp, #372	; 0x174
   1a100:	add	r1, sp, #672	; 0x2a0
   1a104:	add	r0, sp, #136	; 0x88
   1a108:	bl	15584 <__snprintf_chk@plt+0x41fc>
   1a10c:	mov	r2, r0
   1a110:	mov	r1, r9
   1a114:	mov	r0, r7
   1a118:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   1a11c:	ldrb	r3, [sp, #853]	; 0x355
   1a120:	cmp	r3, #0
   1a124:	str	r3, [sp, #36]	; 0x24
   1a128:	beq	19ce4 <__snprintf_chk@plt+0x895c>
   1a12c:	ldr	r3, [sp, #828]	; 0x33c
   1a130:	ldr	r0, [sp, #832]	; 0x340
   1a134:	cmp	r3, #0
   1a138:	bne	1a75c <__snprintf_chk@plt+0x93d4>
   1a13c:	cmp	r0, #0
   1a140:	beq	1a768 <__snprintf_chk@plt+0x93e0>
   1a144:	add	r7, sp, #372	; 0x174
   1a148:	mov	r2, #5
   1a14c:	movw	r1, #13808	; 0x35f0
   1a150:	movt	r1, #2
   1a154:	mov	r0, #0
   1a158:	bl	110f4 <dcgettext@plt>
   1a15c:	mov	r5, r0
   1a160:	mov	r2, r7
   1a164:	add	r1, sp, #672	; 0x2a0
   1a168:	add	r0, sp, #136	; 0x88
   1a16c:	bl	15584 <__snprintf_chk@plt+0x41fc>
   1a170:	mov	r1, r0
   1a174:	mov	r0, r5
   1a178:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   1a17c:	add	r3, sp, #768	; 0x300
   1a180:	ldrb	r5, [sp, #853]	; 0x355
   1a184:	ldrd	sl, [r3]
   1a188:	add	r3, sp, #776	; 0x308
   1a18c:	ldrd	r2, [r3]
   1a190:	str	r5, [sp, #36]	; 0x24
   1a194:	strd	r2, [sp, #40]	; 0x28
   1a198:	add	r3, sp, #784	; 0x310
   1a19c:	ldr	lr, [sp, #40]	; 0x28
   1a1a0:	strd	sl, [sp, #56]	; 0x38
   1a1a4:	ldrd	r2, [r3]
   1a1a8:	orr	r0, sl, lr
   1a1ac:	ldr	lr, [sp, #44]	; 0x2c
   1a1b0:	orr	ip, r0, r2
   1a1b4:	str	ip, [sp, #48]	; 0x30
   1a1b8:	orr	r1, fp, lr
   1a1bc:	orr	ip, r1, r3
   1a1c0:	str	ip, [sp, #52]	; 0x34
   1a1c4:	ldrd	sl, [sp, #48]	; 0x30
   1a1c8:	orrs	ip, sl, fp
   1a1cc:	mov	ip, r5
   1a1d0:	beq	1a5c8 <__snprintf_chk@plt+0x9240>
   1a1d4:	cmp	r5, #0
   1a1d8:	beq	19d28 <__snprintf_chk@plt+0x89a0>
   1a1dc:	orrs	r1, r0, r1
   1a1e0:	beq	1a800 <__snprintf_chk@plt+0x9478>
   1a1e4:	ldr	r1, [sp, #148]	; 0x94
   1a1e8:	cmp	r1, #15
   1a1ec:	beq	1a210 <__snprintf_chk@plt+0x8e88>
   1a1f0:	mov	r2, #5
   1a1f4:	movw	r1, #13836	; 0x360c
   1a1f8:	movt	r1, #2
   1a1fc:	mov	r0, #0
   1a200:	bl	110f4 <dcgettext@plt>
   1a204:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   1a208:	add	r3, sp, #784	; 0x310
   1a20c:	ldrd	r2, [r3]
   1a210:	orrs	r3, r2, r3
   1a214:	bne	1a800 <__snprintf_chk@plt+0x9478>
   1a218:	add	r3, sp, #768	; 0x300
   1a21c:	ldr	r0, [sp, #156]	; 0x9c
   1a220:	ldrd	r8, [r3]
   1a224:	asr	r1, r0, #31
   1a228:	adds	r2, r0, r8
   1a22c:	adcs	r3, r1, r9
   1a230:	asr	r1, r2, #31
   1a234:	movvs	ip, #1
   1a238:	movvc	ip, #0
   1a23c:	cmp	r3, r1
   1a240:	cmpeq	r2, r2
   1a244:	bne	1a3d4 <__snprintf_chk@plt+0x904c>
   1a248:	cmp	ip, #0
   1a24c:	bne	1a3d4 <__snprintf_chk@plt+0x904c>
   1a250:	add	r1, sp, #776	; 0x308
   1a254:	mov	r5, r2
   1a258:	ldrd	r0, [r1]
   1a25c:	strd	r0, [sp, #40]	; 0x28
   1a260:	b	19d60 <__snprintf_chk@plt+0x89d8>
   1a264:	mov	r3, #0
   1a268:	cmp	ip, r3
   1a26c:	moveq	r2, ip
   1a270:	str	r3, [sp, #136]	; 0x88
   1a274:	str	r3, [sp, #140]	; 0x8c
   1a278:	str	r3, [sp, #144]	; 0x90
   1a27c:	str	r3, [sp, #764]	; 0x2fc
   1a280:	moveq	r3, ip
   1a284:	beq	1a074 <__snprintf_chk@plt+0x8cec>
   1a288:	movw	r0, #13120	; 0x3340
   1a28c:	movt	r0, #2
   1a290:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   1a294:	ldr	r3, [sp, #136]	; 0x88
   1a298:	ldr	r2, [sp, #140]	; 0x8c
   1a29c:	ldr	ip, [sp, #144]	; 0x90
   1a2a0:	ldr	fp, [sp, #148]	; 0x94
   1a2a4:	ldr	lr, [sp, #152]	; 0x98
   1a2a8:	ldr	r0, [sp, #844]	; 0x34c
   1a2ac:	b	1a074 <__snprintf_chk@plt+0x8cec>
   1a2b0:	cmp	r0, #0
   1a2b4:	beq	1a744 <__snprintf_chk@plt+0x93bc>
   1a2b8:	movw	r1, #13012	; 0x32d4
   1a2bc:	movt	r1, #2
   1a2c0:	mov	r2, #5
   1a2c4:	mov	r0, #0
   1a2c8:	bl	110f4 <dcgettext@plt>
   1a2cc:	mov	r8, r0
   1a2d0:	ldr	lr, [sp, #136]	; 0x88
   1a2d4:	movw	r2, #13104	; 0x3330
   1a2d8:	movt	r2, #2
   1a2dc:	add	r7, sp, #372	; 0x174
   1a2e0:	mov	r3, #100	; 0x64
   1a2e4:	ldr	ip, [sp, #140]	; 0x8c
   1a2e8:	mov	r1, r3
   1a2ec:	mov	r0, r7
   1a2f0:	ldr	r9, [sp, #144]	; 0x90
   1a2f4:	stm	sp, {r2, r9, ip, lr}
   1a2f8:	mov	r2, #1
   1a2fc:	bl	11388 <__snprintf_chk@plt>
   1a300:	mov	r1, r7
   1a304:	mov	r0, r8
   1a308:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   1a30c:	b	1a294 <__snprintf_chk@plt+0x8f0c>
   1a310:	blcc	fe6ccb18 <optarg@@GLIBC_2.4+0xfe697970>
   1a314:	andeq	r0, r0, r0
   1a318:	subs	r1, r2, #1
   1a31c:	str	r1, [sp, #72]	; 0x48
   1a320:	sbc	r1, r3, #0
   1a324:	str	r1, [sp, #76]	; 0x4c
   1a328:	ldrd	r8, [sp, #72]	; 0x48
   1a32c:	cmp	r9, #0
   1a330:	cmpeq	r8, #10
   1a334:	addls	r2, r2, #12
   1a338:	bls	1a054 <__snprintf_chk@plt+0x8ccc>
   1a33c:	cmp	r3, #0
   1a340:	cmpeq	r2, #12
   1a344:	moveq	r3, #12
   1a348:	streq	r3, [sp, #144]	; 0x90
   1a34c:	beq	1a058 <__snprintf_chk@plt+0x8cd0>
   1a350:	mvn	r3, #0
   1a354:	movw	r5, #12044	; 0x2f0c
   1a358:	movt	r5, #2
   1a35c:	str	r3, [sp, #144]	; 0x90
   1a360:	cmp	ip, #0
   1a364:	beq	191c0 <__snprintf_chk@plt+0x7e38>
   1a368:	mov	r2, #5
   1a36c:	movw	r1, #12984	; 0x32b8
   1a370:	movt	r1, #2
   1a374:	mov	r0, #0
   1a378:	bl	110f4 <dcgettext@plt>
   1a37c:	add	r3, sp, #744	; 0x2e8
   1a380:	str	r5, [sp]
   1a384:	ldrd	r2, [r3]
   1a388:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   1a38c:	b	191c0 <__snprintf_chk@plt+0x7e38>
   1a390:	subs	r7, r2, #1
   1a394:	str	r7, [sp, #64]	; 0x40
   1a398:	sbc	r7, r3, #0
   1a39c:	str	r7, [sp, #68]	; 0x44
   1a3a0:	ldrd	r8, [sp, #64]	; 0x40
   1a3a4:	cmp	r9, #0
   1a3a8:	cmpeq	r8, #10
   1a3ac:	bls	1a054 <__snprintf_chk@plt+0x8ccc>
   1a3b0:	cmp	r3, #0
   1a3b4:	cmpeq	r2, #12
   1a3b8:	streq	r1, [sp, #144]	; 0x90
   1a3bc:	beq	1a058 <__snprintf_chk@plt+0x8cd0>
   1a3c0:	mvn	r3, #0
   1a3c4:	movw	r5, #12388	; 0x3064
   1a3c8:	movt	r5, #2
   1a3cc:	str	r3, [sp, #144]	; 0x90
   1a3d0:	b	1a360 <__snprintf_chk@plt+0x8fd8>
   1a3d4:	ldrb	r3, [sp, #853]	; 0x355
   1a3d8:	cmp	r3, #0
   1a3dc:	beq	191c0 <__snprintf_chk@plt+0x7e38>
   1a3e0:	mov	r2, #5
   1a3e4:	movw	r1, #14008	; 0x36b8
   1a3e8:	movt	r1, #2
   1a3ec:	mov	r0, #0
   1a3f0:	bl	110f4 <dcgettext@plt>
   1a3f4:	movw	r1, #14024	; 0x36c8
   1a3f8:	movt	r1, #2
   1a3fc:	movw	r2, #2149	; 0x865
   1a400:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   1a404:	b	191c0 <__snprintf_chk@plt+0x7e38>
   1a408:	ldrb	r3, [sp, #853]	; 0x355
   1a40c:	cmp	r3, #0
   1a410:	str	r3, [sp, #36]	; 0x24
   1a414:	beq	19ce4 <__snprintf_chk@plt+0x895c>
   1a418:	add	r7, sp, #372	; 0x174
   1a41c:	mov	r2, #5
   1a420:	movw	r1, #13748	; 0x35b4
   1a424:	movt	r1, #2
   1a428:	mov	r0, #0
   1a42c:	bl	110f4 <dcgettext@plt>
   1a430:	mov	r5, r0
   1a434:	add	r1, sp, #572	; 0x23c
   1a438:	add	r0, sp, #672	; 0x2a0
   1a43c:	bl	1563c <__snprintf_chk@plt+0x42b4>
   1a440:	mov	r1, r0
   1a444:	mov	r0, r5
   1a448:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   1a44c:	b	1a148 <__snprintf_chk@plt+0x8dc0>
   1a450:	mov	r2, #5
   1a454:	movw	r1, #14108	; 0x371c
   1a458:	movt	r1, #2
   1a45c:	mov	r0, r7
   1a460:	bl	110f4 <dcgettext@plt>
   1a464:	add	r3, sp, #776	; 0x308
   1a468:	add	r1, sp, #784	; 0x310
   1a46c:	ldrd	r2, [r3]
   1a470:	strd	r2, [sp]
   1a474:	add	r3, sp, #768	; 0x300
   1a478:	ldrd	sl, [r1]
   1a47c:	ldrd	r2, [r3]
   1a480:	strd	sl, [sp, #8]
   1a484:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   1a488:	mov	r2, #5
   1a48c:	movw	r1, #14172	; 0x375c
   1a490:	movt	r1, #2
   1a494:	mov	r0, r7
   1a498:	bl	110f4 <dcgettext@plt>
   1a49c:	mov	r9, r0
   1a4a0:	add	r2, sp, #372	; 0x174
   1a4a4:	add	r1, sp, #672	; 0x2a0
   1a4a8:	add	r0, sp, #136	; 0x88
   1a4ac:	bl	15584 <__snprintf_chk@plt+0x41fc>
   1a4b0:	mov	r1, r0
   1a4b4:	mov	r0, r9
   1a4b8:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   1a4bc:	ldr	r3, [sp, #212]	; 0xd4
   1a4c0:	cmn	r3, #1
   1a4c4:	beq	1a4ec <__snprintf_chk@plt+0x9164>
   1a4c8:	ldr	r2, [sp, #168]	; 0xa8
   1a4cc:	cmp	r3, r2
   1a4d0:	beq	1a4ec <__snprintf_chk@plt+0x9164>
   1a4d4:	movw	r1, #14200	; 0x3778
   1a4d8:	movt	r1, #2
   1a4dc:	mov	r2, #5
   1a4e0:	mov	r0, r7
   1a4e4:	bl	110f4 <dcgettext@plt>
   1a4e8:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   1a4ec:	add	r3, sp, #784	; 0x310
   1a4f0:	ldrd	r2, [r3]
   1a4f4:	orrs	r3, r2, r3
   1a4f8:	bne	1a5bc <__snprintf_chk@plt+0x9234>
   1a4fc:	ldr	r2, [sp, #48]	; 0x30
   1a500:	ldr	r3, [sp, #148]	; 0x94
   1a504:	cmp	r2, r3
   1a508:	bne	1a52c <__snprintf_chk@plt+0x91a4>
   1a50c:	add	r3, sp, #776	; 0x308
   1a510:	ldrd	r2, [r3]
   1a514:	orrs	r3, r2, r3
   1a518:	bne	1a5bc <__snprintf_chk@plt+0x9234>
   1a51c:	ldr	r2, [sp, #40]	; 0x28
   1a520:	ldr	r3, [sp, #152]	; 0x98
   1a524:	cmp	r2, r3
   1a528:	beq	1a5bc <__snprintf_chk@plt+0x9234>
   1a52c:	mov	r2, #5
   1a530:	movw	r1, #14264	; 0x37b8
   1a534:	movt	r1, #2
   1a538:	mov	r0, #0
   1a53c:	bl	110f4 <dcgettext@plt>
   1a540:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   1a544:	mov	r2, #5
   1a548:	movw	r1, #14324	; 0x37f4
   1a54c:	movt	r1, #2
   1a550:	mov	r0, #0
   1a554:	bl	110f4 <dcgettext@plt>
   1a558:	mov	r7, r0
   1a55c:	add	r1, sp, #268	; 0x10c
   1a560:	mov	r0, r5
   1a564:	bl	151bc <__snprintf_chk@plt+0x3e34>
   1a568:	ldr	r2, [sp, #40]	; 0x28
   1a56c:	mov	r1, r0
   1a570:	mov	r0, r7
   1a574:	ldr	r3, [sp, #48]	; 0x30
   1a578:	add	r2, r2, #1
   1a57c:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   1a580:	mov	r2, #5
   1a584:	movw	r1, #14360	; 0x3818
   1a588:	movt	r1, #2
   1a58c:	mov	r0, #0
   1a590:	bl	110f4 <dcgettext@plt>
   1a594:	mov	r5, r0
   1a598:	add	r1, sp, #268	; 0x10c
   1a59c:	ldr	r0, [sp, #156]	; 0x9c
   1a5a0:	bl	151bc <__snprintf_chk@plt+0x3e34>
   1a5a4:	mov	r1, r0
   1a5a8:	mov	r0, r5
   1a5ac:	ldr	r3, [sp, #148]	; 0x94
   1a5b0:	ldr	r2, [sp, #152]	; 0x98
   1a5b4:	add	r2, r2, #1
   1a5b8:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   1a5bc:	ldrb	r3, [sp, #853]	; 0x355
   1a5c0:	mov	r5, r3
   1a5c4:	str	r3, [sp, #36]	; 0x24
   1a5c8:	ldr	r3, [sp, #848]	; 0x350
   1a5cc:	cmp	r3, #0
   1a5d0:	beq	1a604 <__snprintf_chk@plt+0x927c>
   1a5d4:	ldr	r2, [sp, #172]	; 0xac
   1a5d8:	ldr	r1, [sp, #696]	; 0x2b8
   1a5dc:	asr	fp, r2, #31
   1a5e0:	subs	r2, r1, r2
   1a5e4:	rsc	r3, fp, r1, asr #31
   1a5e8:	subs	sl, r8, r2
   1a5ec:	asr	r1, sl, #31
   1a5f0:	rsc	fp, r3, r8, asr #31
   1a5f4:	cmp	fp, r1
   1a5f8:	cmpeq	sl, sl
   1a5fc:	bne	1abf8 <__snprintf_chk@plt+0x9870>
   1a600:	mov	r8, sl
   1a604:	cmp	r5, #0
   1a608:	beq	19e74 <__snprintf_chk@plt+0x8aec>
   1a60c:	mov	r2, #5
   1a610:	movw	r1, #14440	; 0x3868
   1a614:	movt	r1, #2
   1a618:	mov	r0, #0
   1a61c:	bl	110f4 <dcgettext@plt>
   1a620:	mov	r5, r0
   1a624:	add	r1, sp, #672	; 0x2a0
   1a628:	add	r2, sp, #372	; 0x174
   1a62c:	add	r0, sp, #136	; 0x88
   1a630:	bl	15584 <__snprintf_chk@plt+0x41fc>
   1a634:	asr	r3, r8, #31
   1a638:	mov	r2, r8
   1a63c:	mov	r1, r0
   1a640:	mov	r0, r5
   1a644:	mov	sl, r8
   1a648:	mov	fp, r3
   1a64c:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   1a650:	ldr	r7, [sp, #792]	; 0x318
   1a654:	mov	r2, #0
   1a658:	ldr	r5, [sp, #796]	; 0x31c
   1a65c:	ldrb	r3, [sp, #853]	; 0x355
   1a660:	cmp	r5, r7, asr #31
   1a664:	str	r3, [sp, #36]	; 0x24
   1a668:	str	r3, [sp, #40]	; 0x28
   1a66c:	bne	1aa20 <__snprintf_chk@plt+0x9698>
   1a670:	mov	r0, #3600	; 0xe10
   1a674:	smull	r0, r1, r7, r0
   1a678:	mov	r8, r0
   1a67c:	mov	r3, r1
   1a680:	cmp	r2, #0
   1a684:	mov	r1, r3
   1a688:	bne	1a69c <__snprintf_chk@plt+0x9314>
   1a68c:	adds	r8, sl, r8
   1a690:	adcs	r9, fp, r1
   1a694:	strd	r8, [sp, #48]	; 0x30
   1a698:	bvc	19ec8 <__snprintf_chk@plt+0x8b40>
   1a69c:	ldr	r3, [sp, #40]	; 0x28
   1a6a0:	cmp	r3, #0
   1a6a4:	beq	191c0 <__snprintf_chk@plt+0x7e38>
   1a6a8:	mov	r2, #5
   1a6ac:	movw	r1, #14468	; 0x3884
   1a6b0:	movt	r1, #2
   1a6b4:	mov	r0, #0
   1a6b8:	bl	110f4 <dcgettext@plt>
   1a6bc:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   1a6c0:	b	191c0 <__snprintf_chk@plt+0x7e38>
   1a6c4:	ldr	r3, [sp, #848]	; 0x350
   1a6c8:	cmp	r3, #0
   1a6cc:	bne	1a5d4 <__snprintf_chk@plt+0x924c>
   1a6d0:	b	19e74 <__snprintf_chk@plt+0x8aec>
   1a6d4:	ldrb	r3, [sp, #853]	; 0x355
   1a6d8:	cmp	r3, #0
   1a6dc:	beq	191c0 <__snprintf_chk@plt+0x7e38>
   1a6e0:	mov	r2, #5
   1a6e4:	movw	r1, #13568	; 0x3500
   1a6e8:	movt	r1, #2
   1a6ec:	mov	r0, #0
   1a6f0:	bl	110f4 <dcgettext@plt>
   1a6f4:	mov	r7, r0
   1a6f8:	add	r1, sp, #572	; 0x23c
   1a6fc:	add	r0, sp, #672	; 0x2a0
   1a700:	bl	1563c <__snprintf_chk@plt+0x42b4>
   1a704:	add	r3, sp, #680	; 0x2a8
   1a708:	ldr	r5, [sp, #688]	; 0x2b0
   1a70c:	mov	sl, r0
   1a710:	add	r1, sp, #672	; 0x2a0
   1a714:	add	r2, sp, #372	; 0x174
   1a718:	ldrd	r8, [r3]
   1a71c:	add	r0, sp, #136	; 0x88
   1a720:	bl	15584 <__snprintf_chk@plt+0x41fc>
   1a724:	mov	r1, sl
   1a728:	str	r5, [sp]
   1a72c:	str	r0, [sp, #4]
   1a730:	mov	r0, r7
   1a734:	mov	r2, r8
   1a738:	mov	r3, r9
   1a73c:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   1a740:	b	191c0 <__snprintf_chk@plt+0x7e38>
   1a744:	movw	r1, #13060	; 0x3304
   1a748:	movt	r1, #2
   1a74c:	mov	r2, #5
   1a750:	bl	110f4 <dcgettext@plt>
   1a754:	mov	r8, r0
   1a758:	b	1a2d0 <__snprintf_chk@plt+0x8f48>
   1a75c:	cmp	r0, #0
   1a760:	beq	1a144 <__snprintf_chk@plt+0x8dbc>
   1a764:	b	1a418 <__snprintf_chk@plt+0x9090>
   1a768:	mov	r2, #5
   1a76c:	movw	r1, #13680	; 0x3570
   1a770:	movt	r1, #2
   1a774:	add	r7, sp, #372	; 0x174
   1a778:	bl	110f4 <dcgettext@plt>
   1a77c:	mov	r5, r0
   1a780:	add	r1, sp, #268	; 0x10c
   1a784:	ldr	r0, [sp, #156]	; 0x9c
   1a788:	bl	151bc <__snprintf_chk@plt+0x3e34>
   1a78c:	movw	r2, #13724	; 0x359c
   1a790:	movt	r2, #2
   1a794:	ldr	lr, [sp, #148]	; 0x94
   1a798:	mov	r3, #100	; 0x64
   1a79c:	ldr	ip, [sp, #152]	; 0x98
   1a7a0:	mov	r1, r3
   1a7a4:	str	r2, [sp]
   1a7a8:	mov	r2, #1
   1a7ac:	str	r0, [sp, #4]
   1a7b0:	mov	r0, r7
   1a7b4:	str	lr, [sp, #12]
   1a7b8:	add	ip, ip, r2
   1a7bc:	str	ip, [sp, #8]
   1a7c0:	bl	11388 <__snprintf_chk@plt>
   1a7c4:	mov	r1, r7
   1a7c8:	mov	r0, r5
   1a7cc:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   1a7d0:	ldr	r3, [sp, #832]	; 0x340
   1a7d4:	cmp	r3, #0
   1a7d8:	beq	1a148 <__snprintf_chk@plt+0x8dc0>
   1a7dc:	ldr	r3, [sp, #828]	; 0x33c
   1a7e0:	cmp	r3, #0
   1a7e4:	bne	1a41c <__snprintf_chk@plt+0x9094>
   1a7e8:	b	1a148 <__snprintf_chk@plt+0x8dc0>
   1a7ec:	mvn	r3, #0
   1a7f0:	movw	r5, #14840	; 0x39f8
   1a7f4:	movt	r5, #2
   1a7f8:	str	r3, [sp, #144]	; 0x90
   1a7fc:	b	1a360 <__snprintf_chk@plt+0x8fd8>
   1a800:	ldr	r3, [sp, #144]	; 0x90
   1a804:	cmp	r3, #12
   1a808:	beq	1a218 <__snprintf_chk@plt+0x8e90>
   1a80c:	mov	r2, #5
   1a810:	movw	r1, #13936	; 0x3670
   1a814:	movt	r1, #2
   1a818:	mov	r0, #0
   1a81c:	bl	110f4 <dcgettext@plt>
   1a820:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   1a824:	b	1a218 <__snprintf_chk@plt+0x8e90>
   1a828:	cmp	r3, #0
   1a82c:	beq	191c0 <__snprintf_chk@plt+0x7e38>
   1a830:	mov	r2, #5
   1a834:	movw	r1, #13204	; 0x3394
   1a838:	movt	r1, #2
   1a83c:	mov	r0, #0
   1a840:	bl	110f4 <dcgettext@plt>
   1a844:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   1a848:	mov	r2, #5
   1a84c:	movw	r1, #13240	; 0x33b8
   1a850:	movt	r1, #2
   1a854:	mov	r0, #0
   1a858:	bl	110f4 <dcgettext@plt>
   1a85c:	mov	r3, r0
   1a860:	add	r5, sp, #572	; 0x23c
   1a864:	mov	r2, r5
   1a868:	add	r1, sp, #672	; 0x2a0
   1a86c:	add	r0, sp, #180	; 0xb4
   1a870:	str	r3, [sp, #92]	; 0x5c
   1a874:	bl	15584 <__snprintf_chk@plt+0x41fc>
   1a878:	ldr	r3, [sp, #92]	; 0x5c
   1a87c:	mov	r1, r0
   1a880:	mov	r0, r3
   1a884:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   1a888:	mov	r2, #5
   1a88c:	movw	r1, #13272	; 0x33d8
   1a890:	movt	r1, #2
   1a894:	mov	r0, #0
   1a898:	bl	110f4 <dcgettext@plt>
   1a89c:	mov	r3, r0
   1a8a0:	mov	r2, r5
   1a8a4:	add	r1, sp, #672	; 0x2a0
   1a8a8:	add	r0, sp, #136	; 0x88
   1a8ac:	str	r3, [sp, #92]	; 0x5c
   1a8b0:	bl	15584 <__snprintf_chk@plt+0x41fc>
   1a8b4:	ldr	r3, [sp, #92]	; 0x5c
   1a8b8:	mov	r1, r0
   1a8bc:	mov	r0, r3
   1a8c0:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   1a8c4:	ldr	r2, [sp, #48]	; 0x30
   1a8c8:	movw	r3, #14840	; 0x39f8
   1a8cc:	movt	r3, #2
   1a8d0:	movw	r0, #12392	; 0x3068
   1a8d4:	movt	r0, #2
   1a8d8:	ldr	ip, [sp, #56]	; 0x38
   1a8dc:	movw	r1, #12400	; 0x3070
   1a8e0:	movt	r1, #2
   1a8e4:	cmp	r2, ip
   1a8e8:	ldr	ip, [sp, #40]	; 0x28
   1a8ec:	mov	r2, fp
   1a8f0:	moveq	r0, r3
   1a8f4:	ldr	fp, [sp, #80]	; 0x50
   1a8f8:	cmp	r2, ip
   1a8fc:	ldr	ip, [sp, #36]	; 0x24
   1a900:	moveq	r2, r3
   1a904:	movne	r2, r1
   1a908:	cmp	r8, r7
   1a90c:	moveq	lr, r3
   1a910:	movne	lr, r1
   1a914:	cmp	ip, fp
   1a918:	movne	r3, r1
   1a91c:	b	1973c <__snprintf_chk@plt+0x83b4>
   1a920:	ldrb	r3, [sp, #853]	; 0x355
   1a924:	cmp	r3, #0
   1a928:	beq	191c0 <__snprintf_chk@plt+0x7e38>
   1a92c:	mov	r2, #5
   1a930:	movw	r1, #13172	; 0x3374
   1a934:	movt	r1, #2
   1a938:	bl	110f4 <dcgettext@plt>
   1a93c:	add	r1, sp, #572	; 0x23c
   1a940:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   1a944:	b	191c0 <__snprintf_chk@plt+0x7e38>
   1a948:	mov	r0, r9
   1a94c:	movw	r1, #13536	; 0x34e0
   1a950:	movt	r1, #2
   1a954:	mov	r2, #5
   1a958:	bl	110f4 <dcgettext@plt>
   1a95c:	b	19860 <__snprintf_chk@plt+0x84d8>
   1a960:	mov	r3, #60	; 0x3c
   1a964:	cmp	r9, #0
   1a968:	umull	r0, r1, r8, r3
   1a96c:	mov	sl, r0
   1a970:	mov	fp, r1
   1a974:	umull	r0, r1, r3, r9
   1a978:	bge	1a984 <__snprintf_chk@plt+0x95fc>
   1a97c:	subs	r0, r0, r2
   1a980:	sbc	r1, r1, r3
   1a984:	adds	r3, r0, fp
   1a988:	mov	ip, #0
   1a98c:	adc	ip, r1, ip
   1a990:	cmp	ip, r3, asr #31
   1a994:	bne	1abcc <__snprintf_chk@plt+0x9844>
   1a998:	mov	ip, sl
   1a99c:	b	19eec <__snprintf_chk@plt+0x8b64>
   1a9a0:	mov	r3, #3600	; 0xe10
   1a9a4:	cmp	r5, #0
   1a9a8:	umull	r0, r1, r7, r3
   1a9ac:	mov	sl, r0
   1a9b0:	mov	fp, r1
   1a9b4:	umull	r0, r1, r3, r5
   1a9b8:	bge	1a9c4 <__snprintf_chk@plt+0x963c>
   1a9bc:	subs	r0, r0, ip
   1a9c0:	sbc	r1, r1, r3
   1a9c4:	adds	r3, r0, fp
   1a9c8:	mov	r2, #0
   1a9cc:	adc	r2, r1, r2
   1a9d0:	cmp	r2, r3, asr #31
   1a9d4:	bne	1ac20 <__snprintf_chk@plt+0x9898>
   1a9d8:	mov	r0, sl
   1a9dc:	mov	r1, r3
   1a9e0:	b	19e98 <__snprintf_chk@plt+0x8b10>
   1a9e4:	mov	ip, #7
   1a9e8:	cmp	fp, #0
   1a9ec:	umull	r8, r9, sl, ip
   1a9f0:	umull	r0, r1, ip, fp
   1a9f4:	bge	1aa00 <__snprintf_chk@plt+0x9678>
   1a9f8:	subs	r0, r0, lr
   1a9fc:	sbc	r1, r1, ip
   1aa00:	adds	ip, r0, r9
   1aa04:	mov	r7, #0
   1aa08:	adc	r7, r1, r7
   1aa0c:	cmp	r7, ip, asr #31
   1aa10:	bne	1ac5c <__snprintf_chk@plt+0x98d4>
   1aa14:	mov	r1, r8
   1aa18:	mov	r3, ip
   1aa1c:	b	19c2c <__snprintf_chk@plt+0x88a4>
   1aa20:	mov	r3, #3600	; 0xe10
   1aa24:	cmp	r5, #0
   1aa28:	umull	r8, r9, r7, r3
   1aa2c:	umull	r0, r1, r3, r5
   1aa30:	bge	1aa3c <__snprintf_chk@plt+0x96b4>
   1aa34:	subs	r0, r0, r2
   1aa38:	sbc	r1, r1, r3
   1aa3c:	adds	r3, r0, r9
   1aa40:	mov	ip, #0
   1aa44:	adc	ip, r1, ip
   1aa48:	cmp	ip, r3, asr #31
   1aa4c:	beq	1a680 <__snprintf_chk@plt+0x92f8>
   1aa50:	lsl	r3, r5, #3
   1aa54:	mov	r2, #1
   1aa58:	lsl	r1, r7, #3
   1aa5c:	orr	r3, r3, r7, lsr #29
   1aa60:	subs	r1, r1, r7
   1aa64:	sbc	r3, r3, r5
   1aa68:	lsl	r0, r1, #5
   1aa6c:	lsl	r3, r3, #5
   1aa70:	adds	r8, r0, r7
   1aa74:	orr	r3, r3, r1, lsr #27
   1aa78:	lsl	r1, r8, #4
   1aa7c:	adc	r3, r3, r5
   1aa80:	lsl	r3, r3, #4
   1aa84:	orr	r3, r3, r8, lsr #28
   1aa88:	mov	r8, r1
   1aa8c:	b	1a680 <__snprintf_chk@plt+0x92f8>
   1aa90:	mov	r2, #5
   1aa94:	movw	r1, #13440	; 0x3480
   1aa98:	movt	r1, #2
   1aa9c:	mov	r0, #0
   1aaa0:	bl	110f4 <dcgettext@plt>
   1aaa4:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   1aaa8:	b	1982c <__snprintf_chk@plt+0x84a4>
   1aaac:	mov	r2, #5
   1aab0:	movw	r1, #13388	; 0x344c
   1aab4:	movt	r1, #2
   1aab8:	mov	r0, #0
   1aabc:	bl	110f4 <dcgettext@plt>
   1aac0:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   1aac4:	b	19818 <__snprintf_chk@plt+0x8490>
   1aac8:	cmp	r3, #0
   1aacc:	beq	191c0 <__snprintf_chk@plt+0x7e38>
   1aad0:	mov	r0, r7
   1aad4:	mov	r2, #5
   1aad8:	movw	r1, #14044	; 0x36dc
   1aadc:	movt	r1, #2
   1aae0:	bl	110f4 <dcgettext@plt>
   1aae4:	mov	r5, r0
   1aae8:	add	r1, sp, #672	; 0x2a0
   1aaec:	add	r0, sp, #136	; 0x88
   1aaf0:	add	r2, sp, #372	; 0x174
   1aaf4:	bl	15584 <__snprintf_chk@plt+0x41fc>
   1aaf8:	mov	r1, r0
   1aafc:	mov	r0, r5
   1ab00:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   1ab04:	b	191c0 <__snprintf_chk@plt+0x7e38>
   1ab08:	mov	r3, #52	; 0x34
   1ab0c:	b	197d8 <__snprintf_chk@plt+0x8450>
   1ab10:	mov	r0, lr
   1ab14:	mov	r2, #5
   1ab18:	movw	r1, #14516	; 0x38b4
   1ab1c:	movt	r1, #2
   1ab20:	mov	r4, lr
   1ab24:	bl	110f4 <dcgettext@plt>
   1ab28:	add	r3, sp, #808	; 0x328
   1ab2c:	add	ip, sp, #800	; 0x320
   1ab30:	ldr	r1, [sp, #816]	; 0x330
   1ab34:	ldrd	r2, [r3]
   1ab38:	ldrd	r8, [ip]
   1ab3c:	strd	r2, [sp, #8]
   1ab40:	add	r3, sp, #792	; 0x318
   1ab44:	str	r1, [sp, #16]
   1ab48:	ldrd	r2, [r3]
   1ab4c:	strd	r8, [sp]
   1ab50:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   1ab54:	mov	r2, #5
   1ab58:	mov	r0, r4
   1ab5c:	movw	r1, #14592	; 0x3900
   1ab60:	movt	r1, #2
   1ab64:	bl	110f4 <dcgettext@plt>
   1ab68:	mov	r3, fp
   1ab6c:	mov	r2, sl
   1ab70:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   1ab74:	ldr	r3, [sp, #168]	; 0xa8
   1ab78:	cmn	r3, #1
   1ab7c:	beq	1abc0 <__snprintf_chk@plt+0x9838>
   1ab80:	add	r2, sp, #268	; 0x10c
   1ab84:	mov	r0, r6
   1ab88:	ldr	r1, [sp, #80]	; 0x50
   1ab8c:	bl	1d744 <__snprintf_chk@plt+0xc3bc>
   1ab90:	cmp	r0, #0
   1ab94:	beq	1abc0 <__snprintf_chk@plt+0x9838>
   1ab98:	ldr	r2, [sp, #168]	; 0xa8
   1ab9c:	ldr	r3, [sp, #300]	; 0x12c
   1aba0:	cmp	r2, r3
   1aba4:	beq	1abc0 <__snprintf_chk@plt+0x9838>
   1aba8:	movw	r1, #14628	; 0x3924
   1abac:	movt	r1, #2
   1abb0:	mov	r2, #5
   1abb4:	mov	r0, #0
   1abb8:	bl	110f4 <dcgettext@plt>
   1abbc:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   1abc0:	ldrb	r3, [sp, #853]	; 0x355
   1abc4:	str	r3, [sp, #36]	; 0x24
   1abc8:	b	1a024 <__snprintf_chk@plt+0x8c9c>
   1abcc:	lsl	r3, r9, #4
   1abd0:	mov	r2, #1
   1abd4:	lsl	ip, r8, #4
   1abd8:	orr	r3, r3, r8, lsr #28
   1abdc:	subs	ip, ip, r8
   1abe0:	sbc	r3, r3, r9
   1abe4:	lsl	r1, ip, #2
   1abe8:	lsl	r3, r3, #2
   1abec:	orr	r3, r3, ip, lsr #30
   1abf0:	mov	ip, r1
   1abf4:	b	19eec <__snprintf_chk@plt+0x8b64>
   1abf8:	cmp	r5, #0
   1abfc:	beq	191c0 <__snprintf_chk@plt+0x7e38>
   1ac00:	mov	r2, #5
   1ac04:	movw	r1, #14396	; 0x383c
   1ac08:	movt	r1, #2
   1ac0c:	mov	r0, #0
   1ac10:	bl	110f4 <dcgettext@plt>
   1ac14:	ldr	r1, [sp, #696]	; 0x2b8
   1ac18:	bl	15240 <__snprintf_chk@plt+0x3eb8>
   1ac1c:	b	191c0 <__snprintf_chk@plt+0x7e38>
   1ac20:	lsl	r3, r5, #3
   1ac24:	mov	ip, #1
   1ac28:	lsl	r2, r7, #3
   1ac2c:	orr	r3, r3, r7, lsr #29
   1ac30:	subs	r2, r2, r7
   1ac34:	sbc	r3, r3, r5
   1ac38:	lsl	r1, r2, #5
   1ac3c:	lsl	r3, r3, #5
   1ac40:	orr	r3, r3, r2, lsr #27
   1ac44:	adds	r2, r1, r7
   1ac48:	lsl	r0, r2, #4
   1ac4c:	adc	r1, r3, r5
   1ac50:	lsl	r1, r1, #4
   1ac54:	orr	r1, r1, r2, lsr #28
   1ac58:	b	19e98 <__snprintf_chk@plt+0x8b10>
   1ac5c:	lsl	r1, fp, #3
   1ac60:	mov	lr, #1
   1ac64:	lsl	r0, sl, #3
   1ac68:	orr	r1, r1, sl, lsr #29
   1ac6c:	subs	r2, r0, sl
   1ac70:	sbc	r3, r1, fp
   1ac74:	mov	r1, r2
   1ac78:	b	19c2c <__snprintf_chk@plt+0x88a4>
   1ac7c:	b	18d74 <__snprintf_chk@plt+0x79ec>
   1ac80:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1ac84:	strd	r6, [sp, #8]
   1ac88:	mov	r6, r0
   1ac8c:	movw	r0, #8420	; 0x20e4
   1ac90:	movt	r0, #2
   1ac94:	str	r8, [sp, #16]
   1ac98:	mov	r7, r1
   1ac9c:	str	lr, [sp, #20]
   1aca0:	sub	sp, sp, #8
   1aca4:	mov	r8, r2
   1aca8:	bl	11184 <getenv@plt>
   1acac:	mov	r5, r0
   1acb0:	bl	1d4a8 <__snprintf_chk@plt+0xc120>
   1acb4:	subs	r4, r0, #0
   1acb8:	moveq	r5, r4
   1acbc:	beq	1ace4 <__snprintf_chk@plt+0x995c>
   1acc0:	mov	r2, r8
   1acc4:	mov	r1, r7
   1acc8:	strd	r4, [sp]
   1accc:	mov	r0, r6
   1acd0:	mov	r3, #0
   1acd4:	bl	18d74 <__snprintf_chk@plt+0x79ec>
   1acd8:	mov	r5, r0
   1acdc:	mov	r0, r4
   1ace0:	bl	1d734 <__snprintf_chk@plt+0xc3ac>
   1ace4:	mov	r0, r5
   1ace8:	add	sp, sp, #8
   1acec:	ldrd	r4, [sp]
   1acf0:	ldrd	r6, [sp, #8]
   1acf4:	ldr	r8, [sp, #16]
   1acf8:	add	sp, sp, #20
   1acfc:	pop	{pc}		; (ldr pc, [sp], #4)
   1ad00:	cmp	r2, #1
   1ad04:	beq	1ad8c <__snprintf_chk@plt+0x9a04>
   1ad08:	cmp	r2, #2
   1ad0c:	bne	1ad40 <__snprintf_chk@plt+0x99b8>
   1ad10:	tst	r3, #2
   1ad14:	beq	1adb0 <__snprintf_chk@plt+0x9a28>
   1ad18:	ldr	r3, [r1]
   1ad1c:	mov	ip, #100	; 0x64
   1ad20:	mov	r2, #1
   1ad24:	ldr	r1, [r1, #4]
   1ad28:	mla	r3, ip, r3, r1
   1ad2c:	sub	r3, r3, #1888	; 0x760
   1ad30:	sub	r3, r3, #12
   1ad34:	str	r3, [r0]
   1ad38:	mov	r0, r2
   1ad3c:	bx	lr
   1ad40:	str	r4, [sp, #-8]!
   1ad44:	mov	r4, r0
   1ad48:	mov	r0, #0
   1ad4c:	str	lr, [sp, #4]
   1ad50:	sub	sp, sp, #8
   1ad54:	bl	110d0 <time@plt>
   1ad58:	str	r0, [sp, #4]
   1ad5c:	add	r0, sp, #4
   1ad60:	bl	111d8 <localtime@plt>
   1ad64:	subs	r2, r0, #0
   1ad68:	beq	1ad78 <__snprintf_chk@plt+0x99f0>
   1ad6c:	ldr	r3, [r2, #20]
   1ad70:	mov	r2, #1
   1ad74:	str	r3, [r4]
   1ad78:	mov	r0, r2
   1ad7c:	add	sp, sp, #8
   1ad80:	ldr	r4, [sp]
   1ad84:	add	sp, sp, #4
   1ad88:	pop	{pc}		; (ldr pc, [sp], #4)
   1ad8c:	ldr	ip, [r1]
   1ad90:	str	ip, [r0]
   1ad94:	ldr	r1, [r1]
   1ad98:	cmp	r1, #68	; 0x44
   1ad9c:	bgt	1ad38 <__snprintf_chk@plt+0x99b0>
   1ada0:	tst	r3, #8
   1ada4:	addeq	ip, ip, #100	; 0x64
   1ada8:	streq	ip, [r0]
   1adac:	beq	1ad38 <__snprintf_chk@plt+0x99b0>
   1adb0:	mov	r2, #0
   1adb4:	mov	r0, r2
   1adb8:	bx	lr
   1adbc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1adc0:	mov	r5, r1
   1adc4:	strd	r6, [sp, #8]
   1adc8:	mov	r6, r0
   1adcc:	mov	r0, r1
   1add0:	strd	r8, [sp, #16]
   1add4:	mov	r8, r2
   1add8:	strd	sl, [sp, #24]
   1addc:	str	lr, [sp, #32]
   1ade0:	sub	sp, sp, #92	; 0x5c
   1ade4:	bl	1122c <strlen@plt>
   1ade8:	ands	r7, r8, #4
   1adec:	mov	r4, r0
   1adf0:	mov	r9, r0
   1adf4:	beq	1ae44 <__snprintf_chk@plt+0x9abc>
   1adf8:	mov	r1, #46	; 0x2e
   1adfc:	mov	r0, r5
   1ae00:	bl	11238 <strchr@plt>
   1ae04:	subs	r7, r0, #0
   1ae08:	beq	1ae44 <__snprintf_chk@plt+0x9abc>
   1ae0c:	sub	r3, r7, r5
   1ae10:	sub	r4, r4, r3
   1ae14:	cmp	r4, #3
   1ae18:	beq	1ae3c <__snprintf_chk@plt+0x9ab4>
   1ae1c:	mov	r0, #0
   1ae20:	add	sp, sp, #92	; 0x5c
   1ae24:	ldrd	r4, [sp]
   1ae28:	ldrd	r6, [sp, #8]
   1ae2c:	ldrd	r8, [sp, #16]
   1ae30:	ldrd	sl, [sp, #24]
   1ae34:	add	sp, sp, #32
   1ae38:	pop	{pc}		; (ldr pc, [sp], #4)
   1ae3c:	mov	r4, r3
   1ae40:	mov	r9, r3
   1ae44:	sub	r3, r4, #8
   1ae48:	cmp	r3, #4
   1ae4c:	bhi	1ae1c <__snprintf_chk@plt+0x9a94>
   1ae50:	tst	r4, #1
   1ae54:	bne	1ae1c <__snprintf_chk@plt+0x9a94>
   1ae58:	sub	r3, r5, #1
   1ae5c:	ldrb	r2, [r3, #1]
   1ae60:	add	r1, r3, #2
   1ae64:	add	r3, r3, #1
   1ae68:	sub	r1, r1, r5
   1ae6c:	sub	r2, r2, #48	; 0x30
   1ae70:	cmp	r2, #9
   1ae74:	bhi	1ae1c <__snprintf_chk@plt+0x9a94>
   1ae78:	cmp	r9, r1
   1ae7c:	bgt	1ae5c <__snprintf_chk@plt+0x9ad4>
   1ae80:	asr	r9, r9, #1
   1ae84:	mov	r1, #0
   1ae88:	add	r0, sp, #44	; 0x2c
   1ae8c:	add	ip, r5, #1
   1ae90:	ldrb	r3, [r5, r1, lsl #1]
   1ae94:	ldrb	r2, [ip, r1, lsl #1]
   1ae98:	add	r1, r1, #1
   1ae9c:	cmp	r9, r1
   1aea0:	sub	r3, r3, #48	; 0x30
   1aea4:	add	r3, r3, r3, lsl #2
   1aea8:	add	r3, r2, r3, lsl #1
   1aeac:	sub	r3, r3, #48	; 0x30
   1aeb0:	str	r3, [r0], #4
   1aeb4:	bne	1ae90 <__snprintf_chk@plt+0x9b08>
   1aeb8:	tst	r8, #1
   1aebc:	sub	r2, r9, #4
   1aec0:	beq	1b018 <__snprintf_chk@plt+0x9c90>
   1aec4:	ldr	ip, [sp, #44]	; 0x2c
   1aec8:	mov	r3, r8
   1aecc:	add	r1, sp, #60	; 0x3c
   1aed0:	add	r0, sp, #20
   1aed4:	ldr	r5, [sp, #48]	; 0x30
   1aed8:	ldr	r4, [sp, #52]	; 0x34
   1aedc:	sub	ip, ip, #1
   1aee0:	ldr	lr, [sp, #56]	; 0x38
   1aee4:	str	ip, [sp, #16]
   1aee8:	str	lr, [sp, #4]
   1aeec:	strd	r4, [sp, #8]
   1aef0:	bl	1ad00 <__snprintf_chk@plt+0x9978>
   1aef4:	cmp	r0, #0
   1aef8:	beq	1ae1c <__snprintf_chk@plt+0x9a94>
   1aefc:	cmp	r7, #0
   1af00:	beq	1b060 <__snprintf_chk@plt+0x9cd8>
   1af04:	ldrb	r3, [r7, #1]
   1af08:	sub	r3, r3, #48	; 0x30
   1af0c:	cmp	r3, #9
   1af10:	bhi	1ae1c <__snprintf_chk@plt+0x9a94>
   1af14:	ldrb	r2, [r7, #2]
   1af18:	sub	r1, r2, #48	; 0x30
   1af1c:	cmp	r1, #9
   1af20:	bhi	1ae1c <__snprintf_chk@plt+0x9a94>
   1af24:	add	r3, r3, r3, lsl #2
   1af28:	add	r3, r2, r3, lsl #1
   1af2c:	sub	fp, r3, #48	; 0x30
   1af30:	str	fp, [sp]
   1af34:	mov	r4, #0
   1af38:	mvn	r9, #0
   1af3c:	ldr	r8, [sp, #4]
   1af40:	mov	r5, #59	; 0x3b
   1af44:	ldr	r7, [sp, #8]
   1af48:	ldr	lr, [sp, #12]
   1af4c:	ldr	ip, [sp, #16]
   1af50:	ldr	r1, [sp, #20]
   1af54:	b	1afc8 <__snprintf_chk@plt+0x9c40>
   1af58:	ldr	r8, [sp, #4]
   1af5c:	ldr	ip, [sp, #16]
   1af60:	ldr	r1, [sp, #20]
   1af64:	ldr	r3, [sp, #60]	; 0x3c
   1af68:	ldr	r7, [sp, #64]	; 0x40
   1af6c:	ldr	lr, [sp, #12]
   1af70:	eor	r2, ip, r3
   1af74:	ldr	sl, [sp, #56]	; 0x38
   1af78:	eor	r3, r1, r7
   1af7c:	orr	r3, r3, r2
   1af80:	ldr	r7, [sp, #8]
   1af84:	ldr	r2, [sp, #52]	; 0x34
   1af88:	eor	sl, sl, lr
   1af8c:	orr	r3, r3, sl
   1af90:	ldr	sl, [sp]
   1af94:	eor	r2, r2, r7
   1af98:	orr	r3, r3, r2
   1af9c:	ldr	r2, [sp, #48]	; 0x30
   1afa0:	eor	r2, r8, r2
   1afa4:	orr	r3, r3, r2
   1afa8:	ldr	r2, [sp, #44]	; 0x2c
   1afac:	eor	r2, sl, r2
   1afb0:	orrs	r3, r3, r2
   1afb4:	beq	1b004 <__snprintf_chk@plt+0x9c7c>
   1afb8:	cmp	sl, #60	; 0x3c
   1afbc:	mov	r4, #1
   1afc0:	bne	1ae1c <__snprintf_chk@plt+0x9a94>
   1afc4:	str	r5, [sp]
   1afc8:	add	r0, sp, #44	; 0x2c
   1afcc:	str	fp, [sp, #44]	; 0x2c
   1afd0:	mov	fp, #59	; 0x3b
   1afd4:	str	r8, [sp, #48]	; 0x30
   1afd8:	str	r7, [sp, #52]	; 0x34
   1afdc:	str	lr, [sp, #56]	; 0x38
   1afe0:	str	ip, [sp, #60]	; 0x3c
   1afe4:	str	r1, [sp, #64]	; 0x40
   1afe8:	str	r9, [sp, #68]	; 0x44
   1afec:	str	r9, [sp, #76]	; 0x4c
   1aff0:	bl	1107c <mktime@plt>
   1aff4:	ldr	r3, [sp, #68]	; 0x44
   1aff8:	cmp	r3, #0
   1affc:	bge	1af58 <__snprintf_chk@plt+0x9bd0>
   1b000:	b	1ae1c <__snprintf_chk@plt+0x9a94>
   1b004:	adds	r4, r0, r4
   1b008:	bvs	1ae1c <__snprintf_chk@plt+0x9a94>
   1b00c:	mov	r0, #1
   1b010:	str	r4, [r6]
   1b014:	b	1ae20 <__snprintf_chk@plt+0x9a98>
   1b018:	mov	r3, r8
   1b01c:	add	r1, sp, #44	; 0x2c
   1b020:	add	r0, sp, #20
   1b024:	bl	1ad00 <__snprintf_chk@plt+0x9978>
   1b028:	cmp	r0, #0
   1b02c:	beq	1ae1c <__snprintf_chk@plt+0x9a94>
   1b030:	sub	r9, r9, #-1073741820	; 0xc0000004
   1b034:	add	r3, sp, #44	; 0x2c
   1b038:	add	r2, r3, r9, lsl #2
   1b03c:	ldr	r3, [r3, r9, lsl #2]
   1b040:	ldrd	r0, [r2, #4]
   1b044:	ldr	r2, [r2, #12]
   1b048:	sub	r3, r3, #1
   1b04c:	str	r2, [sp, #4]
   1b050:	str	r1, [sp, #8]
   1b054:	str	r0, [sp, #12]
   1b058:	str	r3, [sp, #16]
   1b05c:	b	1aefc <__snprintf_chk@plt+0x9b74>
   1b060:	mov	fp, r7
   1b064:	str	r7, [sp]
   1b068:	b	1af34 <__snprintf_chk@plt+0x9bac>
   1b06c:	strd	r4, [sp, #-16]!
   1b070:	subs	r4, r0, #0
   1b074:	str	r6, [sp, #8]
   1b078:	str	lr, [sp, #12]
   1b07c:	beq	1b114 <__snprintf_chk@plt+0x9d8c>
   1b080:	mov	r1, #47	; 0x2f
   1b084:	bl	11304 <strrchr@plt>
   1b088:	subs	r5, r0, #0
   1b08c:	beq	1b0ec <__snprintf_chk@plt+0x9d64>
   1b090:	add	r6, r5, #1
   1b094:	sub	r3, r6, r4
   1b098:	cmp	r3, #6
   1b09c:	ble	1b0ec <__snprintf_chk@plt+0x9d64>
   1b0a0:	movw	r1, #15656	; 0x3d28
   1b0a4:	movt	r1, #2
   1b0a8:	mov	r2, #7
   1b0ac:	sub	r0, r5, #6
   1b0b0:	bl	11370 <strncmp@plt>
   1b0b4:	cmp	r0, #0
   1b0b8:	bne	1b0ec <__snprintf_chk@plt+0x9d64>
   1b0bc:	movw	r1, #15664	; 0x3d30
   1b0c0:	movt	r1, #2
   1b0c4:	mov	r2, #3
   1b0c8:	mov	r0, r6
   1b0cc:	bl	11370 <strncmp@plt>
   1b0d0:	cmp	r0, #0
   1b0d4:	movne	r4, r6
   1b0d8:	bne	1b0ec <__snprintf_chk@plt+0x9d64>
   1b0dc:	add	r4, r5, #4
   1b0e0:	movw	r3, #20872	; 0x5188
   1b0e4:	movt	r3, #3
   1b0e8:	str	r4, [r3]
   1b0ec:	movw	r2, #20924	; 0x51bc
   1b0f0:	movt	r2, #3
   1b0f4:	ldr	r6, [sp, #8]
   1b0f8:	movw	r3, #20876	; 0x518c
   1b0fc:	movt	r3, #3
   1b100:	str	r4, [r2]
   1b104:	str	r4, [r3]
   1b108:	ldrd	r4, [sp]
   1b10c:	add	sp, sp, #12
   1b110:	pop	{pc}		; (ldr pc, [sp], #4)
   1b114:	movw	r3, #20888	; 0x5198
   1b118:	movt	r3, #3
   1b11c:	movw	r0, #15600	; 0x3cf0
   1b120:	movt	r0, #2
   1b124:	ldr	r3, [r3]
   1b128:	mov	r2, #55	; 0x37
   1b12c:	mov	r1, #1
   1b130:	bl	1113c <fwrite@plt>
   1b134:	bl	1137c <abort@plt>
   1b138:	strd	r4, [sp, #-16]!
   1b13c:	mov	r4, #0
   1b140:	mov	r5, #0
   1b144:	cmp	r1, #10
   1b148:	str	r6, [sp, #8]
   1b14c:	strd	r4, [r0]
   1b150:	strd	r4, [r0, #8]
   1b154:	str	lr, [sp, #12]
   1b158:	strd	r4, [r0, #16]
   1b15c:	strd	r4, [r0, #24]
   1b160:	strd	r4, [r0, #32]
   1b164:	strd	r4, [r0, #40]	; 0x28
   1b168:	beq	1b180 <__snprintf_chk@plt+0x9df8>
   1b16c:	ldrd	r4, [sp]
   1b170:	str	r1, [r0]
   1b174:	ldr	r6, [sp, #8]
   1b178:	add	sp, sp, #12
   1b17c:	pop	{pc}		; (ldr pc, [sp], #4)
   1b180:	bl	1137c <abort@plt>
   1b184:	mov	r2, #5
   1b188:	strd	r4, [sp, #-16]!
   1b18c:	mov	r5, r0
   1b190:	str	r6, [sp, #8]
   1b194:	mov	r6, r1
   1b198:	mov	r1, r0
   1b19c:	mov	r0, #0
   1b1a0:	str	lr, [sp, #12]
   1b1a4:	bl	110f4 <dcgettext@plt>
   1b1a8:	cmp	r5, r0
   1b1ac:	mov	r4, r0
   1b1b0:	beq	1b1c8 <__snprintf_chk@plt+0x9e40>
   1b1b4:	mov	r0, r4
   1b1b8:	ldrd	r4, [sp]
   1b1bc:	ldr	r6, [sp, #8]
   1b1c0:	add	sp, sp, #12
   1b1c4:	pop	{pc}		; (ldr pc, [sp], #4)
   1b1c8:	bl	1e500 <__snprintf_chk@plt+0xd178>
   1b1cc:	ldrb	r3, [r0]
   1b1d0:	bic	r3, r3, #32
   1b1d4:	cmp	r3, #85	; 0x55
   1b1d8:	bne	1b240 <__snprintf_chk@plt+0x9eb8>
   1b1dc:	ldrb	r3, [r0, #1]
   1b1e0:	bic	r3, r3, #32
   1b1e4:	cmp	r3, #84	; 0x54
   1b1e8:	bne	1b2c0 <__snprintf_chk@plt+0x9f38>
   1b1ec:	ldrb	r3, [r0, #2]
   1b1f0:	bic	r3, r3, #32
   1b1f4:	cmp	r3, #70	; 0x46
   1b1f8:	bne	1b2c0 <__snprintf_chk@plt+0x9f38>
   1b1fc:	ldrb	r3, [r0, #3]
   1b200:	cmp	r3, #45	; 0x2d
   1b204:	bne	1b2c0 <__snprintf_chk@plt+0x9f38>
   1b208:	ldrb	r3, [r0, #4]
   1b20c:	cmp	r3, #56	; 0x38
   1b210:	bne	1b2c0 <__snprintf_chk@plt+0x9f38>
   1b214:	ldrb	r3, [r0, #5]
   1b218:	cmp	r3, #0
   1b21c:	bne	1b2c0 <__snprintf_chk@plt+0x9f38>
   1b220:	ldrb	r2, [r4]
   1b224:	movw	r3, #15756	; 0x3d8c
   1b228:	movt	r3, #2
   1b22c:	movw	r4, #15768	; 0x3d98
   1b230:	movt	r4, #2
   1b234:	cmp	r2, #96	; 0x60
   1b238:	movne	r4, r3
   1b23c:	b	1b1b4 <__snprintf_chk@plt+0x9e2c>
   1b240:	cmp	r3, #71	; 0x47
   1b244:	bne	1b2c0 <__snprintf_chk@plt+0x9f38>
   1b248:	ldrb	r3, [r0, #1]
   1b24c:	bic	r3, r3, #32
   1b250:	cmp	r3, #66	; 0x42
   1b254:	bne	1b2c0 <__snprintf_chk@plt+0x9f38>
   1b258:	ldrb	r3, [r0, #2]
   1b25c:	cmp	r3, #49	; 0x31
   1b260:	bne	1b2c0 <__snprintf_chk@plt+0x9f38>
   1b264:	ldrb	r3, [r0, #3]
   1b268:	cmp	r3, #56	; 0x38
   1b26c:	bne	1b2c0 <__snprintf_chk@plt+0x9f38>
   1b270:	ldrb	r3, [r0, #4]
   1b274:	cmp	r3, #48	; 0x30
   1b278:	bne	1b2c0 <__snprintf_chk@plt+0x9f38>
   1b27c:	ldrb	r3, [r0, #5]
   1b280:	cmp	r3, #51	; 0x33
   1b284:	bne	1b2c0 <__snprintf_chk@plt+0x9f38>
   1b288:	ldrb	r3, [r0, #6]
   1b28c:	cmp	r3, #48	; 0x30
   1b290:	bne	1b2c0 <__snprintf_chk@plt+0x9f38>
   1b294:	ldrb	r3, [r0, #7]
   1b298:	cmp	r3, #0
   1b29c:	bne	1b2c0 <__snprintf_chk@plt+0x9f38>
   1b2a0:	ldrb	r2, [r4]
   1b2a4:	movw	r3, #15760	; 0x3d90
   1b2a8:	movt	r3, #2
   1b2ac:	movw	r4, #15764	; 0x3d94
   1b2b0:	movt	r4, #2
   1b2b4:	cmp	r2, #96	; 0x60
   1b2b8:	movne	r4, r3
   1b2bc:	b	1b1b4 <__snprintf_chk@plt+0x9e2c>
   1b2c0:	movw	r3, #15772	; 0x3d9c
   1b2c4:	movt	r3, #2
   1b2c8:	cmp	r6, #9
   1b2cc:	movw	r4, #15752	; 0x3d88
   1b2d0:	movt	r4, #2
   1b2d4:	movne	r4, r3
   1b2d8:	b	1b1b4 <__snprintf_chk@plt+0x9e2c>
   1b2dc:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1b2e0:	strd	r6, [sp, #8]
   1b2e4:	strd	r8, [sp, #16]
   1b2e8:	strd	sl, [sp, #24]
   1b2ec:	mov	fp, r0
   1b2f0:	mov	sl, r1
   1b2f4:	str	lr, [sp, #32]
   1b2f8:	sub	sp, sp, #116	; 0x74
   1b2fc:	ldr	r8, [sp, #152]	; 0x98
   1b300:	str	r3, [sp, #28]
   1b304:	ldr	r3, [sp, #156]	; 0x9c
   1b308:	str	r2, [sp, #32]
   1b30c:	and	r4, r3, #2
   1b310:	ubfx	r3, r3, #1, #1
   1b314:	str	r3, [sp, #44]	; 0x2c
   1b318:	bl	11154 <__ctype_get_mb_cur_max@plt>
   1b31c:	str	r0, [sp, #64]	; 0x40
   1b320:	cmp	r8, #10
   1b324:	ldrls	pc, [pc, r8, lsl #2]
   1b328:	b	1ca98 <__snprintf_chk@plt+0xb710>
   1b32c:	andeq	fp, r1, r0, lsr r7
   1b330:	andeq	fp, r1, ip, asr #15
   1b334:	andeq	fp, r1, r8, lsr #27
   1b338:	andeq	fp, r1, ip, ror #15
   1b33c:	muleq	r1, r4, r6
   1b340:	andeq	fp, r1, r0, ror #13
   1b344:	andeq	fp, r1, r0, ror #14
   1b348:	muleq	r1, ip, r7
   1b34c:	andeq	fp, r1, r8, asr r3
   1b350:	andeq	fp, r1, r8, asr r3
   1b354:	andeq	fp, r1, r8, asr r3
   1b358:	cmp	r8, #10
   1b35c:	beq	1b388 <__snprintf_chk@plt+0xa000>
   1b360:	mov	r1, r8
   1b364:	movw	r0, #15776	; 0x3da0
   1b368:	movt	r0, #2
   1b36c:	bl	1b184 <__snprintf_chk@plt+0x9dfc>
   1b370:	mov	r1, r8
   1b374:	str	r0, [sp, #164]	; 0xa4
   1b378:	movw	r0, #15772	; 0x3d9c
   1b37c:	movt	r0, #2
   1b380:	bl	1b184 <__snprintf_chk@plt+0x9dfc>
   1b384:	str	r0, [sp, #168]	; 0xa8
   1b388:	cmp	r4, #0
   1b38c:	movne	r4, #0
   1b390:	beq	1c774 <__snprintf_chk@plt+0xb3ec>
   1b394:	mov	r3, #1
   1b398:	mov	r5, #0
   1b39c:	ldr	r0, [sp, #168]	; 0xa8
   1b3a0:	str	r3, [sp, #36]	; 0x24
   1b3a4:	str	r3, [sp, #40]	; 0x28
   1b3a8:	str	r5, [sp, #68]	; 0x44
   1b3ac:	bl	1122c <strlen@plt>
   1b3b0:	ldr	r3, [sp, #168]	; 0xa8
   1b3b4:	str	r5, [sp, #48]	; 0x30
   1b3b8:	str	r0, [sp, #56]	; 0x38
   1b3bc:	str	r3, [sp, #60]	; 0x3c
   1b3c0:	str	r5, [sp, #72]	; 0x48
   1b3c4:	str	r8, [sp, #152]	; 0x98
   1b3c8:	mov	r8, fp
   1b3cc:	mov	r9, #0
   1b3d0:	ldr	fp, [sp, #152]	; 0x98
   1b3d4:	ldr	r3, [sp, #28]
   1b3d8:	cmn	r3, #1
   1b3dc:	beq	1b93c <__snprintf_chk@plt+0xa5b4>
   1b3e0:	ldr	r3, [sp, #28]
   1b3e4:	subs	r6, r3, r9
   1b3e8:	movne	r6, #1
   1b3ec:	cmp	r6, #0
   1b3f0:	beq	1b954 <__snprintf_chk@plt+0xa5cc>
   1b3f4:	ldr	r0, [sp, #32]
   1b3f8:	ldr	r7, [sp, #40]	; 0x28
   1b3fc:	add	r3, r0, r9
   1b400:	cmp	fp, #2
   1b404:	moveq	r7, #0
   1b408:	andne	r7, r7, #1
   1b40c:	str	r3, [sp, #52]	; 0x34
   1b410:	cmp	r7, #0
   1b414:	beq	1bdf0 <__snprintf_chk@plt+0xaa68>
   1b418:	ldr	r2, [sp, #56]	; 0x38
   1b41c:	cmp	r2, #0
   1b420:	beq	1c08c <__snprintf_chk@plt+0xad04>
   1b424:	ldr	r1, [sp, #28]
   1b428:	cmp	r2, #1
   1b42c:	mov	r3, r2
   1b430:	movls	r3, #0
   1b434:	movhi	r3, #1
   1b438:	add	r5, r9, r2
   1b43c:	cmn	r1, #1
   1b440:	movne	r3, #0
   1b444:	cmp	r3, #0
   1b448:	beq	1b454 <__snprintf_chk@plt+0xa0cc>
   1b44c:	bl	1122c <strlen@plt>
   1b450:	str	r0, [sp, #28]
   1b454:	ldr	r3, [sp, #28]
   1b458:	cmp	r5, r3
   1b45c:	bhi	1c08c <__snprintf_chk@plt+0xad04>
   1b460:	ldr	r0, [sp, #52]	; 0x34
   1b464:	ldr	r2, [sp, #56]	; 0x38
   1b468:	ldr	r1, [sp, #60]	; 0x3c
   1b46c:	bl	110dc <memcmp@plt>
   1b470:	cmp	r0, #0
   1b474:	bne	1c08c <__snprintf_chk@plt+0xad04>
   1b478:	ldr	r3, [sp, #44]	; 0x2c
   1b47c:	cmp	r3, #0
   1b480:	bne	1c9bc <__snprintf_chk@plt+0xb634>
   1b484:	ldr	r3, [sp, #52]	; 0x34
   1b488:	ldrb	r5, [r3]
   1b48c:	cmp	r5, #126	; 0x7e
   1b490:	ldrls	pc, [pc, r5, lsl #2]
   1b494:	b	1bd4c <__snprintf_chk@plt+0xa9c4>
   1b498:	andeq	fp, r1, r0, asr ip
   1b49c:	andeq	fp, r1, ip, asr #26
   1b4a0:	andeq	fp, r1, ip, asr #26
   1b4a4:	andeq	fp, r1, ip, asr #26
   1b4a8:	andeq	fp, r1, ip, asr #26
   1b4ac:	andeq	fp, r1, ip, asr #26
   1b4b0:	andeq	fp, r1, ip, asr #26
   1b4b4:	andeq	fp, r1, r4, lsr #24
   1b4b8:	andeq	fp, r1, ip, lsl ip
   1b4bc:	andeq	fp, r1, r4, ror #22
   1b4c0:	andeq	fp, r1, r0, lsl ip
   1b4c4:	andeq	fp, r1, ip, asr fp
   1b4c8:	andeq	fp, r1, ip, ror #23
   1b4cc:	andeq	fp, r1, r8, lsr ip
   1b4d0:	andeq	fp, r1, ip, asr #26
   1b4d4:	andeq	fp, r1, ip, asr #26
   1b4d8:	andeq	fp, r1, ip, asr #26
   1b4dc:	andeq	fp, r1, ip, asr #26
   1b4e0:	andeq	fp, r1, ip, asr #26
   1b4e4:	andeq	fp, r1, ip, asr #26
   1b4e8:	andeq	fp, r1, ip, asr #26
   1b4ec:	andeq	fp, r1, ip, asr #26
   1b4f0:	andeq	fp, r1, ip, asr #26
   1b4f4:	andeq	fp, r1, ip, asr #26
   1b4f8:	andeq	fp, r1, ip, asr #26
   1b4fc:	andeq	fp, r1, ip, asr #26
   1b500:	andeq	fp, r1, ip, asr #26
   1b504:	andeq	fp, r1, ip, asr #26
   1b508:	andeq	fp, r1, ip, asr #26
   1b50c:	andeq	fp, r1, ip, asr #26
   1b510:	andeq	fp, r1, ip, asr #26
   1b514:	andeq	fp, r1, ip, asr #26
   1b518:	andeq	fp, r1, r8, lsr #26
   1b51c:	andeq	fp, r1, r0, lsr ip
   1b520:	andeq	fp, r1, r0, lsr ip
   1b524:	andeq	fp, r1, ip, lsl #26
   1b528:	andeq	fp, r1, r0, lsr ip
   1b52c:	andeq	fp, r1, r0, asr #26
   1b530:	andeq	fp, r1, r0, lsr ip
   1b534:	andeq	fp, r1, ip, lsl #21
   1b538:	andeq	fp, r1, r0, lsr ip
   1b53c:	andeq	fp, r1, r0, lsr ip
   1b540:	andeq	fp, r1, r0, lsr ip
   1b544:	andeq	fp, r1, r0, asr #26
   1b548:	andeq	fp, r1, r0, asr #26
   1b54c:	andeq	fp, r1, r0, asr #26
   1b550:	andeq	fp, r1, r0, asr #26
   1b554:	andeq	fp, r1, r0, asr #26
   1b558:	andeq	fp, r1, r0, asr #26
   1b55c:	andeq	fp, r1, r0, asr #26
   1b560:	andeq	fp, r1, r0, asr #26
   1b564:	andeq	fp, r1, r0, asr #26
   1b568:	andeq	fp, r1, r0, asr #26
   1b56c:	andeq	fp, r1, r0, asr #26
   1b570:	andeq	fp, r1, r0, asr #26
   1b574:	andeq	fp, r1, r0, asr #26
   1b578:	andeq	fp, r1, r0, asr #26
   1b57c:	andeq	fp, r1, r0, asr #26
   1b580:	andeq	fp, r1, r0, asr #26
   1b584:	andeq	fp, r1, r0, lsr ip
   1b588:	andeq	fp, r1, r0, lsr ip
   1b58c:	andeq	fp, r1, r0, lsr ip
   1b590:	andeq	fp, r1, r0, lsr ip
   1b594:	andeq	fp, r1, r0, ror #20
   1b598:	andeq	fp, r1, ip, asr #26
   1b59c:	andeq	fp, r1, r0, asr #26
   1b5a0:	andeq	fp, r1, r0, asr #26
   1b5a4:	andeq	fp, r1, r0, asr #26
   1b5a8:	andeq	fp, r1, r0, asr #26
   1b5ac:	andeq	fp, r1, r0, asr #26
   1b5b0:	andeq	fp, r1, r0, asr #26
   1b5b4:	andeq	fp, r1, r0, asr #26
   1b5b8:	andeq	fp, r1, r0, asr #26
   1b5bc:	andeq	fp, r1, r0, asr #26
   1b5c0:	andeq	fp, r1, r0, asr #26
   1b5c4:	andeq	fp, r1, r0, asr #26
   1b5c8:	andeq	fp, r1, r0, asr #26
   1b5cc:	andeq	fp, r1, r0, asr #26
   1b5d0:	andeq	fp, r1, r0, asr #26
   1b5d4:	andeq	fp, r1, r0, asr #26
   1b5d8:	andeq	fp, r1, r0, asr #26
   1b5dc:	andeq	fp, r1, r0, asr #26
   1b5e0:	andeq	fp, r1, r0, asr #26
   1b5e4:	andeq	fp, r1, r0, asr #26
   1b5e8:	andeq	fp, r1, r0, asr #26
   1b5ec:	andeq	fp, r1, r0, asr #26
   1b5f0:	andeq	fp, r1, r0, asr #26
   1b5f4:	andeq	fp, r1, r0, asr #26
   1b5f8:	andeq	fp, r1, r0, asr #26
   1b5fc:	andeq	fp, r1, r0, asr #26
   1b600:	andeq	fp, r1, r0, asr #26
   1b604:	andeq	fp, r1, r0, lsr ip
   1b608:	andeq	fp, r1, r8, lsl #20
   1b60c:	andeq	fp, r1, r0, asr #26
   1b610:	andeq	fp, r1, r0, lsr ip
   1b614:	andeq	fp, r1, r0, asr #26
   1b618:	andeq	fp, r1, r0, lsr ip
   1b61c:	andeq	fp, r1, r0, asr #26
   1b620:	andeq	fp, r1, r0, asr #26
   1b624:	andeq	fp, r1, r0, asr #26
   1b628:	andeq	fp, r1, r0, asr #26
   1b62c:	andeq	fp, r1, r0, asr #26
   1b630:	andeq	fp, r1, r0, asr #26
   1b634:	andeq	fp, r1, r0, asr #26
   1b638:	andeq	fp, r1, r0, asr #26
   1b63c:	andeq	fp, r1, r0, asr #26
   1b640:	andeq	fp, r1, r0, asr #26
   1b644:	andeq	fp, r1, r0, asr #26
   1b648:	andeq	fp, r1, r0, asr #26
   1b64c:	andeq	fp, r1, r0, asr #26
   1b650:	andeq	fp, r1, r0, asr #26
   1b654:	andeq	fp, r1, r0, asr #26
   1b658:	andeq	fp, r1, r0, asr #26
   1b65c:	andeq	fp, r1, r0, asr #26
   1b660:	andeq	fp, r1, r0, asr #26
   1b664:	andeq	fp, r1, r0, asr #26
   1b668:	andeq	fp, r1, r0, asr #26
   1b66c:	andeq	fp, r1, r0, asr #26
   1b670:	andeq	fp, r1, r0, asr #26
   1b674:	andeq	fp, r1, r0, asr #26
   1b678:	andeq	fp, r1, r0, asr #26
   1b67c:	andeq	fp, r1, r0, asr #26
   1b680:	andeq	fp, r1, r0, asr #26
   1b684:	andeq	fp, r1, ip, lsr #16
   1b688:	andeq	fp, r1, r0, lsr ip
   1b68c:	andeq	fp, r1, ip, lsr #16
   1b690:	andeq	fp, r1, ip, lsl #26
   1b694:	cmp	r4, #0
   1b698:	moveq	r3, #1
   1b69c:	streq	r3, [sp, #40]	; 0x28
   1b6a0:	beq	1bdb4 <__snprintf_chk@plt+0xaa2c>
   1b6a4:	mov	r3, #0
   1b6a8:	mov	r2, #1
   1b6ac:	mov	r4, r3
   1b6b0:	str	r2, [sp, #36]	; 0x24
   1b6b4:	str	r2, [sp, #44]	; 0x2c
   1b6b8:	str	r2, [sp, #56]	; 0x38
   1b6bc:	str	r3, [sp, #68]	; 0x44
   1b6c0:	movw	r3, #15772	; 0x3d9c
   1b6c4:	movt	r3, #2
   1b6c8:	str	r4, [sp, #40]	; 0x28
   1b6cc:	mov	r8, #2
   1b6d0:	str	r4, [sp, #48]	; 0x30
   1b6d4:	str	r3, [sp, #60]	; 0x3c
   1b6d8:	str	r4, [sp, #72]	; 0x48
   1b6dc:	b	1b3c4 <__snprintf_chk@plt+0xa03c>
   1b6e0:	cmp	r4, #0
   1b6e4:	bne	1c930 <__snprintf_chk@plt+0xb5a8>
   1b6e8:	cmp	sl, #0
   1b6ec:	beq	1c6f0 <__snprintf_chk@plt+0xb368>
   1b6f0:	mov	r3, #34	; 0x22
   1b6f4:	mov	r1, r4
   1b6f8:	mov	r2, #1
   1b6fc:	strb	r3, [fp]
   1b700:	movw	r3, #15752	; 0x3d88
   1b704:	movt	r3, #2
   1b708:	mov	r4, r2
   1b70c:	str	r2, [sp, #36]	; 0x24
   1b710:	str	r2, [sp, #40]	; 0x28
   1b714:	str	r1, [sp, #44]	; 0x2c
   1b718:	str	r1, [sp, #48]	; 0x30
   1b71c:	str	r2, [sp, #56]	; 0x38
   1b720:	str	r3, [sp, #60]	; 0x3c
   1b724:	str	r1, [sp, #68]	; 0x44
   1b728:	str	r1, [sp, #72]	; 0x48
   1b72c:	b	1b3c4 <__snprintf_chk@plt+0xa03c>
   1b730:	mov	r3, #0
   1b734:	mov	r4, r8
   1b738:	str	r3, [sp, #40]	; 0x28
   1b73c:	str	r3, [sp, #44]	; 0x2c
   1b740:	str	r3, [sp, #48]	; 0x30
   1b744:	str	r8, [sp, #56]	; 0x38
   1b748:	str	r3, [sp, #60]	; 0x3c
   1b74c:	str	r3, [sp, #68]	; 0x44
   1b750:	mov	r3, #1
   1b754:	str	r3, [sp, #36]	; 0x24
   1b758:	str	r8, [sp, #72]	; 0x48
   1b75c:	b	1b3c4 <__snprintf_chk@plt+0xa03c>
   1b760:	mov	r3, #1
   1b764:	mov	r2, #0
   1b768:	mov	r4, r2
   1b76c:	mov	r8, #5
   1b770:	str	r3, [sp, #36]	; 0x24
   1b774:	str	r3, [sp, #40]	; 0x28
   1b778:	str	r3, [sp, #44]	; 0x2c
   1b77c:	str	r2, [sp, #48]	; 0x30
   1b780:	str	r3, [sp, #56]	; 0x38
   1b784:	movw	r3, #15752	; 0x3d88
   1b788:	movt	r3, #2
   1b78c:	str	r3, [sp, #60]	; 0x3c
   1b790:	str	r2, [sp, #68]	; 0x44
   1b794:	str	r2, [sp, #72]	; 0x48
   1b798:	b	1b3c4 <__snprintf_chk@plt+0xa03c>
   1b79c:	mov	r3, #0
   1b7a0:	mov	r2, #1
   1b7a4:	mov	r4, r3
   1b7a8:	str	r2, [sp, #36]	; 0x24
   1b7ac:	str	r2, [sp, #40]	; 0x28
   1b7b0:	str	r3, [sp, #44]	; 0x2c
   1b7b4:	str	r3, [sp, #48]	; 0x30
   1b7b8:	str	r3, [sp, #56]	; 0x38
   1b7bc:	str	r3, [sp, #60]	; 0x3c
   1b7c0:	str	r3, [sp, #68]	; 0x44
   1b7c4:	str	r3, [sp, #72]	; 0x48
   1b7c8:	b	1b3c4 <__snprintf_chk@plt+0xa03c>
   1b7cc:	mov	r2, #1
   1b7d0:	mov	r3, #0
   1b7d4:	mov	r4, r3
   1b7d8:	str	r2, [sp, #36]	; 0x24
   1b7dc:	str	r2, [sp, #44]	; 0x2c
   1b7e0:	str	r8, [sp, #56]	; 0x38
   1b7e4:	str	r3, [sp, #68]	; 0x44
   1b7e8:	b	1b6c0 <__snprintf_chk@plt+0xa338>
   1b7ec:	mov	r3, #1
   1b7f0:	mov	r2, #0
   1b7f4:	mov	r4, r2
   1b7f8:	mov	r8, #2
   1b7fc:	str	r3, [sp, #36]	; 0x24
   1b800:	str	r3, [sp, #40]	; 0x28
   1b804:	str	r3, [sp, #44]	; 0x2c
   1b808:	str	r2, [sp, #48]	; 0x30
   1b80c:	str	r3, [sp, #56]	; 0x38
   1b810:	movw	r3, #15772	; 0x3d9c
   1b814:	movt	r3, #2
   1b818:	str	r3, [sp, #60]	; 0x3c
   1b81c:	str	r2, [sp, #68]	; 0x44
   1b820:	str	r2, [sp, #72]	; 0x48
   1b824:	b	1b3c4 <__snprintf_chk@plt+0xa03c>
   1b828:	mov	r7, #0
   1b82c:	ldr	r3, [sp, #28]
   1b830:	cmn	r3, #1
   1b834:	beq	1c30c <__snprintf_chk@plt+0xaf84>
   1b838:	ldr	r3, [sp, #28]
   1b83c:	subs	r2, r3, #1
   1b840:	movne	r2, #1
   1b844:	sub	r3, fp, #2
   1b848:	cmp	r2, #0
   1b84c:	clz	r3, r3
   1b850:	lsr	r3, r3, #5
   1b854:	bne	1b860 <__snprintf_chk@plt+0xa4d8>
   1b858:	cmp	r9, #0
   1b85c:	beq	1c06c <__snprintf_chk@plt+0xace4>
   1b860:	mov	r6, #0
   1b864:	ldr	r2, [sp, #40]	; 0x28
   1b868:	eor	r2, r2, #1
   1b86c:	orrs	r3, r3, r2
   1b870:	bne	1ba48 <__snprintf_chk@plt+0xa6c0>
   1b874:	ldr	r2, [sp, #160]	; 0xa0
   1b878:	cmp	r2, #0
   1b87c:	beq	1b89c <__snprintf_chk@plt+0xa514>
   1b880:	ldr	r0, [sp, #160]	; 0xa0
   1b884:	ubfx	r1, r5, #5, #8
   1b888:	and	r2, r5, #31
   1b88c:	ldr	r1, [r0, r1, lsl #2]
   1b890:	lsr	r2, r1, r2
   1b894:	tst	r2, #1
   1b898:	bne	1b8a4 <__snprintf_chk@plt+0xa51c>
   1b89c:	cmp	r7, #0
   1b8a0:	beq	1bb14 <__snprintf_chk@plt+0xa78c>
   1b8a4:	ldr	r2, [sp, #44]	; 0x2c
   1b8a8:	sub	r3, fp, #2
   1b8ac:	clz	r3, r3
   1b8b0:	lsr	r3, r3, #5
   1b8b4:	cmp	r2, #0
   1b8b8:	bne	1c660 <__snprintf_chk@plt+0xb2d8>
   1b8bc:	ldr	r2, [sp, #48]	; 0x30
   1b8c0:	eor	r2, r2, #1
   1b8c4:	ands	r3, r3, r2
   1b8c8:	beq	1b900 <__snprintf_chk@plt+0xa578>
   1b8cc:	cmp	sl, r4
   1b8d0:	str	r3, [sp, #48]	; 0x30
   1b8d4:	movhi	r2, #39	; 0x27
   1b8d8:	strbhi	r2, [r8, r4]
   1b8dc:	add	r2, r4, #1
   1b8e0:	cmp	sl, r2
   1b8e4:	movhi	r1, #36	; 0x24
   1b8e8:	strbhi	r1, [r8, r2]
   1b8ec:	add	r2, r4, #2
   1b8f0:	add	r4, r4, #3
   1b8f4:	cmp	sl, r2
   1b8f8:	movhi	r1, #39	; 0x27
   1b8fc:	strbhi	r1, [r8, r2]
   1b900:	cmp	r4, sl
   1b904:	add	r9, r9, #1
   1b908:	movcc	r3, #92	; 0x5c
   1b90c:	strbcc	r3, [r8, r4]
   1b910:	add	r4, r4, #1
   1b914:	cmp	r4, sl
   1b918:	ldr	r3, [sp, #36]	; 0x24
   1b91c:	strbcc	r5, [r8, r4]
   1b920:	cmp	r6, #0
   1b924:	add	r4, r4, #1
   1b928:	moveq	r3, #0
   1b92c:	str	r3, [sp, #36]	; 0x24
   1b930:	ldr	r3, [sp, #28]
   1b934:	cmn	r3, #1
   1b938:	bne	1b3e0 <__snprintf_chk@plt+0xa058>
   1b93c:	ldr	r3, [sp, #32]
   1b940:	ldrb	r6, [r3, r9]
   1b944:	adds	r6, r6, #0
   1b948:	movne	r6, #1
   1b94c:	cmp	r6, #0
   1b950:	bne	1b3f4 <__snprintf_chk@plt+0xa06c>
   1b954:	str	fp, [sp, #152]	; 0x98
   1b958:	mov	fp, r8
   1b95c:	cmp	r4, #0
   1b960:	ldr	r1, [sp, #44]	; 0x2c
   1b964:	movne	r3, #0
   1b968:	ldr	r8, [sp, #152]	; 0x98
   1b96c:	sub	r2, r8, #2
   1b970:	clz	r2, r2
   1b974:	lsr	r2, r2, #5
   1b978:	andeq	r3, r2, r1
   1b97c:	cmp	r3, #0
   1b980:	bne	1ca3c <__snprintf_chk@plt+0xb6b4>
   1b984:	eor	r3, r1, #1
   1b988:	ands	r2, r2, r3
   1b98c:	beq	1c968 <__snprintf_chk@plt+0xb5e0>
   1b990:	ldr	r3, [sp, #68]	; 0x44
   1b994:	cmp	r3, #0
   1b998:	beq	1c96c <__snprintf_chk@plt+0xb5e4>
   1b99c:	ldr	r3, [sp, #36]	; 0x24
   1b9a0:	cmp	r3, #0
   1b9a4:	bne	1c9f8 <__snprintf_chk@plt+0xb670>
   1b9a8:	ldr	r3, [sp, #72]	; 0x48
   1b9ac:	adds	r3, r3, #0
   1b9b0:	movne	r3, #1
   1b9b4:	cmp	sl, #0
   1b9b8:	movne	r3, #0
   1b9bc:	cmp	r3, #0
   1b9c0:	ldreq	r2, [sp, #68]	; 0x44
   1b9c4:	beq	1c96c <__snprintf_chk@plt+0xb5e4>
   1b9c8:	ldr	r2, [sp, #72]	; 0x48
   1b9cc:	str	r3, [sp, #68]	; 0x44
   1b9d0:	movw	r3, #15772	; 0x3d9c
   1b9d4:	movt	r3, #2
   1b9d8:	mov	r1, #39	; 0x27
   1b9dc:	mov	r4, #1
   1b9e0:	ldr	sl, [sp, #72]	; 0x48
   1b9e4:	mov	r8, #2
   1b9e8:	str	r3, [sp, #60]	; 0x3c
   1b9ec:	mov	r3, #0
   1b9f0:	strb	r1, [fp]
   1b9f4:	str	r3, [sp, #44]	; 0x2c
   1b9f8:	str	r4, [sp, #56]	; 0x38
   1b9fc:	str	r2, [sp, #72]	; 0x48
   1ba00:	b	1b3c4 <__snprintf_chk@plt+0xa03c>
   1ba04:	mov	r7, #0
   1ba08:	cmp	fp, #2
   1ba0c:	beq	1c2ec <__snprintf_chk@plt+0xaf64>
   1ba10:	ldr	r2, [sp, #40]	; 0x28
   1ba14:	ldr	r3, [sp, #56]	; 0x38
   1ba18:	ldr	r1, [sp, #44]	; 0x2c
   1ba1c:	cmp	r3, #0
   1ba20:	moveq	r3, #0
   1ba24:	andne	r3, r2, r1
   1ba28:	cmp	r3, #0
   1ba2c:	moveq	r5, #92	; 0x5c
   1ba30:	moveq	r3, r5
   1ba34:	bne	1c2f8 <__snprintf_chk@plt+0xaf70>
   1ba38:	ldr	r2, [sp, #40]	; 0x28
   1ba3c:	cmp	r2, #0
   1ba40:	bne	1c734 <__snprintf_chk@plt+0xb3ac>
   1ba44:	mov	r6, #0
   1ba48:	ldr	r3, [sp, #44]	; 0x2c
   1ba4c:	cmp	r3, #0
   1ba50:	beq	1c2e4 <__snprintf_chk@plt+0xaf5c>
   1ba54:	mov	r3, #0
   1ba58:	b	1b874 <__snprintf_chk@plt+0xa4ec>
   1ba5c:	mov	r7, #0
   1ba60:	cmp	fp, #2
   1ba64:	beq	1c35c <__snprintf_chk@plt+0xafd4>
   1ba68:	cmp	fp, #5
   1ba6c:	beq	1c320 <__snprintf_chk@plt+0xaf98>
   1ba70:	sub	r3, fp, #2
   1ba74:	mov	r6, #0
   1ba78:	clz	r3, r3
   1ba7c:	mov	r5, #63	; 0x3f
   1ba80:	lsr	r3, r3, #5
   1ba84:	b	1b864 <__snprintf_chk@plt+0xa4dc>
   1ba88:	mov	r7, #0
   1ba8c:	cmp	fp, #2
   1ba90:	movne	r3, #0
   1ba94:	movne	r5, #39	; 0x27
   1ba98:	strne	r6, [sp, #68]	; 0x44
   1ba9c:	bne	1b864 <__snprintf_chk@plt+0xa4dc>
   1baa0:	ldr	r3, [sp, #44]	; 0x2c
   1baa4:	cmp	r3, #0
   1baa8:	bne	1c764 <__snprintf_chk@plt+0xb3dc>
   1baac:	ldr	r3, [sp, #72]	; 0x48
   1bab0:	cmp	sl, #0
   1bab4:	clz	r3, r3
   1bab8:	lsr	r3, r3, #5
   1babc:	moveq	r3, #0
   1bac0:	cmp	r3, #0
   1bac4:	bne	1c690 <__snprintf_chk@plt+0xb308>
   1bac8:	cmp	sl, r4
   1bacc:	movhi	r3, #39	; 0x27
   1bad0:	strbhi	r3, [r8, r4]
   1bad4:	add	r3, r4, #1
   1bad8:	cmp	sl, r3
   1badc:	movhi	r2, #92	; 0x5c
   1bae0:	strbhi	r2, [r8, r3]
   1bae4:	add	r3, r4, #2
   1bae8:	cmp	sl, r3
   1baec:	bls	1baf8 <__snprintf_chk@plt+0xa770>
   1baf0:	mov	r2, #39	; 0x27
   1baf4:	strb	r2, [r8, r3]
   1baf8:	mov	r3, #0
   1bafc:	cmp	r7, #0
   1bb00:	add	r4, r4, #3
   1bb04:	mov	r5, #39	; 0x27
   1bb08:	str	r3, [sp, #48]	; 0x30
   1bb0c:	str	r6, [sp, #68]	; 0x44
   1bb10:	bne	1b8a4 <__snprintf_chk@plt+0xa51c>
   1bb14:	ldr	r2, [sp, #48]	; 0x30
   1bb18:	eor	r3, r3, #1
   1bb1c:	add	r9, r9, #1
   1bb20:	and	r3, r3, r2
   1bb24:	uxtb	r3, r3
   1bb28:	cmp	r3, #0
   1bb2c:	beq	1b914 <__snprintf_chk@plt+0xa58c>
   1bb30:	cmp	sl, r4
   1bb34:	movhi	r3, #39	; 0x27
   1bb38:	strbhi	r3, [r8, r4]
   1bb3c:	add	r3, r4, #1
   1bb40:	add	r4, r4, #2
   1bb44:	cmp	sl, r3
   1bb48:	movhi	r2, #39	; 0x27
   1bb4c:	strbhi	r2, [r8, r3]
   1bb50:	mov	r3, #0
   1bb54:	str	r3, [sp, #48]	; 0x30
   1bb58:	b	1b914 <__snprintf_chk@plt+0xa58c>
   1bb5c:	mov	r3, #118	; 0x76
   1bb60:	b	1ba38 <__snprintf_chk@plt+0xa6b0>
   1bb64:	mov	r3, #116	; 0x74
   1bb68:	ldr	r2, [sp, #44]	; 0x2c
   1bb6c:	cmp	fp, #2
   1bb70:	movne	r2, #0
   1bb74:	andeq	r2, r2, #1
   1bb78:	cmp	r2, #0
   1bb7c:	beq	1ba38 <__snprintf_chk@plt+0xa6b0>
   1bb80:	mov	fp, r8
   1bb84:	mov	r8, #2
   1bb88:	ldr	r3, [sp, #40]	; 0x28
   1bb8c:	cmp	r3, #0
   1bb90:	movne	r8, #4
   1bb94:	mov	lr, #0
   1bb98:	mov	r0, fp
   1bb9c:	ldr	r2, [sp, #32]
   1bba0:	ldr	r3, [sp, #156]	; 0x9c
   1bba4:	ldr	r1, [sp, #164]	; 0xa4
   1bba8:	bic	ip, r3, #2
   1bbac:	ldr	r3, [sp, #28]
   1bbb0:	stm	sp, {r8, ip, lr}
   1bbb4:	ldr	ip, [sp, #168]	; 0xa8
   1bbb8:	str	r1, [sp, #12]
   1bbbc:	mov	r1, sl
   1bbc0:	str	ip, [sp, #16]
   1bbc4:	bl	1b2dc <__snprintf_chk@plt+0x9f54>
   1bbc8:	mov	r4, r0
   1bbcc:	mov	r0, r4
   1bbd0:	add	sp, sp, #116	; 0x74
   1bbd4:	ldrd	r4, [sp]
   1bbd8:	ldrd	r6, [sp, #8]
   1bbdc:	ldrd	r8, [sp, #16]
   1bbe0:	ldrd	sl, [sp, #24]
   1bbe4:	add	sp, sp, #32
   1bbe8:	pop	{pc}		; (ldr pc, [sp], #4)
   1bbec:	mov	r5, #102	; 0x66
   1bbf0:	ldr	r2, [sp, #44]	; 0x2c
   1bbf4:	sub	r3, fp, #2
   1bbf8:	clz	r3, r3
   1bbfc:	lsr	r3, r3, #5
   1bc00:	cmp	r2, #0
   1bc04:	bne	1c660 <__snprintf_chk@plt+0xb2d8>
   1bc08:	mov	r6, r2
   1bc0c:	b	1b900 <__snprintf_chk@plt+0xa578>
   1bc10:	mov	r5, #110	; 0x6e
   1bc14:	mov	r6, #0
   1bc18:	b	1b8a4 <__snprintf_chk@plt+0xa51c>
   1bc1c:	mov	r5, #98	; 0x62
   1bc20:	b	1bbf0 <__snprintf_chk@plt+0xa868>
   1bc24:	mov	r5, #97	; 0x61
   1bc28:	b	1bbf0 <__snprintf_chk@plt+0xa868>
   1bc2c:	mov	r7, #0
   1bc30:	mov	r6, #0
   1bc34:	b	1ba54 <__snprintf_chk@plt+0xa6cc>
   1bc38:	mov	r5, #114	; 0x72
   1bc3c:	b	1bc14 <__snprintf_chk@plt+0xa88c>
   1bc40:	ldr	r3, [sp, #44]	; 0x2c
   1bc44:	cmp	r3, #0
   1bc48:	bne	1c9d8 <__snprintf_chk@plt+0xb650>
   1bc4c:	mov	r7, r3
   1bc50:	ldr	r3, [sp, #48]	; 0x30
   1bc54:	sub	r2, fp, #2
   1bc58:	clz	r2, r2
   1bc5c:	lsr	r2, r2, #5
   1bc60:	eor	r3, r3, #1
   1bc64:	ands	r3, r2, r3
   1bc68:	beq	1c67c <__snprintf_chk@plt+0xb2f4>
   1bc6c:	cmp	sl, r4
   1bc70:	movhi	r1, #39	; 0x27
   1bc74:	strbhi	r1, [r8, r4]
   1bc78:	add	r1, r4, #1
   1bc7c:	cmp	sl, r1
   1bc80:	movhi	r0, #36	; 0x24
   1bc84:	strbhi	r0, [r8, r1]
   1bc88:	add	r1, r4, #2
   1bc8c:	cmp	sl, r1
   1bc90:	movhi	r0, #39	; 0x27
   1bc94:	strbhi	r0, [r8, r1]
   1bc98:	add	r1, r4, #3
   1bc9c:	cmp	sl, r1
   1bca0:	bls	1c6d4 <__snprintf_chk@plt+0xb34c>
   1bca4:	mov	r4, r1
   1bca8:	mov	r1, #92	; 0x5c
   1bcac:	mov	r0, r4
   1bcb0:	str	r3, [sp, #48]	; 0x30
   1bcb4:	strb	r1, [r8, r4]
   1bcb8:	cmp	fp, #2
   1bcbc:	add	r4, r4, #1
   1bcc0:	beq	1c724 <__snprintf_chk@plt+0xb39c>
   1bcc4:	ldr	r1, [sp, #28]
   1bcc8:	add	r3, r9, #1
   1bccc:	cmp	r3, r1
   1bcd0:	bcs	1bce8 <__snprintf_chk@plt+0xa960>
   1bcd4:	ldr	r1, [sp, #32]
   1bcd8:	ldrb	r3, [r1, r3]
   1bcdc:	sub	r3, r3, #48	; 0x30
   1bce0:	cmp	r3, #9
   1bce4:	bls	1c73c <__snprintf_chk@plt+0xb3b4>
   1bce8:	mov	r5, #48	; 0x30
   1bcec:	ldr	r3, [sp, #40]	; 0x28
   1bcf0:	eor	r3, r3, #1
   1bcf4:	orrs	r2, r2, r3
   1bcf8:	mov	r3, r6
   1bcfc:	moveq	r6, r2
   1bd00:	beq	1b874 <__snprintf_chk@plt+0xa4ec>
   1bd04:	mov	r6, #0
   1bd08:	b	1b89c <__snprintf_chk@plt+0xa514>
   1bd0c:	cmp	r9, #0
   1bd10:	mov	r2, r7
   1bd14:	bne	1c2b4 <__snprintf_chk@plt+0xaf2c>
   1bd18:	mov	r6, r7
   1bd1c:	mov	r3, r9
   1bd20:	mov	r7, r2
   1bd24:	b	1b864 <__snprintf_chk@plt+0xa4dc>
   1bd28:	mov	r2, r7
   1bd2c:	mov	r6, r7
   1bd30:	mov	r3, #0
   1bd34:	mov	r7, r2
   1bd38:	mov	r5, #32
   1bd3c:	b	1b864 <__snprintf_chk@plt+0xa4dc>
   1bd40:	mov	r6, r7
   1bd44:	b	1ba54 <__snprintf_chk@plt+0xa6cc>
   1bd48:	mov	r7, #0
   1bd4c:	ldr	r3, [sp, #64]	; 0x40
   1bd50:	cmp	r3, #1
   1bd54:	bne	1c374 <__snprintf_chk@plt+0xafec>
   1bd58:	bl	11214 <__ctype_b_loc@plt>
   1bd5c:	ldr	r2, [r0]
   1bd60:	sxth	r3, r5
   1bd64:	lsl	r3, r3, #1
   1bd68:	ldr	r1, [sp, #64]	; 0x40
   1bd6c:	ldrh	r3, [r2, r3]
   1bd70:	mov	ip, r1
   1bd74:	and	r3, r3, #16384	; 0x4000
   1bd78:	cmp	r3, #0
   1bd7c:	ldr	r3, [sp, #40]	; 0x28
   1bd80:	movne	r6, #1
   1bd84:	moveq	r6, #0
   1bd88:	movne	r2, #0
   1bd8c:	andeq	r2, r3, #1
   1bd90:	cmp	r2, #0
   1bd94:	bne	1c6bc <__snprintf_chk@plt+0xb334>
   1bd98:	sub	r3, fp, #2
   1bd9c:	clz	r3, r3
   1bda0:	lsr	r3, r3, #5
   1bda4:	b	1b864 <__snprintf_chk@plt+0xa4dc>
   1bda8:	cmp	r4, #0
   1bdac:	bne	1ca4c <__snprintf_chk@plt+0xb6c4>
   1bdb0:	str	r4, [sp, #40]	; 0x28
   1bdb4:	cmp	sl, #0
   1bdb8:	bne	1ca7c <__snprintf_chk@plt+0xb6f4>
   1bdbc:	mov	r3, #1
   1bdc0:	movw	r2, #15772	; 0x3d9c
   1bdc4:	movt	r2, #2
   1bdc8:	mov	r4, r3
   1bdcc:	mov	r8, #2
   1bdd0:	str	r3, [sp, #36]	; 0x24
   1bdd4:	str	sl, [sp, #44]	; 0x2c
   1bdd8:	str	sl, [sp, #48]	; 0x30
   1bddc:	str	r3, [sp, #56]	; 0x38
   1bde0:	str	r2, [sp, #60]	; 0x3c
   1bde4:	str	sl, [sp, #68]	; 0x44
   1bde8:	str	sl, [sp, #72]	; 0x48
   1bdec:	b	1b3c4 <__snprintf_chk@plt+0xa03c>
   1bdf0:	ldr	r3, [sp, #32]
   1bdf4:	ldrb	r5, [r3, r9]
   1bdf8:	cmp	r5, #126	; 0x7e
   1bdfc:	ldrls	pc, [pc, r5, lsl #2]
   1be00:	b	1bd4c <__snprintf_chk@plt+0xa9c4>
   1be04:	andeq	ip, r1, r8, lsr #32
   1be08:	andeq	fp, r1, ip, asr #26
   1be0c:	andeq	fp, r1, ip, asr #26
   1be10:	andeq	fp, r1, ip, asr #26
   1be14:	andeq	fp, r1, ip, asr #26
   1be18:	andeq	fp, r1, ip, asr #26
   1be1c:	andeq	fp, r1, ip, asr #26
   1be20:	andeq	ip, r1, r0, lsr #32
   1be24:	andeq	ip, r1, r8, lsl r0
   1be28:	andeq	fp, r1, r4, ror #22
   1be2c:	andeq	ip, r1, r0, lsl r0
   1be30:	andeq	fp, r1, ip, asr fp
   1be34:	andeq	ip, r1, r8
   1be38:	andeq	ip, r1, r0
   1be3c:	andeq	fp, r1, ip, asr #26
   1be40:	andeq	fp, r1, ip, asr #26
   1be44:	andeq	fp, r1, ip, asr #26
   1be48:	andeq	fp, r1, ip, asr #26
   1be4c:	andeq	fp, r1, ip, asr #26
   1be50:	andeq	fp, r1, ip, asr #26
   1be54:	andeq	fp, r1, ip, asr #26
   1be58:	andeq	fp, r1, ip, asr #26
   1be5c:	andeq	fp, r1, ip, asr #26
   1be60:	andeq	fp, r1, ip, asr #26
   1be64:	andeq	fp, r1, ip, asr #26
   1be68:	andeq	fp, r1, ip, asr #26
   1be6c:	andeq	fp, r1, ip, asr #26
   1be70:	andeq	fp, r1, ip, asr #26
   1be74:	andeq	fp, r1, ip, asr #26
   1be78:	andeq	fp, r1, ip, asr #26
   1be7c:	andeq	fp, r1, ip, asr #26
   1be80:	andeq	fp, r1, ip, asr #26
   1be84:	andeq	ip, r1, ip, ror r0
   1be88:	andeq	ip, r1, ip, asr r0
   1be8c:	andeq	ip, r1, ip, asr r0
   1be90:	andeq	ip, r1, ip, asr #32
   1be94:	andeq	ip, r1, ip, asr r0
   1be98:	muleq	r1, r8, sp
   1be9c:	andeq	ip, r1, ip, asr r0
   1bea0:	andeq	fp, r1, ip, lsl #21
   1bea4:	andeq	ip, r1, ip, asr r0
   1bea8:	andeq	ip, r1, ip, asr r0
   1beac:	andeq	ip, r1, ip, asr r0
   1beb0:	muleq	r1, r8, sp
   1beb4:	muleq	r1, r8, sp
   1beb8:	muleq	r1, r8, sp
   1bebc:	muleq	r1, r8, sp
   1bec0:	muleq	r1, r8, sp
   1bec4:	muleq	r1, r8, sp
   1bec8:	muleq	r1, r8, sp
   1becc:	muleq	r1, r8, sp
   1bed0:	muleq	r1, r8, sp
   1bed4:	muleq	r1, r8, sp
   1bed8:	muleq	r1, r8, sp
   1bedc:	muleq	r1, r8, sp
   1bee0:	muleq	r1, r8, sp
   1bee4:	muleq	r1, r8, sp
   1bee8:	muleq	r1, r8, sp
   1beec:	muleq	r1, r8, sp
   1bef0:	andeq	ip, r1, ip, asr r0
   1bef4:	andeq	ip, r1, ip, asr r0
   1bef8:	andeq	ip, r1, ip, asr r0
   1befc:	andeq	ip, r1, ip, asr r0
   1bf00:	andeq	fp, r1, r0, ror #20
   1bf04:	andeq	fp, r1, ip, asr #26
   1bf08:	muleq	r1, r8, sp
   1bf0c:	muleq	r1, r8, sp
   1bf10:	muleq	r1, r8, sp
   1bf14:	muleq	r1, r8, sp
   1bf18:	muleq	r1, r8, sp
   1bf1c:	muleq	r1, r8, sp
   1bf20:	muleq	r1, r8, sp
   1bf24:	muleq	r1, r8, sp
   1bf28:	muleq	r1, r8, sp
   1bf2c:	muleq	r1, r8, sp
   1bf30:	muleq	r1, r8, sp
   1bf34:	muleq	r1, r8, sp
   1bf38:	muleq	r1, r8, sp
   1bf3c:	muleq	r1, r8, sp
   1bf40:	muleq	r1, r8, sp
   1bf44:	muleq	r1, r8, sp
   1bf48:	muleq	r1, r8, sp
   1bf4c:	muleq	r1, r8, sp
   1bf50:	muleq	r1, r8, sp
   1bf54:	muleq	r1, r8, sp
   1bf58:	muleq	r1, r8, sp
   1bf5c:	muleq	r1, r8, sp
   1bf60:	muleq	r1, r8, sp
   1bf64:	muleq	r1, r8, sp
   1bf68:	muleq	r1, r8, sp
   1bf6c:	muleq	r1, r8, sp
   1bf70:	andeq	ip, r1, ip, asr r0
   1bf74:	andeq	fp, r1, r8, lsl #20
   1bf78:	muleq	r1, r8, sp
   1bf7c:	andeq	ip, r1, ip, asr r0
   1bf80:	muleq	r1, r8, sp
   1bf84:	andeq	ip, r1, ip, asr r0
   1bf88:	muleq	r1, r8, sp
   1bf8c:	muleq	r1, r8, sp
   1bf90:	muleq	r1, r8, sp
   1bf94:	muleq	r1, r8, sp
   1bf98:	muleq	r1, r8, sp
   1bf9c:	muleq	r1, r8, sp
   1bfa0:	muleq	r1, r8, sp
   1bfa4:	muleq	r1, r8, sp
   1bfa8:	muleq	r1, r8, sp
   1bfac:	muleq	r1, r8, sp
   1bfb0:	muleq	r1, r8, sp
   1bfb4:	muleq	r1, r8, sp
   1bfb8:	muleq	r1, r8, sp
   1bfbc:	muleq	r1, r8, sp
   1bfc0:	muleq	r1, r8, sp
   1bfc4:	muleq	r1, r8, sp
   1bfc8:	muleq	r1, r8, sp
   1bfcc:	muleq	r1, r8, sp
   1bfd0:	muleq	r1, r8, sp
   1bfd4:	muleq	r1, r8, sp
   1bfd8:	muleq	r1, r8, sp
   1bfdc:	muleq	r1, r8, sp
   1bfe0:	muleq	r1, r8, sp
   1bfe4:	muleq	r1, r8, sp
   1bfe8:	muleq	r1, r8, sp
   1bfec:	muleq	r1, r8, sp
   1bff0:	andeq	fp, r1, ip, lsr #16
   1bff4:	andeq	ip, r1, ip, asr r0
   1bff8:	andeq	fp, r1, ip, lsr #16
   1bffc:	andeq	ip, r1, ip, asr #32
   1c000:	mov	r3, #114	; 0x72
   1c004:	b	1bb68 <__snprintf_chk@plt+0xa7e0>
   1c008:	mov	r3, #102	; 0x66
   1c00c:	b	1ba38 <__snprintf_chk@plt+0xa6b0>
   1c010:	mov	r3, #110	; 0x6e
   1c014:	b	1bb68 <__snprintf_chk@plt+0xa7e0>
   1c018:	mov	r3, #98	; 0x62
   1c01c:	b	1ba38 <__snprintf_chk@plt+0xa6b0>
   1c020:	mov	r3, #97	; 0x61
   1c024:	b	1ba38 <__snprintf_chk@plt+0xa6b0>
   1c028:	ldr	r3, [sp, #40]	; 0x28
   1c02c:	cmp	r3, #0
   1c030:	bne	1bc40 <__snprintf_chk@plt+0xa8b8>
   1c034:	ldr	r3, [sp, #156]	; 0x9c
   1c038:	tst	r3, #1
   1c03c:	addne	r9, r9, #1
   1c040:	bne	1b3d4 <__snprintf_chk@plt+0xa04c>
   1c044:	ldr	r7, [sp, #40]	; 0x28
   1c048:	b	1ba44 <__snprintf_chk@plt+0xa6bc>
   1c04c:	sub	r3, fp, #2
   1c050:	clz	r3, r3
   1c054:	lsr	r3, r3, #5
   1c058:	b	1b858 <__snprintf_chk@plt+0xa4d0>
   1c05c:	sub	r3, fp, #2
   1c060:	mov	r6, #0
   1c064:	clz	r3, r3
   1c068:	lsr	r3, r3, #5
   1c06c:	ldr	r2, [sp, #44]	; 0x2c
   1c070:	tst	r2, r3
   1c074:	beq	1b864 <__snprintf_chk@plt+0xa4dc>
   1c078:	b	1bb80 <__snprintf_chk@plt+0xa7f8>
   1c07c:	sub	r3, fp, #2
   1c080:	clz	r3, r3
   1c084:	lsr	r3, r3, #5
   1c088:	b	1c06c <__snprintf_chk@plt+0xace4>
   1c08c:	ldr	r3, [sp, #52]	; 0x34
   1c090:	ldrb	r5, [r3]
   1c094:	cmp	r5, #126	; 0x7e
   1c098:	ldrls	pc, [pc, r5, lsl #2]
   1c09c:	b	1bd48 <__snprintf_chk@plt+0xa9c0>
   1c0a0:	andeq	fp, r1, r0, asr #24
   1c0a4:	andeq	fp, r1, r8, asr #26
   1c0a8:	andeq	fp, r1, r8, asr #26
   1c0ac:	andeq	fp, r1, r8, asr #26
   1c0b0:	andeq	fp, r1, r8, asr #26
   1c0b4:	andeq	fp, r1, r8, asr #26
   1c0b8:	andeq	fp, r1, r8, asr #26
   1c0bc:	andeq	fp, r1, r4, lsr #24
   1c0c0:	andeq	fp, r1, ip, lsl ip
   1c0c4:	ldrdeq	ip, [r1], -r8
   1c0c8:	andeq	fp, r1, r0, lsl ip
   1c0cc:	andeq	ip, r1, ip, asr #5
   1c0d0:	andeq	fp, r1, ip, ror #23
   1c0d4:	andeq	fp, r1, r8, lsr ip
   1c0d8:	andeq	fp, r1, r8, asr #26
   1c0dc:	andeq	fp, r1, r8, asr #26
   1c0e0:	andeq	fp, r1, r8, asr #26
   1c0e4:	andeq	fp, r1, r8, asr #26
   1c0e8:	andeq	fp, r1, r8, asr #26
   1c0ec:	andeq	fp, r1, r8, asr #26
   1c0f0:	andeq	fp, r1, r8, asr #26
   1c0f4:	andeq	fp, r1, r8, asr #26
   1c0f8:	andeq	fp, r1, r8, asr #26
   1c0fc:	andeq	fp, r1, r8, asr #26
   1c100:	andeq	fp, r1, r8, asr #26
   1c104:	andeq	fp, r1, r8, asr #26
   1c108:	andeq	fp, r1, r8, asr #26
   1c10c:	andeq	fp, r1, r8, asr #26
   1c110:	andeq	fp, r1, r8, asr #26
   1c114:	andeq	fp, r1, r8, asr #26
   1c118:	andeq	fp, r1, r8, asr #26
   1c11c:	andeq	fp, r1, r8, asr #26
   1c120:	andeq	ip, r1, r4, asr #5
   1c124:	andeq	fp, r1, ip, lsr #24
   1c128:	andeq	fp, r1, ip, lsr #24
   1c12c:	andeq	ip, r1, r8, lsr #5
   1c130:	andeq	fp, r1, ip, lsr #24
   1c134:	muleq	r1, ip, r2
   1c138:	andeq	fp, r1, ip, lsr #24
   1c13c:	andeq	fp, r1, r8, lsl #21
   1c140:	andeq	fp, r1, ip, lsr #24
   1c144:	andeq	fp, r1, ip, lsr #24
   1c148:	andeq	fp, r1, ip, lsr #24
   1c14c:	muleq	r1, ip, r2
   1c150:	muleq	r1, ip, r2
   1c154:	muleq	r1, ip, r2
   1c158:	muleq	r1, ip, r2
   1c15c:	muleq	r1, ip, r2
   1c160:	muleq	r1, ip, r2
   1c164:	muleq	r1, ip, r2
   1c168:	muleq	r1, ip, r2
   1c16c:	muleq	r1, ip, r2
   1c170:	muleq	r1, ip, r2
   1c174:	muleq	r1, ip, r2
   1c178:	muleq	r1, ip, r2
   1c17c:	muleq	r1, ip, r2
   1c180:	muleq	r1, ip, r2
   1c184:	muleq	r1, ip, r2
   1c188:	muleq	r1, ip, r2
   1c18c:	andeq	fp, r1, ip, lsr #24
   1c190:	andeq	fp, r1, ip, lsr #24
   1c194:	andeq	fp, r1, ip, lsr #24
   1c198:	andeq	fp, r1, ip, lsr #24
   1c19c:	andeq	fp, r1, ip, asr sl
   1c1a0:	andeq	fp, r1, r8, asr #26
   1c1a4:	muleq	r1, ip, r2
   1c1a8:	muleq	r1, ip, r2
   1c1ac:	muleq	r1, ip, r2
   1c1b0:	muleq	r1, ip, r2
   1c1b4:	muleq	r1, ip, r2
   1c1b8:	muleq	r1, ip, r2
   1c1bc:	muleq	r1, ip, r2
   1c1c0:	muleq	r1, ip, r2
   1c1c4:	muleq	r1, ip, r2
   1c1c8:	muleq	r1, ip, r2
   1c1cc:	muleq	r1, ip, r2
   1c1d0:	muleq	r1, ip, r2
   1c1d4:	muleq	r1, ip, r2
   1c1d8:	muleq	r1, ip, r2
   1c1dc:	muleq	r1, ip, r2
   1c1e0:	muleq	r1, ip, r2
   1c1e4:	muleq	r1, ip, r2
   1c1e8:	muleq	r1, ip, r2
   1c1ec:	muleq	r1, ip, r2
   1c1f0:	muleq	r1, ip, r2
   1c1f4:	muleq	r1, ip, r2
   1c1f8:	muleq	r1, ip, r2
   1c1fc:	muleq	r1, ip, r2
   1c200:	muleq	r1, ip, r2
   1c204:	muleq	r1, ip, r2
   1c208:	muleq	r1, ip, r2
   1c20c:	andeq	fp, r1, ip, lsr #24
   1c210:	andeq	fp, r1, r4, lsl #20
   1c214:	muleq	r1, ip, r2
   1c218:	andeq	fp, r1, ip, lsr #24
   1c21c:	muleq	r1, ip, r2
   1c220:	andeq	fp, r1, ip, lsr #24
   1c224:	muleq	r1, ip, r2
   1c228:	muleq	r1, ip, r2
   1c22c:	muleq	r1, ip, r2
   1c230:	muleq	r1, ip, r2
   1c234:	muleq	r1, ip, r2
   1c238:	muleq	r1, ip, r2
   1c23c:	muleq	r1, ip, r2
   1c240:	muleq	r1, ip, r2
   1c244:	muleq	r1, ip, r2
   1c248:	muleq	r1, ip, r2
   1c24c:	muleq	r1, ip, r2
   1c250:	muleq	r1, ip, r2
   1c254:	muleq	r1, ip, r2
   1c258:	muleq	r1, ip, r2
   1c25c:	muleq	r1, ip, r2
   1c260:	muleq	r1, ip, r2
   1c264:	muleq	r1, ip, r2
   1c268:	muleq	r1, ip, r2
   1c26c:	muleq	r1, ip, r2
   1c270:	muleq	r1, ip, r2
   1c274:	muleq	r1, ip, r2
   1c278:	muleq	r1, ip, r2
   1c27c:	muleq	r1, ip, r2
   1c280:	muleq	r1, ip, r2
   1c284:	muleq	r1, ip, r2
   1c288:	muleq	r1, ip, r2
   1c28c:	andeq	fp, r1, r8, lsr #16
   1c290:	andeq	fp, r1, ip, lsr #24
   1c294:	andeq	fp, r1, r8, lsr #16
   1c298:	andeq	ip, r1, r8, lsr #5
   1c29c:	mov	r6, r7
   1c2a0:	mov	r7, #0
   1c2a4:	b	1ba54 <__snprintf_chk@plt+0xa6cc>
   1c2a8:	cmp	r9, #0
   1c2ac:	mov	r2, #0
   1c2b0:	beq	1bd18 <__snprintf_chk@plt+0xa990>
   1c2b4:	mov	r6, #0
   1c2b8:	mov	r7, r2
   1c2bc:	mov	r3, r6
   1c2c0:	b	1b874 <__snprintf_chk@plt+0xa4ec>
   1c2c4:	mov	r2, #0
   1c2c8:	b	1bd2c <__snprintf_chk@plt+0xa9a4>
   1c2cc:	mov	r7, #0
   1c2d0:	mov	r3, #118	; 0x76
   1c2d4:	b	1ba38 <__snprintf_chk@plt+0xa6b0>
   1c2d8:	mov	r7, #0
   1c2dc:	mov	r3, #116	; 0x74
   1c2e0:	b	1bb68 <__snprintf_chk@plt+0xa7e0>
   1c2e4:	ldr	r3, [sp, #44]	; 0x2c
   1c2e8:	b	1b89c <__snprintf_chk@plt+0xa514>
   1c2ec:	ldr	r3, [sp, #44]	; 0x2c
   1c2f0:	cmp	r3, #0
   1c2f4:	bne	1c764 <__snprintf_chk@plt+0xb3dc>
   1c2f8:	add	r9, r9, #1
   1c2fc:	mov	r6, #0
   1c300:	ldr	r3, [sp, #48]	; 0x30
   1c304:	mov	r5, #92	; 0x5c
   1c308:	b	1bb28 <__snprintf_chk@plt+0xa7a0>
   1c30c:	ldr	r3, [sp, #32]
   1c310:	ldrb	r2, [r3, #1]
   1c314:	adds	r2, r2, #0
   1c318:	movne	r2, #1
   1c31c:	b	1b844 <__snprintf_chk@plt+0xa4bc>
   1c320:	ldr	r3, [sp, #156]	; 0x9c
   1c324:	ands	r3, r3, #4
   1c328:	beq	1c350 <__snprintf_chk@plt+0xafc8>
   1c32c:	ldr	r2, [sp, #28]
   1c330:	add	r3, r9, #2
   1c334:	cmp	r3, r2
   1c338:	bcs	1c34c <__snprintf_chk@plt+0xafc4>
   1c33c:	ldr	r2, [sp, #52]	; 0x34
   1c340:	ldrb	r5, [r2, #1]
   1c344:	cmp	r5, #63	; 0x3f
   1c348:	beq	1c7c8 <__snprintf_chk@plt+0xb440>
   1c34c:	mov	r3, #0
   1c350:	mov	r5, #63	; 0x3f
   1c354:	mov	r6, r3
   1c358:	b	1b864 <__snprintf_chk@plt+0xa4dc>
   1c35c:	ldr	r3, [sp, #44]	; 0x2c
   1c360:	cmp	r3, #0
   1c364:	bne	1c764 <__snprintf_chk@plt+0xb3dc>
   1c368:	mov	r6, r3
   1c36c:	mov	r5, #63	; 0x3f
   1c370:	b	1b89c <__snprintf_chk@plt+0xa514>
   1c374:	ldr	r1, [sp, #28]
   1c378:	mov	r2, #0
   1c37c:	mov	r3, #0
   1c380:	strd	r2, [sp, #104]	; 0x68
   1c384:	cmn	r1, #1
   1c388:	bne	1c398 <__snprintf_chk@plt+0xb010>
   1c38c:	ldr	r0, [sp, #32]
   1c390:	bl	1122c <strlen@plt>
   1c394:	str	r0, [sp, #28]
   1c398:	str	r8, [sp, #76]	; 0x4c
   1c39c:	mov	r3, #0
   1c3a0:	str	sl, [sp, #80]	; 0x50
   1c3a4:	ldr	sl, [sp, #32]
   1c3a8:	str	r5, [sp, #84]	; 0x54
   1c3ac:	mov	r5, r3
   1c3b0:	ldr	r8, [sp, #44]	; 0x2c
   1c3b4:	str	r7, [sp, #88]	; 0x58
   1c3b8:	str	r4, [sp, #92]	; 0x5c
   1c3bc:	ldr	r2, [sp, #28]
   1c3c0:	add	r4, r9, r5
   1c3c4:	add	r3, sp, #104	; 0x68
   1c3c8:	add	r7, sl, r4
   1c3cc:	add	r0, sp, #100	; 0x64
   1c3d0:	mov	r1, r7
   1c3d4:	sub	r2, r2, r4
   1c3d8:	bl	1e54c <__snprintf_chk@plt+0xd1c4>
   1c3dc:	subs	r1, r0, #0
   1c3e0:	beq	1c42c <__snprintf_chk@plt+0xb0a4>
   1c3e4:	cmn	r1, #1
   1c3e8:	beq	1c7a4 <__snprintf_chk@plt+0xb41c>
   1c3ec:	cmn	r1, #2
   1c3f0:	beq	1c8c4 <__snprintf_chk@plt+0xb53c>
   1c3f4:	cmp	fp, #2
   1c3f8:	movne	r3, #0
   1c3fc:	andeq	r3, r8, #1
   1c400:	cmp	r3, #0
   1c404:	bne	1c590 <__snprintf_chk@plt+0xb208>
   1c408:	ldr	r0, [sp, #100]	; 0x64
   1c40c:	add	r5, r5, r1
   1c410:	bl	11124 <iswprint@plt>
   1c414:	cmp	r0, #0
   1c418:	add	r0, sp, #104	; 0x68
   1c41c:	moveq	r6, #0
   1c420:	bl	110c4 <mbsinit@plt>
   1c424:	cmp	r0, #0
   1c428:	beq	1c3bc <__snprintf_chk@plt+0xb034>
   1c42c:	ldr	r3, [sp, #40]	; 0x28
   1c430:	mov	ip, r5
   1c434:	eor	r2, r6, #1
   1c438:	ldr	r8, [sp, #76]	; 0x4c
   1c43c:	ldr	sl, [sp, #80]	; 0x50
   1c440:	and	r2, r2, r3
   1c444:	ldr	r5, [sp, #84]	; 0x54
   1c448:	ldr	r7, [sp, #88]	; 0x58
   1c44c:	ldr	r4, [sp, #92]	; 0x5c
   1c450:	cmp	ip, #1
   1c454:	bls	1bd90 <__snprintf_chk@plt+0xaa08>
   1c458:	add	r1, ip, r9
   1c45c:	mov	r0, #39	; 0x27
   1c460:	ldr	lr, [sp, #52]	; 0x34
   1c464:	mov	ip, #0
   1c468:	str	r6, [sp, #52]	; 0x34
   1c46c:	ldr	r6, [sp, #48]	; 0x30
   1c470:	b	1c52c <__snprintf_chk@plt+0xb1a4>
   1c474:	ldr	ip, [sp, #44]	; 0x2c
   1c478:	sub	r3, fp, #2
   1c47c:	clz	r3, r3
   1c480:	lsr	r3, r3, #5
   1c484:	cmp	ip, #0
   1c488:	bne	1c69c <__snprintf_chk@plt+0xb314>
   1c48c:	eor	ip, r6, #1
   1c490:	ands	r3, r3, ip
   1c494:	beq	1c4c4 <__snprintf_chk@plt+0xb13c>
   1c498:	cmp	sl, r4
   1c49c:	add	ip, r4, #1
   1c4a0:	strbhi	r0, [r8, r4]
   1c4a4:	cmp	sl, ip
   1c4a8:	movhi	r6, #36	; 0x24
   1c4ac:	strbhi	r6, [r8, ip]
   1c4b0:	add	ip, r4, #2
   1c4b4:	mov	r6, r3
   1c4b8:	cmp	sl, ip
   1c4bc:	add	r4, r4, #3
   1c4c0:	strbhi	r0, [r8, ip]
   1c4c4:	cmp	sl, r4
   1c4c8:	movhi	r3, #92	; 0x5c
   1c4cc:	strbhi	r3, [r8, r4]
   1c4d0:	add	r3, r4, #1
   1c4d4:	cmp	sl, r3
   1c4d8:	bls	1c4e8 <__snprintf_chk@plt+0xb160>
   1c4dc:	lsr	ip, r5, #6
   1c4e0:	add	ip, ip, #48	; 0x30
   1c4e4:	strb	ip, [r8, r3]
   1c4e8:	add	r3, r4, #2
   1c4ec:	cmp	sl, r3
   1c4f0:	bls	1c500 <__snprintf_chk@plt+0xb178>
   1c4f4:	ubfx	ip, r5, #3, #3
   1c4f8:	add	ip, ip, #48	; 0x30
   1c4fc:	strb	ip, [r8, r3]
   1c500:	add	r9, r9, #1
   1c504:	and	r5, r5, #7
   1c508:	cmp	r9, r1
   1c50c:	add	r5, r5, #48	; 0x30
   1c510:	add	r4, r4, #3
   1c514:	bcs	1c6c8 <__snprintf_chk@plt+0xb340>
   1c518:	mov	ip, r2
   1c51c:	cmp	sl, r4
   1c520:	strbhi	r5, [r8, r4]
   1c524:	add	r4, r4, #1
   1c528:	ldrb	r5, [lr, #1]!
   1c52c:	cmp	r2, #0
   1c530:	bne	1c474 <__snprintf_chk@plt+0xb0ec>
   1c534:	eor	r3, ip, #1
   1c538:	cmp	r7, #0
   1c53c:	and	r3, r3, r6
   1c540:	uxtb	r3, r3
   1c544:	beq	1c558 <__snprintf_chk@plt+0xb1d0>
   1c548:	cmp	sl, r4
   1c54c:	movhi	r7, #92	; 0x5c
   1c550:	strbhi	r7, [r8, r4]
   1c554:	add	r4, r4, #1
   1c558:	add	r9, r9, #1
   1c55c:	cmp	r9, r1
   1c560:	bcs	1c6b0 <__snprintf_chk@plt+0xb328>
   1c564:	cmp	r3, #0
   1c568:	beq	1c6e8 <__snprintf_chk@plt+0xb360>
   1c56c:	cmp	sl, r4
   1c570:	add	r3, r4, #1
   1c574:	mov	r7, #0
   1c578:	strbhi	r0, [r8, r4]
   1c57c:	cmp	sl, r3
   1c580:	add	r4, r4, #2
   1c584:	mov	r6, r7
   1c588:	strbhi	r0, [r8, r3]
   1c58c:	b	1c51c <__snprintf_chk@plt+0xb194>
   1c590:	cmp	r1, #1
   1c594:	beq	1c408 <__snprintf_chk@plt+0xb080>
   1c598:	add	r2, r4, #1
   1c59c:	add	r3, sl, r1
   1c5a0:	add	r2, sl, r2
   1c5a4:	add	r4, r3, r4
   1c5a8:	ldrb	r3, [r2], #1
   1c5ac:	sub	r3, r3, #91	; 0x5b
   1c5b0:	cmp	r3, #33	; 0x21
   1c5b4:	ldrls	pc, [pc, r3, lsl #2]
   1c5b8:	b	1c644 <__snprintf_chk@plt+0xb2bc>
   1c5bc:	andeq	ip, r1, r0, asr r6
   1c5c0:	andeq	ip, r1, r0, asr r6
   1c5c4:	andeq	ip, r1, r4, asr #12
   1c5c8:	andeq	ip, r1, r0, asr r6
   1c5cc:	andeq	ip, r1, r4, asr #12
   1c5d0:	andeq	ip, r1, r0, asr r6
   1c5d4:	andeq	ip, r1, r4, asr #12
   1c5d8:	andeq	ip, r1, r4, asr #12
   1c5dc:	andeq	ip, r1, r4, asr #12
   1c5e0:	andeq	ip, r1, r4, asr #12
   1c5e4:	andeq	ip, r1, r4, asr #12
   1c5e8:	andeq	ip, r1, r4, asr #12
   1c5ec:	andeq	ip, r1, r4, asr #12
   1c5f0:	andeq	ip, r1, r4, asr #12
   1c5f4:	andeq	ip, r1, r4, asr #12
   1c5f8:	andeq	ip, r1, r4, asr #12
   1c5fc:	andeq	ip, r1, r4, asr #12
   1c600:	andeq	ip, r1, r4, asr #12
   1c604:	andeq	ip, r1, r4, asr #12
   1c608:	andeq	ip, r1, r4, asr #12
   1c60c:	andeq	ip, r1, r4, asr #12
   1c610:	andeq	ip, r1, r4, asr #12
   1c614:	andeq	ip, r1, r4, asr #12
   1c618:	andeq	ip, r1, r4, asr #12
   1c61c:	andeq	ip, r1, r4, asr #12
   1c620:	andeq	ip, r1, r4, asr #12
   1c624:	andeq	ip, r1, r4, asr #12
   1c628:	andeq	ip, r1, r4, asr #12
   1c62c:	andeq	ip, r1, r4, asr #12
   1c630:	andeq	ip, r1, r4, asr #12
   1c634:	andeq	ip, r1, r4, asr #12
   1c638:	andeq	ip, r1, r4, asr #12
   1c63c:	andeq	ip, r1, r4, asr #12
   1c640:	andeq	ip, r1, r0, asr r6
   1c644:	cmp	r4, r2
   1c648:	bne	1c5a8 <__snprintf_chk@plt+0xb220>
   1c64c:	b	1c408 <__snprintf_chk@plt+0xb080>
   1c650:	mov	r8, #2
   1c654:	ldr	fp, [sp, #76]	; 0x4c
   1c658:	ldr	sl, [sp, #80]	; 0x50
   1c65c:	b	1bb88 <__snprintf_chk@plt+0xa800>
   1c660:	ldr	r2, [sp, #40]	; 0x28
   1c664:	str	fp, [sp, #152]	; 0x98
   1c668:	mov	fp, r8
   1c66c:	ldr	r8, [sp, #152]	; 0x98
   1c670:	and	r2, r2, r3
   1c674:	str	r2, [sp, #40]	; 0x28
   1c678:	b	1bb88 <__snprintf_chk@plt+0xa800>
   1c67c:	cmp	sl, r4
   1c680:	movls	r0, r4
   1c684:	bls	1bcb8 <__snprintf_chk@plt+0xa930>
   1c688:	ldr	r3, [sp, #48]	; 0x30
   1c68c:	b	1bca8 <__snprintf_chk@plt+0xa920>
   1c690:	str	sl, [sp, #72]	; 0x48
   1c694:	ldr	sl, [sp, #44]	; 0x2c
   1c698:	b	1baf8 <__snprintf_chk@plt+0xa770>
   1c69c:	str	r3, [sp, #40]	; 0x28
   1c6a0:	str	fp, [sp, #152]	; 0x98
   1c6a4:	mov	fp, r8
   1c6a8:	ldr	r8, [sp, #152]	; 0x98
   1c6ac:	b	1bb88 <__snprintf_chk@plt+0xa800>
   1c6b0:	str	r6, [sp, #48]	; 0x30
   1c6b4:	ldr	r6, [sp, #52]	; 0x34
   1c6b8:	b	1bb28 <__snprintf_chk@plt+0xa7a0>
   1c6bc:	mov	r6, #0
   1c6c0:	ldr	r2, [sp, #40]	; 0x28
   1c6c4:	b	1c458 <__snprintf_chk@plt+0xb0d0>
   1c6c8:	str	r6, [sp, #48]	; 0x30
   1c6cc:	ldr	r6, [sp, #52]	; 0x34
   1c6d0:	b	1b914 <__snprintf_chk@plt+0xa58c>
   1c6d4:	add	r4, r4, #4
   1c6d8:	mov	r6, #0
   1c6dc:	str	r3, [sp, #48]	; 0x30
   1c6e0:	mov	r5, #48	; 0x30
   1c6e4:	b	1b89c <__snprintf_chk@plt+0xa514>
   1c6e8:	mov	r7, r3
   1c6ec:	b	1c51c <__snprintf_chk@plt+0xb194>
   1c6f0:	mov	r3, #1
   1c6f4:	movw	r2, #15752	; 0x3d88
   1c6f8:	movt	r2, #2
   1c6fc:	mov	r4, r3
   1c700:	str	r3, [sp, #36]	; 0x24
   1c704:	str	r3, [sp, #40]	; 0x28
   1c708:	str	sl, [sp, #44]	; 0x2c
   1c70c:	str	sl, [sp, #48]	; 0x30
   1c710:	str	r3, [sp, #56]	; 0x38
   1c714:	str	r2, [sp, #60]	; 0x3c
   1c718:	str	sl, [sp, #68]	; 0x44
   1c71c:	str	sl, [sp, #72]	; 0x48
   1c720:	b	1b3c4 <__snprintf_chk@plt+0xa03c>
   1c724:	mov	r3, r6
   1c728:	mov	r5, #48	; 0x30
   1c72c:	mov	r6, #0
   1c730:	b	1b89c <__snprintf_chk@plt+0xa514>
   1c734:	mov	r5, r3
   1c738:	b	1bc14 <__snprintf_chk@plt+0xa88c>
   1c73c:	cmp	sl, r4
   1c740:	mov	r5, #48	; 0x30
   1c744:	movhi	r3, #48	; 0x30
   1c748:	strbhi	r3, [r8, r4]
   1c74c:	add	r3, r0, #2
   1c750:	add	r4, r0, #3
   1c754:	cmp	sl, r3
   1c758:	movhi	r1, #48	; 0x30
   1c75c:	strbhi	r1, [r8, r3]
   1c760:	b	1bcec <__snprintf_chk@plt+0xa964>
   1c764:	str	fp, [sp, #152]	; 0x98
   1c768:	mov	fp, r8
   1c76c:	ldr	r8, [sp, #152]	; 0x98
   1c770:	b	1bb88 <__snprintf_chk@plt+0xa800>
   1c774:	ldr	r3, [sp, #164]	; 0xa4
   1c778:	ldrb	r3, [r3]
   1c77c:	cmp	r3, #0
   1c780:	beq	1b394 <__snprintf_chk@plt+0xa00c>
   1c784:	ldr	r2, [sp, #164]	; 0xa4
   1c788:	cmp	sl, r4
   1c78c:	strbhi	r3, [fp, r4]
   1c790:	add	r4, r4, #1
   1c794:	ldrb	r3, [r2, #1]!
   1c798:	cmp	r3, #0
   1c79c:	bne	1c788 <__snprintf_chk@plt+0xb400>
   1c7a0:	b	1b394 <__snprintf_chk@plt+0xa00c>
   1c7a4:	mov	ip, r5
   1c7a8:	mov	r6, #0
   1c7ac:	ldr	r2, [sp, #40]	; 0x28
   1c7b0:	ldr	r8, [sp, #76]	; 0x4c
   1c7b4:	ldr	sl, [sp, #80]	; 0x50
   1c7b8:	ldr	r5, [sp, #84]	; 0x54
   1c7bc:	ldr	r7, [sp, #88]	; 0x58
   1c7c0:	ldr	r4, [sp, #92]	; 0x5c
   1c7c4:	b	1c450 <__snprintf_chk@plt+0xb0c8>
   1c7c8:	ldr	r2, [sp, #32]
   1c7cc:	ldrb	r1, [r2, r3]
   1c7d0:	sub	r2, r1, #33	; 0x21
   1c7d4:	cmp	r2, #29
   1c7d8:	ldrls	pc, [pc, r2, lsl #2]
   1c7dc:	b	1c8b8 <__snprintf_chk@plt+0xb530>
   1c7e0:	andeq	ip, r1, r8, asr r8
   1c7e4:			; <UNDEFINED> instruction: 0x0001c8b8
   1c7e8:			; <UNDEFINED> instruction: 0x0001c8b8
   1c7ec:			; <UNDEFINED> instruction: 0x0001c8b8
   1c7f0:			; <UNDEFINED> instruction: 0x0001c8b8
   1c7f4:			; <UNDEFINED> instruction: 0x0001c8b8
   1c7f8:	andeq	ip, r1, r8, asr r8
   1c7fc:	andeq	ip, r1, r8, asr r8
   1c800:	andeq	ip, r1, r8, asr r8
   1c804:			; <UNDEFINED> instruction: 0x0001c8b8
   1c808:			; <UNDEFINED> instruction: 0x0001c8b8
   1c80c:			; <UNDEFINED> instruction: 0x0001c8b8
   1c810:	andeq	ip, r1, r8, asr r8
   1c814:			; <UNDEFINED> instruction: 0x0001c8b8
   1c818:	andeq	ip, r1, r8, asr r8
   1c81c:			; <UNDEFINED> instruction: 0x0001c8b8
   1c820:			; <UNDEFINED> instruction: 0x0001c8b8
   1c824:			; <UNDEFINED> instruction: 0x0001c8b8
   1c828:			; <UNDEFINED> instruction: 0x0001c8b8
   1c82c:			; <UNDEFINED> instruction: 0x0001c8b8
   1c830:			; <UNDEFINED> instruction: 0x0001c8b8
   1c834:			; <UNDEFINED> instruction: 0x0001c8b8
   1c838:			; <UNDEFINED> instruction: 0x0001c8b8
   1c83c:			; <UNDEFINED> instruction: 0x0001c8b8
   1c840:			; <UNDEFINED> instruction: 0x0001c8b8
   1c844:			; <UNDEFINED> instruction: 0x0001c8b8
   1c848:			; <UNDEFINED> instruction: 0x0001c8b8
   1c84c:	andeq	ip, r1, r8, asr r8
   1c850:	andeq	ip, r1, r8, asr r8
   1c854:	andeq	ip, r1, r8, asr r8
   1c858:	ldr	r2, [sp, #44]	; 0x2c
   1c85c:	cmp	r2, #0
   1c860:	bne	1c9bc <__snprintf_chk@plt+0xb634>
   1c864:	cmp	sl, r4
   1c868:	mov	r5, r1
   1c86c:	movhi	r2, #63	; 0x3f
   1c870:	mov	r9, r3
   1c874:	strbhi	r2, [r8, r4]
   1c878:	add	r2, r4, #1
   1c87c:	cmp	sl, r2
   1c880:	movhi	r0, #34	; 0x22
   1c884:	strbhi	r0, [r8, r2]
   1c888:	add	r2, r4, #2
   1c88c:	cmp	sl, r2
   1c890:	movhi	r0, #34	; 0x22
   1c894:	strbhi	r0, [r8, r2]
   1c898:	add	r2, r4, #3
   1c89c:	add	r4, r4, #4
   1c8a0:	cmp	sl, r2
   1c8a4:	movhi	r0, #63	; 0x3f
   1c8a8:	strbhi	r0, [r8, r2]
   1c8ac:	mov	r2, #0
   1c8b0:	mov	r6, r2
   1c8b4:	b	1bcec <__snprintf_chk@plt+0xa964>
   1c8b8:	mov	r3, #0
   1c8bc:	mov	r6, r3
   1c8c0:	b	1b864 <__snprintf_chk@plt+0xa4dc>
   1c8c4:	ldr	r0, [sp, #28]
   1c8c8:	mov	r1, r4
   1c8cc:	mov	r2, r7
   1c8d0:	mov	r3, r5
   1c8d4:	mov	ip, r5
   1c8d8:	ldr	r8, [sp, #76]	; 0x4c
   1c8dc:	ldr	sl, [sp, #80]	; 0x50
   1c8e0:	cmp	r1, r0
   1c8e4:	ldr	r5, [sp, #84]	; 0x54
   1c8e8:	ldr	r7, [sp, #88]	; 0x58
   1c8ec:	ldr	r4, [sp, #92]	; 0x5c
   1c8f0:	bcs	1c924 <__snprintf_chk@plt+0xb59c>
   1c8f4:	ldrb	r6, [r2]
   1c8f8:	cmp	r6, #0
   1c8fc:	bne	1c910 <__snprintf_chk@plt+0xb588>
   1c900:	b	1ca44 <__snprintf_chk@plt+0xb6bc>
   1c904:	ldrb	r6, [r2, #1]!
   1c908:	cmp	r6, #0
   1c90c:	beq	1c9cc <__snprintf_chk@plt+0xb644>
   1c910:	add	r3, r3, #1
   1c914:	add	r1, r9, r3
   1c918:	cmp	r1, r0
   1c91c:	bcc	1c904 <__snprintf_chk@plt+0xb57c>
   1c920:	mov	ip, r3
   1c924:	mov	r6, #0
   1c928:	ldr	r2, [sp, #40]	; 0x28
   1c92c:	b	1c450 <__snprintf_chk@plt+0xb0c8>
   1c930:	mov	r3, #1
   1c934:	mov	r2, #0
   1c938:	mov	r4, r2
   1c93c:	str	r3, [sp, #36]	; 0x24
   1c940:	str	r3, [sp, #40]	; 0x28
   1c944:	str	r3, [sp, #44]	; 0x2c
   1c948:	str	r2, [sp, #48]	; 0x30
   1c94c:	str	r3, [sp, #56]	; 0x38
   1c950:	movw	r3, #15752	; 0x3d88
   1c954:	movt	r3, #2
   1c958:	str	r3, [sp, #60]	; 0x3c
   1c95c:	str	r2, [sp, #68]	; 0x44
   1c960:	str	r2, [sp, #72]	; 0x48
   1c964:	b	1b3c4 <__snprintf_chk@plt+0xa03c>
   1c968:	mov	r2, r3
   1c96c:	ldr	r3, [sp, #60]	; 0x3c
   1c970:	cmp	r3, #0
   1c974:	moveq	r2, #0
   1c978:	andne	r2, r2, #1
   1c97c:	cmp	r2, #0
   1c980:	beq	1c9ac <__snprintf_chk@plt+0xb624>
   1c984:	mov	r2, r3
   1c988:	ldrb	r3, [r3]
   1c98c:	cmp	r3, #0
   1c990:	beq	1c9ac <__snprintf_chk@plt+0xb624>
   1c994:	cmp	sl, r4
   1c998:	strbhi	r3, [fp, r4]
   1c99c:	add	r4, r4, #1
   1c9a0:	ldrb	r3, [r2, #1]!
   1c9a4:	cmp	r3, #0
   1c9a8:	bne	1c994 <__snprintf_chk@plt+0xb60c>
   1c9ac:	cmp	sl, r4
   1c9b0:	movhi	r3, #0
   1c9b4:	strbhi	r3, [fp, r4]
   1c9b8:	b	1bbcc <__snprintf_chk@plt+0xa844>
   1c9bc:	str	fp, [sp, #152]	; 0x98
   1c9c0:	mov	fp, r8
   1c9c4:	ldr	r8, [sp, #152]	; 0x98
   1c9c8:	b	1bb94 <__snprintf_chk@plt+0xa80c>
   1c9cc:	mov	ip, r3
   1c9d0:	ldr	r2, [sp, #40]	; 0x28
   1c9d4:	b	1c450 <__snprintf_chk@plt+0xb0c8>
   1c9d8:	str	fp, [sp, #152]	; 0x98
   1c9dc:	mov	fp, r8
   1c9e0:	ldr	r8, [sp, #152]	; 0x98
   1c9e4:	sub	r3, r8, #2
   1c9e8:	clz	r3, r3
   1c9ec:	lsr	r3, r3, #5
   1c9f0:	str	r3, [sp, #40]	; 0x28
   1c9f4:	b	1bb88 <__snprintf_chk@plt+0xa800>
   1c9f8:	mov	ip, #5
   1c9fc:	ldr	r3, [sp, #28]
   1ca00:	str	ip, [sp]
   1ca04:	ldr	r2, [sp, #156]	; 0x9c
   1ca08:	ldr	ip, [sp, #164]	; 0xa4
   1ca0c:	ldr	r0, [sp, #160]	; 0xa0
   1ca10:	str	r2, [sp, #4]
   1ca14:	ldr	r2, [sp, #32]
   1ca18:	ldr	r1, [sp, #72]	; 0x48
   1ca1c:	str	ip, [sp, #12]
   1ca20:	ldr	ip, [sp, #168]	; 0xa8
   1ca24:	str	r0, [sp, #8]
   1ca28:	mov	r0, fp
   1ca2c:	str	ip, [sp, #16]
   1ca30:	bl	1b2dc <__snprintf_chk@plt+0x9f54>
   1ca34:	mov	r4, r0
   1ca38:	b	1bbcc <__snprintf_chk@plt+0xa844>
   1ca3c:	mov	r8, #2
   1ca40:	b	1bb88 <__snprintf_chk@plt+0xa800>
   1ca44:	ldr	r2, [sp, #40]	; 0x28
   1ca48:	b	1c450 <__snprintf_chk@plt+0xb0c8>
   1ca4c:	mov	r3, #0
   1ca50:	mov	r2, #1
   1ca54:	mov	r4, r3
   1ca58:	strd	r2, [sp, #36]	; 0x24
   1ca5c:	strd	r2, [sp, #44]	; 0x2c
   1ca60:	str	r2, [sp, #56]	; 0x38
   1ca64:	str	r3, [sp, #68]	; 0x44
   1ca68:	str	r3, [sp, #72]	; 0x48
   1ca6c:	movw	r3, #15772	; 0x3d9c
   1ca70:	movt	r3, #2
   1ca74:	str	r3, [sp, #60]	; 0x3c
   1ca78:	b	1b3c4 <__snprintf_chk@plt+0xa03c>
   1ca7c:	mov	r3, #0
   1ca80:	mov	r1, #1
   1ca84:	mov	r2, r3
   1ca88:	str	r1, [sp, #36]	; 0x24
   1ca8c:	str	r3, [sp, #48]	; 0x30
   1ca90:	str	sl, [sp, #72]	; 0x48
   1ca94:	b	1b9cc <__snprintf_chk@plt+0xa644>
   1ca98:	bl	1137c <abort@plt>
   1ca9c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1caa0:	mov	r4, r0
   1caa4:	mov	r5, r3
   1caa8:	strd	r6, [sp, #8]
   1caac:	movw	r7, #20804	; 0x5144
   1cab0:	movt	r7, #3
   1cab4:	strd	r8, [sp, #16]
   1cab8:	strd	sl, [sp, #24]
   1cabc:	mov	sl, r1
   1cac0:	mov	fp, r2
   1cac4:	str	lr, [sp, #32]
   1cac8:	sub	sp, sp, #60	; 0x3c
   1cacc:	bl	11250 <__errno_location@plt>
   1cad0:	mov	r8, r0
   1cad4:	cmn	r4, #-2147483647	; 0x80000001
   1cad8:	ldr	r6, [r7]
   1cadc:	movne	r0, #0
   1cae0:	moveq	r0, #1
   1cae4:	ldr	r3, [r8]
   1cae8:	orrs	r0, r0, r4, lsr #31
   1caec:	str	r3, [sp, #28]
   1caf0:	bne	1cc80 <__snprintf_chk@plt+0xb8f8>
   1caf4:	ldr	r3, [r7, #4]
   1caf8:	cmp	r3, r4
   1cafc:	bgt	1cb5c <__snprintf_chk@plt+0xb7d4>
   1cb00:	add	r1, r7, #8
   1cb04:	sub	r2, r4, r3
   1cb08:	str	r3, [sp, #52]	; 0x34
   1cb0c:	cmp	r6, r1
   1cb10:	add	r2, r2, #1
   1cb14:	beq	1cc58 <__snprintf_chk@plt+0xb8d0>
   1cb18:	mov	r1, #8
   1cb1c:	mov	r0, r6
   1cb20:	mvn	r3, #-2147483648	; 0x80000000
   1cb24:	str	r1, [sp]
   1cb28:	add	r1, sp, #52	; 0x34
   1cb2c:	bl	1e0ac <__snprintf_chk@plt+0xcd24>
   1cb30:	mov	r6, r0
   1cb34:	str	r0, [r7]
   1cb38:	ldr	r0, [r7, #4]
   1cb3c:	mov	r1, #0
   1cb40:	ldr	r2, [sp, #52]	; 0x34
   1cb44:	sub	r2, r2, r0
   1cb48:	add	r0, r6, r0, lsl #3
   1cb4c:	lsl	r2, r2, #3
   1cb50:	bl	1128c <memset@plt>
   1cb54:	ldr	r3, [sp, #52]	; 0x34
   1cb58:	str	r3, [r7, #4]
   1cb5c:	ldr	r1, [r5, #4]
   1cb60:	add	r0, r6, r4, lsl #3
   1cb64:	add	ip, r5, #8
   1cb68:	mov	r3, fp
   1cb6c:	mov	r2, sl
   1cb70:	ldr	r7, [r0, #4]
   1cb74:	str	r0, [sp, #36]	; 0x24
   1cb78:	str	ip, [sp, #40]	; 0x28
   1cb7c:	orr	r0, r1, #1
   1cb80:	ldr	r9, [r6, r4, lsl #3]
   1cb84:	str	ip, [sp, #8]
   1cb88:	ldr	lr, [r5, #44]	; 0x2c
   1cb8c:	str	r0, [sp, #4]
   1cb90:	ldr	ip, [r5]
   1cb94:	mov	r1, r9
   1cb98:	str	ip, [sp, #32]
   1cb9c:	ldr	ip, [r5, #40]	; 0x28
   1cba0:	str	ip, [sp, #12]
   1cba4:	ldr	ip, [sp, #32]
   1cba8:	str	lr, [sp, #16]
   1cbac:	str	r0, [sp, #44]	; 0x2c
   1cbb0:	mov	r0, r7
   1cbb4:	str	ip, [sp]
   1cbb8:	bl	1b2dc <__snprintf_chk@plt+0x9f54>
   1cbbc:	cmp	r9, r0
   1cbc0:	bhi	1cc30 <__snprintf_chk@plt+0xb8a8>
   1cbc4:	add	r9, r0, #1
   1cbc8:	movw	r3, #20928	; 0x51c0
   1cbcc:	movt	r3, #3
   1cbd0:	cmp	r7, r3
   1cbd4:	str	r9, [r6, r4, lsl #3]
   1cbd8:	beq	1cbe4 <__snprintf_chk@plt+0xb85c>
   1cbdc:	mov	r0, r7
   1cbe0:	bl	14b6c <__snprintf_chk@plt+0x37e4>
   1cbe4:	mov	r0, r9
   1cbe8:	bl	1defc <__snprintf_chk@plt+0xcb74>
   1cbec:	ldr	ip, [r5]
   1cbf0:	mov	r3, fp
   1cbf4:	mov	r2, sl
   1cbf8:	mov	r1, r9
   1cbfc:	mov	r7, r0
   1cc00:	ldr	lr, [sp, #36]	; 0x24
   1cc04:	ldr	r4, [r5, #40]	; 0x28
   1cc08:	str	r0, [lr, #4]
   1cc0c:	ldr	lr, [r5, #44]	; 0x2c
   1cc10:	str	ip, [sp]
   1cc14:	ldr	ip, [sp, #44]	; 0x2c
   1cc18:	str	ip, [sp, #4]
   1cc1c:	ldr	ip, [sp, #40]	; 0x28
   1cc20:	str	r4, [sp, #12]
   1cc24:	str	lr, [sp, #16]
   1cc28:	str	ip, [sp, #8]
   1cc2c:	bl	1b2dc <__snprintf_chk@plt+0x9f54>
   1cc30:	ldr	r3, [sp, #28]
   1cc34:	mov	r0, r7
   1cc38:	str	r3, [r8]
   1cc3c:	add	sp, sp, #60	; 0x3c
   1cc40:	ldrd	r4, [sp]
   1cc44:	ldrd	r6, [sp, #8]
   1cc48:	ldrd	r8, [sp, #16]
   1cc4c:	ldrd	sl, [sp, #24]
   1cc50:	add	sp, sp, #32
   1cc54:	pop	{pc}		; (ldr pc, [sp], #4)
   1cc58:	mov	r1, #8
   1cc5c:	mvn	r3, #-2147483648	; 0x80000000
   1cc60:	str	r1, [sp]
   1cc64:	add	r1, sp, #52	; 0x34
   1cc68:	bl	1e0ac <__snprintf_chk@plt+0xcd24>
   1cc6c:	ldrd	r2, [r7, #8]
   1cc70:	mov	r6, r0
   1cc74:	str	r0, [r7]
   1cc78:	strd	r2, [r0]
   1cc7c:	b	1cb38 <__snprintf_chk@plt+0xb7b0>
   1cc80:	bl	1137c <abort@plt>
   1cc84:	strd	r4, [sp, #-16]!
   1cc88:	mov	r5, r0
   1cc8c:	str	r6, [sp, #8]
   1cc90:	str	lr, [sp, #12]
   1cc94:	bl	11250 <__errno_location@plt>
   1cc98:	mov	r4, r0
   1cc9c:	cmp	r5, #0
   1cca0:	ldr	r0, [pc, #32]	; 1ccc8 <__snprintf_chk@plt+0xb940>
   1cca4:	mov	r1, #48	; 0x30
   1cca8:	movne	r0, r5
   1ccac:	ldr	r6, [r4]
   1ccb0:	bl	1e224 <__snprintf_chk@plt+0xce9c>
   1ccb4:	str	r6, [r4]
   1ccb8:	ldrd	r4, [sp]
   1ccbc:	ldr	r6, [sp, #8]
   1ccc0:	add	sp, sp, #12
   1ccc4:	pop	{pc}		; (ldr pc, [sp], #4)
   1ccc8:	andeq	r5, r3, r0, asr #5
   1cccc:	ldr	r3, [pc, #12]	; 1cce0 <__snprintf_chk@plt+0xb958>
   1ccd0:	cmp	r0, #0
   1ccd4:	moveq	r0, r3
   1ccd8:	ldr	r0, [r0]
   1ccdc:	bx	lr
   1cce0:	andeq	r5, r3, r0, asr #5
   1cce4:	ldr	r3, [pc, #12]	; 1ccf8 <__snprintf_chk@plt+0xb970>
   1cce8:	cmp	r0, #0
   1ccec:	moveq	r0, r3
   1ccf0:	str	r1, [r0]
   1ccf4:	bx	lr
   1ccf8:	andeq	r5, r3, r0, asr #5
   1ccfc:	ldr	r3, [pc, #52]	; 1cd38 <__snprintf_chk@plt+0xb9b0>
   1cd00:	cmp	r0, #0
   1cd04:	push	{lr}		; (str lr, [sp, #-4]!)
   1cd08:	lsr	lr, r1, #5
   1cd0c:	and	r1, r1, #31
   1cd10:	moveq	r0, r3
   1cd14:	add	r3, r0, #8
   1cd18:	ldr	ip, [r3, lr, lsl #2]
   1cd1c:	lsr	r0, ip, r1
   1cd20:	eor	r2, r2, r0
   1cd24:	and	r0, r0, #1
   1cd28:	and	r2, r2, #1
   1cd2c:	eor	r1, ip, r2, lsl r1
   1cd30:	str	r1, [r3, lr, lsl #2]
   1cd34:	pop	{pc}		; (ldr pc, [sp], #4)
   1cd38:	andeq	r5, r3, r0, asr #5
   1cd3c:	ldr	r3, [pc, #16]	; 1cd54 <__snprintf_chk@plt+0xb9cc>
   1cd40:	cmp	r0, #0
   1cd44:	movne	r3, r0
   1cd48:	ldr	r0, [r3, #4]
   1cd4c:	str	r1, [r3, #4]
   1cd50:	bx	lr
   1cd54:	andeq	r5, r3, r0, asr #5
   1cd58:	ldr	r3, [pc, #48]	; 1cd90 <__snprintf_chk@plt+0xba08>
   1cd5c:	cmp	r0, #0
   1cd60:	mov	ip, #10
   1cd64:	moveq	r0, r3
   1cd68:	cmp	r2, #0
   1cd6c:	cmpne	r1, #0
   1cd70:	str	ip, [r0]
   1cd74:	beq	1cd84 <__snprintf_chk@plt+0xb9fc>
   1cd78:	str	r1, [r0, #40]	; 0x28
   1cd7c:	str	r2, [r0, #44]	; 0x2c
   1cd80:	bx	lr
   1cd84:	str	r4, [sp, #-8]!
   1cd88:	str	lr, [sp, #4]
   1cd8c:	bl	1137c <abort@plt>
   1cd90:	andeq	r5, r3, r0, asr #5
   1cd94:	strd	r4, [sp, #-28]!	; 0xffffffe4
   1cd98:	strd	r6, [sp, #8]
   1cd9c:	mov	r7, r0
   1cda0:	mov	r6, r1
   1cda4:	strd	r8, [sp, #16]
   1cda8:	mov	r8, r2
   1cdac:	mov	r9, r3
   1cdb0:	str	lr, [sp, #24]
   1cdb4:	sub	sp, sp, #28
   1cdb8:	ldr	r4, [sp, #56]	; 0x38
   1cdbc:	ldr	ip, [pc, #104]	; 1ce2c <__snprintf_chk@plt+0xbaa4>
   1cdc0:	cmp	r4, #0
   1cdc4:	moveq	r4, ip
   1cdc8:	bl	11250 <__errno_location@plt>
   1cdcc:	ldr	ip, [r4, #44]	; 0x2c
   1cdd0:	mov	r5, r0
   1cdd4:	mov	r1, r6
   1cdd8:	add	lr, r4, #8
   1cddc:	mov	r3, r9
   1cde0:	ldr	r6, [r5]
   1cde4:	mov	r2, r8
   1cde8:	mov	r0, r7
   1cdec:	str	ip, [sp, #16]
   1cdf0:	ldr	ip, [r4, #40]	; 0x28
   1cdf4:	str	lr, [sp, #8]
   1cdf8:	str	ip, [sp, #12]
   1cdfc:	ldr	ip, [r4, #4]
   1ce00:	str	ip, [sp, #4]
   1ce04:	ldr	ip, [r4]
   1ce08:	str	ip, [sp]
   1ce0c:	bl	1b2dc <__snprintf_chk@plt+0x9f54>
   1ce10:	str	r6, [r5]
   1ce14:	add	sp, sp, #28
   1ce18:	ldrd	r4, [sp]
   1ce1c:	ldrd	r6, [sp, #8]
   1ce20:	ldrd	r8, [sp, #16]
   1ce24:	add	sp, sp, #24
   1ce28:	pop	{pc}		; (ldr pc, [sp], #4)
   1ce2c:	andeq	r5, r3, r0, asr #5
   1ce30:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1ce34:	cmp	r3, #0
   1ce38:	ldr	r4, [pc, #220]	; 1cf1c <__snprintf_chk@plt+0xbb94>
   1ce3c:	movne	r4, r3
   1ce40:	strd	r6, [sp, #8]
   1ce44:	mov	r6, r2
   1ce48:	strd	r8, [sp, #16]
   1ce4c:	mov	r9, r0
   1ce50:	strd	sl, [sp, #24]
   1ce54:	mov	sl, r1
   1ce58:	str	lr, [sp, #32]
   1ce5c:	sub	sp, sp, #44	; 0x2c
   1ce60:	bl	11250 <__errno_location@plt>
   1ce64:	ldr	r5, [r4, #4]
   1ce68:	mov	r7, r0
   1ce6c:	mov	r1, #0
   1ce70:	add	r8, r4, #8
   1ce74:	mov	r3, sl
   1ce78:	ldr	ip, [r4, #44]	; 0x2c
   1ce7c:	mov	r2, r9
   1ce80:	mov	r0, r1
   1ce84:	ldr	lr, [r7]
   1ce88:	cmp	r6, r1
   1ce8c:	orreq	r5, r5, #1
   1ce90:	str	ip, [sp, #16]
   1ce94:	ldr	ip, [r4, #40]	; 0x28
   1ce98:	stmib	sp, {r5, r8, ip}
   1ce9c:	ldr	ip, [r4]
   1cea0:	str	lr, [sp, #28]
   1cea4:	str	ip, [sp]
   1cea8:	bl	1b2dc <__snprintf_chk@plt+0x9f54>
   1ceac:	add	r1, r0, #1
   1ceb0:	mov	fp, r0
   1ceb4:	mov	r0, r1
   1ceb8:	str	r1, [sp, #36]	; 0x24
   1cebc:	bl	1defc <__snprintf_chk@plt+0xcb74>
   1cec0:	ldr	ip, [r4, #44]	; 0x2c
   1cec4:	mov	r3, sl
   1cec8:	mov	r2, r9
   1cecc:	ldr	r1, [sp, #36]	; 0x24
   1ced0:	str	ip, [sp, #16]
   1ced4:	ldr	ip, [r4, #40]	; 0x28
   1ced8:	str	r0, [sp, #32]
   1cedc:	stmib	sp, {r5, r8, ip}
   1cee0:	ldr	ip, [r4]
   1cee4:	str	ip, [sp]
   1cee8:	bl	1b2dc <__snprintf_chk@plt+0x9f54>
   1ceec:	ldr	lr, [sp, #28]
   1cef0:	cmp	r6, #0
   1cef4:	ldr	r0, [sp, #32]
   1cef8:	str	lr, [r7]
   1cefc:	strne	fp, [r6]
   1cf00:	add	sp, sp, #44	; 0x2c
   1cf04:	ldrd	r4, [sp]
   1cf08:	ldrd	r6, [sp, #8]
   1cf0c:	ldrd	r8, [sp, #16]
   1cf10:	ldrd	sl, [sp, #24]
   1cf14:	add	sp, sp, #32
   1cf18:	pop	{pc}		; (ldr pc, [sp], #4)
   1cf1c:	andeq	r5, r3, r0, asr #5
   1cf20:	mov	r3, r2
   1cf24:	mov	r2, #0
   1cf28:	b	1ce30 <__snprintf_chk@plt+0xbaa8>
   1cf2c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1cf30:	movw	r5, #20804	; 0x5144
   1cf34:	movt	r5, #3
   1cf38:	ldr	r3, [r5, #4]
   1cf3c:	strd	r6, [sp, #8]
   1cf40:	str	r8, [sp, #16]
   1cf44:	str	lr, [sp, #20]
   1cf48:	ldr	r7, [r5]
   1cf4c:	cmp	r3, #1
   1cf50:	ble	1cf74 <__snprintf_chk@plt+0xbbec>
   1cf54:	mov	r4, #1
   1cf58:	add	r6, r7, #4
   1cf5c:	ldr	r0, [r6, r4, lsl #3]
   1cf60:	add	r4, r4, #1
   1cf64:	bl	14b6c <__snprintf_chk@plt+0x37e4>
   1cf68:	ldr	r3, [r5, #4]
   1cf6c:	cmp	r3, r4
   1cf70:	bgt	1cf5c <__snprintf_chk@plt+0xbbd4>
   1cf74:	ldr	r0, [r7, #4]
   1cf78:	movw	r4, #20928	; 0x51c0
   1cf7c:	movt	r4, #3
   1cf80:	cmp	r0, r4
   1cf84:	beq	1cf98 <__snprintf_chk@plt+0xbc10>
   1cf88:	bl	14b6c <__snprintf_chk@plt+0x37e4>
   1cf8c:	mov	r3, #256	; 0x100
   1cf90:	str	r3, [r5, #8]
   1cf94:	str	r4, [r5, #12]
   1cf98:	ldr	r4, [pc, #44]	; 1cfcc <__snprintf_chk@plt+0xbc44>
   1cf9c:	cmp	r7, r4
   1cfa0:	beq	1cfb0 <__snprintf_chk@plt+0xbc28>
   1cfa4:	mov	r0, r7
   1cfa8:	bl	14b6c <__snprintf_chk@plt+0x37e4>
   1cfac:	str	r4, [r5]
   1cfb0:	mov	r3, #1
   1cfb4:	ldrd	r6, [sp, #8]
   1cfb8:	str	r3, [r5, #4]
   1cfbc:	ldrd	r4, [sp]
   1cfc0:	ldr	r8, [sp, #16]
   1cfc4:	add	sp, sp, #20
   1cfc8:	pop	{pc}		; (ldr pc, [sp], #4)
   1cfcc:	andeq	r5, r3, ip, asr #2
   1cfd0:	ldr	r3, [pc, #4]	; 1cfdc <__snprintf_chk@plt+0xbc54>
   1cfd4:	mvn	r2, #0
   1cfd8:	b	1ca9c <__snprintf_chk@plt+0xb714>
   1cfdc:	andeq	r5, r3, r0, asr #5
   1cfe0:	ldr	r3, [pc]	; 1cfe8 <__snprintf_chk@plt+0xbc60>
   1cfe4:	b	1ca9c <__snprintf_chk@plt+0xb714>
   1cfe8:	andeq	r5, r3, r0, asr #5
   1cfec:	mov	r1, r0
   1cff0:	ldr	r3, [pc, #8]	; 1d000 <__snprintf_chk@plt+0xbc78>
   1cff4:	mvn	r2, #0
   1cff8:	mov	r0, #0
   1cffc:	b	1ca9c <__snprintf_chk@plt+0xb714>
   1d000:	andeq	r5, r3, r0, asr #5
   1d004:	mov	r2, r1
   1d008:	ldr	r3, [pc, #8]	; 1d018 <__snprintf_chk@plt+0xbc90>
   1d00c:	mov	r1, r0
   1d010:	mov	r0, #0
   1d014:	b	1ca9c <__snprintf_chk@plt+0xb714>
   1d018:	andeq	r5, r3, r0, asr #5
   1d01c:	strd	r4, [sp, #-12]!
   1d020:	mov	r5, r2
   1d024:	mov	r4, r0
   1d028:	str	lr, [sp, #8]
   1d02c:	sub	sp, sp, #52	; 0x34
   1d030:	mov	r0, sp
   1d034:	bl	1b138 <__snprintf_chk@plt+0x9db0>
   1d038:	mov	r3, sp
   1d03c:	mov	r1, r5
   1d040:	mov	r0, r4
   1d044:	mvn	r2, #0
   1d048:	bl	1ca9c <__snprintf_chk@plt+0xb714>
   1d04c:	add	sp, sp, #52	; 0x34
   1d050:	ldrd	r4, [sp]
   1d054:	add	sp, sp, #8
   1d058:	pop	{pc}		; (ldr pc, [sp], #4)
   1d05c:	strd	r4, [sp, #-16]!
   1d060:	mov	r5, r2
   1d064:	mov	r4, r0
   1d068:	str	r6, [sp, #8]
   1d06c:	mov	r6, r3
   1d070:	str	lr, [sp, #12]
   1d074:	sub	sp, sp, #48	; 0x30
   1d078:	mov	r0, sp
   1d07c:	bl	1b138 <__snprintf_chk@plt+0x9db0>
   1d080:	mov	r3, sp
   1d084:	mov	r2, r6
   1d088:	mov	r1, r5
   1d08c:	mov	r0, r4
   1d090:	bl	1ca9c <__snprintf_chk@plt+0xb714>
   1d094:	add	sp, sp, #48	; 0x30
   1d098:	ldrd	r4, [sp]
   1d09c:	ldr	r6, [sp, #8]
   1d0a0:	add	sp, sp, #12
   1d0a4:	pop	{pc}		; (ldr pc, [sp], #4)
   1d0a8:	mov	r2, r1
   1d0ac:	mov	r1, r0
   1d0b0:	mov	r0, #0
   1d0b4:	b	1d01c <__snprintf_chk@plt+0xbc94>
   1d0b8:	mov	r3, r2
   1d0bc:	mov	r2, r1
   1d0c0:	mov	r1, r0
   1d0c4:	mov	r0, #0
   1d0c8:	b	1d05c <__snprintf_chk@plt+0xbcd4>
   1d0cc:	ldr	ip, [pc, #140]	; 1d160 <__snprintf_chk@plt+0xbdd8>
   1d0d0:	strd	r4, [sp, #-28]!	; 0xffffffe4
   1d0d4:	ldrd	r4, [ip]
   1d0d8:	strd	r6, [sp, #8]
   1d0dc:	ldrd	r6, [ip, #8]
   1d0e0:	strd	r8, [sp, #16]
   1d0e4:	lsr	r9, r2, #5
   1d0e8:	str	lr, [sp, #24]
   1d0ec:	sub	sp, sp, #52	; 0x34
   1d0f0:	and	lr, r2, #31
   1d0f4:	add	r8, sp, #8
   1d0f8:	mov	r2, r1
   1d0fc:	strd	r4, [sp]
   1d100:	mov	r1, r0
   1d104:	mov	r3, sp
   1d108:	strd	r6, [sp, #8]
   1d10c:	mov	r0, #0
   1d110:	ldrd	r4, [ip, #16]
   1d114:	ldrd	r6, [ip, #24]
   1d118:	strd	r4, [sp, #16]
   1d11c:	ldrd	r4, [ip, #32]
   1d120:	strd	r6, [sp, #24]
   1d124:	ldrd	r6, [ip, #40]	; 0x28
   1d128:	strd	r4, [sp, #32]
   1d12c:	strd	r6, [sp, #40]	; 0x28
   1d130:	ldr	ip, [r8, r9, lsl #2]
   1d134:	mvn	r4, ip, lsr lr
   1d138:	and	r4, r4, #1
   1d13c:	eor	lr, ip, r4, lsl lr
   1d140:	str	lr, [r8, r9, lsl #2]
   1d144:	bl	1ca9c <__snprintf_chk@plt+0xb714>
   1d148:	add	sp, sp, #52	; 0x34
   1d14c:	ldrd	r4, [sp]
   1d150:	ldrd	r6, [sp, #8]
   1d154:	ldrd	r8, [sp, #16]
   1d158:	add	sp, sp, #24
   1d15c:	pop	{pc}		; (ldr pc, [sp], #4)
   1d160:	andeq	r5, r3, r0, asr #5
   1d164:	mov	r2, r1
   1d168:	mvn	r1, #0
   1d16c:	b	1d0cc <__snprintf_chk@plt+0xbd44>
   1d170:	mov	r2, #58	; 0x3a
   1d174:	mvn	r1, #0
   1d178:	b	1d0cc <__snprintf_chk@plt+0xbd44>
   1d17c:	mov	r2, #58	; 0x3a
   1d180:	b	1d0cc <__snprintf_chk@plt+0xbd44>
   1d184:	strd	r4, [sp, #-20]!	; 0xffffffec
   1d188:	strd	r6, [sp, #8]
   1d18c:	mov	r6, r0
   1d190:	mov	r7, r2
   1d194:	str	lr, [sp, #16]
   1d198:	sub	sp, sp, #100	; 0x64
   1d19c:	mov	r0, sp
   1d1a0:	bl	1b138 <__snprintf_chk@plt+0x9db0>
   1d1a4:	ldrd	r4, [sp, #8]
   1d1a8:	mov	r1, r7
   1d1ac:	mov	r0, r6
   1d1b0:	add	r3, sp, #48	; 0x30
   1d1b4:	mvn	r2, #0
   1d1b8:	ldrd	r6, [sp]
   1d1bc:	strd	r4, [sp, #56]	; 0x38
   1d1c0:	ldrd	r4, [sp, #16]
   1d1c4:	strd	r6, [sp, #48]	; 0x30
   1d1c8:	ldrd	r6, [sp, #32]
   1d1cc:	ldr	lr, [sp, #60]	; 0x3c
   1d1d0:	strd	r4, [sp, #64]	; 0x40
   1d1d4:	ldrd	r4, [sp, #24]
   1d1d8:	mvn	ip, lr
   1d1dc:	and	ip, ip, #67108864	; 0x4000000
   1d1e0:	strd	r4, [sp, #72]	; 0x48
   1d1e4:	eor	ip, ip, lr
   1d1e8:	ldrd	r4, [sp, #40]	; 0x28
   1d1ec:	str	ip, [sp, #60]	; 0x3c
   1d1f0:	strd	r6, [sp, #80]	; 0x50
   1d1f4:	strd	r4, [sp, #88]	; 0x58
   1d1f8:	bl	1ca9c <__snprintf_chk@plt+0xb714>
   1d1fc:	add	sp, sp, #100	; 0x64
   1d200:	ldrd	r4, [sp]
   1d204:	ldrd	r6, [sp, #8]
   1d208:	add	sp, sp, #16
   1d20c:	pop	{pc}		; (ldr pc, [sp], #4)
   1d210:	ldr	ip, [pc, #156]	; 1d2b4 <__snprintf_chk@plt+0xbf2c>
   1d214:	cmp	r2, #0
   1d218:	cmpne	r1, #0
   1d21c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1d220:	strd	r6, [sp, #8]
   1d224:	mov	r6, r2
   1d228:	str	r8, [sp, #16]
   1d22c:	mov	r8, r3
   1d230:	strd	sl, [sp, #20]
   1d234:	ldrd	r4, [ip]
   1d238:	str	lr, [sp, #28]
   1d23c:	sub	sp, sp, #48	; 0x30
   1d240:	mov	lr, #10
   1d244:	ldrd	r2, [ip, #8]
   1d248:	ldrd	sl, [ip, #16]
   1d24c:	strd	r4, [sp]
   1d250:	ldrd	r4, [ip, #32]
   1d254:	str	lr, [sp]
   1d258:	strd	r2, [sp, #8]
   1d25c:	strd	sl, [sp, #16]
   1d260:	ldrd	r2, [ip, #24]
   1d264:	ldrd	sl, [ip, #40]	; 0x28
   1d268:	strd	r2, [sp, #24]
   1d26c:	strd	r4, [sp, #32]
   1d270:	strd	sl, [sp, #40]	; 0x28
   1d274:	beq	1d2b0 <__snprintf_chk@plt+0xbf28>
   1d278:	ldr	r2, [sp, #80]	; 0x50
   1d27c:	mov	r7, r1
   1d280:	mov	r3, sp
   1d284:	mov	r1, r8
   1d288:	str	r7, [sp, #40]	; 0x28
   1d28c:	str	r6, [sp, #44]	; 0x2c
   1d290:	bl	1ca9c <__snprintf_chk@plt+0xb714>
   1d294:	add	sp, sp, #48	; 0x30
   1d298:	ldrd	r4, [sp]
   1d29c:	ldrd	r6, [sp, #8]
   1d2a0:	ldr	r8, [sp, #16]
   1d2a4:	ldrd	sl, [sp, #20]
   1d2a8:	add	sp, sp, #28
   1d2ac:	pop	{pc}		; (ldr pc, [sp], #4)
   1d2b0:	bl	1137c <abort@plt>
   1d2b4:	andeq	r5, r3, r0, asr #5
   1d2b8:	mvn	ip, #0
   1d2bc:	push	{lr}		; (str lr, [sp, #-4]!)
   1d2c0:	sub	sp, sp, #12
   1d2c4:	str	ip, [sp]
   1d2c8:	bl	1d210 <__snprintf_chk@plt+0xbe88>
   1d2cc:	add	sp, sp, #12
   1d2d0:	pop	{pc}		; (ldr pc, [sp], #4)
   1d2d4:	mvn	ip, #0
   1d2d8:	push	{lr}		; (str lr, [sp, #-4]!)
   1d2dc:	sub	sp, sp, #12
   1d2e0:	mov	r3, r2
   1d2e4:	mov	r2, r1
   1d2e8:	mov	r1, r0
   1d2ec:	mov	r0, #0
   1d2f0:	str	ip, [sp]
   1d2f4:	bl	1d210 <__snprintf_chk@plt+0xbe88>
   1d2f8:	add	sp, sp, #12
   1d2fc:	pop	{pc}		; (ldr pc, [sp], #4)
   1d300:	push	{lr}		; (str lr, [sp, #-4]!)
   1d304:	sub	sp, sp, #12
   1d308:	str	r3, [sp]
   1d30c:	mov	r3, r2
   1d310:	mov	r2, r1
   1d314:	mov	r1, r0
   1d318:	mov	r0, #0
   1d31c:	bl	1d210 <__snprintf_chk@plt+0xbe88>
   1d320:	add	sp, sp, #12
   1d324:	pop	{pc}		; (ldr pc, [sp], #4)
   1d328:	ldr	r3, [pc]	; 1d330 <__snprintf_chk@plt+0xbfa8>
   1d32c:	b	1ca9c <__snprintf_chk@plt+0xb714>
   1d330:	andeq	r5, r3, r4, asr r1
   1d334:	mov	r2, r1
   1d338:	ldr	r3, [pc, #8]	; 1d348 <__snprintf_chk@plt+0xbfc0>
   1d33c:	mov	r1, r0
   1d340:	mov	r0, #0
   1d344:	b	1ca9c <__snprintf_chk@plt+0xb714>
   1d348:	andeq	r5, r3, r4, asr r1
   1d34c:	ldr	r3, [pc, #4]	; 1d358 <__snprintf_chk@plt+0xbfd0>
   1d350:	mvn	r2, #0
   1d354:	b	1ca9c <__snprintf_chk@plt+0xb714>
   1d358:	andeq	r5, r3, r4, asr r1
   1d35c:	mov	r1, r0
   1d360:	ldr	r3, [pc, #8]	; 1d370 <__snprintf_chk@plt+0xbfe8>
   1d364:	mvn	r2, #0
   1d368:	mov	r0, #0
   1d36c:	b	1ca9c <__snprintf_chk@plt+0xb714>
   1d370:	andeq	r5, r3, r4, asr r1
   1d374:	strd	r4, [sp, #-12]!
   1d378:	mov	r4, r0
   1d37c:	mov	r0, #0
   1d380:	mov	r1, r4
   1d384:	str	lr, [sp, #8]
   1d388:	sub	sp, sp, #12
   1d38c:	bl	11298 <clock_settime@plt>
   1d390:	subs	r5, r0, #0
   1d394:	beq	1d3dc <__snprintf_chk@plt+0xc054>
   1d398:	bl	11250 <__errno_location@plt>
   1d39c:	ldr	r3, [r0]
   1d3a0:	cmp	r3, #1
   1d3a4:	beq	1d3dc <__snprintf_chk@plt+0xc054>
   1d3a8:	movw	r2, #19923	; 0x4dd3
   1d3ac:	movt	r2, #4194	; 0x1062
   1d3b0:	ldr	ip, [r4]
   1d3b4:	mov	r1, #0
   1d3b8:	mov	r0, sp
   1d3bc:	ldr	r3, [r4, #4]
   1d3c0:	str	ip, [sp]
   1d3c4:	smull	lr, r2, r2, r3
   1d3c8:	asr	r3, r3, #31
   1d3cc:	rsb	r3, r3, r2, asr #6
   1d3d0:	str	r3, [sp, #4]
   1d3d4:	bl	1119c <settimeofday@plt>
   1d3d8:	mov	r5, r0
   1d3dc:	mov	r0, r5
   1d3e0:	add	sp, sp, #12
   1d3e4:	ldrd	r4, [sp]
   1d3e8:	add	sp, sp, #8
   1d3ec:	pop	{pc}		; (ldr pc, [sp], #4)
   1d3f0:	subs	r1, r0, #0
   1d3f4:	movw	r0, #8420	; 0x20e4
   1d3f8:	movt	r0, #2
   1d3fc:	beq	1d408 <__snprintf_chk@plt+0xc080>
   1d400:	mov	r2, #1
   1d404:	b	11244 <setenv@plt>
   1d408:	b	11358 <unsetenv@plt>
   1d40c:	cmp	r0, #0
   1d410:	bxeq	lr
   1d414:	str	r4, [sp, #-8]!
   1d418:	str	lr, [sp, #4]
   1d41c:	ldr	r4, [r0]
   1d420:	bl	14b6c <__snprintf_chk@plt+0x37e4>
   1d424:	subs	r0, r4, #0
   1d428:	bne	1d41c <__snprintf_chk@plt+0xc094>
   1d42c:	ldr	r4, [sp]
   1d430:	add	sp, sp, #4
   1d434:	pop	{pc}		; (ldr pc, [sp], #4)
   1d438:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1d43c:	mov	r5, r0
   1d440:	strd	r6, [sp, #8]
   1d444:	str	r8, [sp, #16]
   1d448:	str	lr, [sp, #20]
   1d44c:	bl	11250 <__errno_location@plt>
   1d450:	mov	r4, r0
   1d454:	ldrb	r0, [r5, #4]
   1d458:	ldr	r6, [r4]
   1d45c:	cmp	r0, #0
   1d460:	addne	r0, r5, #5
   1d464:	bl	1d3f0 <__snprintf_chk@plt+0xc068>
   1d468:	cmp	r0, #0
   1d46c:	beq	1d49c <__snprintf_chk@plt+0xc114>
   1d470:	ldr	r6, [r4]
   1d474:	mov	r7, #0
   1d478:	mov	r0, r5
   1d47c:	bl	1d40c <__snprintf_chk@plt+0xc084>
   1d480:	mov	r0, r7
   1d484:	ldr	r8, [sp, #16]
   1d488:	str	r6, [r4]
   1d48c:	ldrd	r4, [sp]
   1d490:	ldrd	r6, [sp, #8]
   1d494:	add	sp, sp, #20
   1d498:	pop	{pc}		; (ldr pc, [sp], #4)
   1d49c:	mov	r7, #1
   1d4a0:	bl	11130 <tzset@plt>
   1d4a4:	b	1d478 <__snprintf_chk@plt+0xc0f0>
   1d4a8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1d4ac:	strd	r6, [sp, #8]
   1d4b0:	subs	r6, r0, #0
   1d4b4:	str	r8, [sp, #16]
   1d4b8:	str	lr, [sp, #20]
   1d4bc:	beq	1d528 <__snprintf_chk@plt+0xc1a0>
   1d4c0:	bl	1122c <strlen@plt>
   1d4c4:	add	r5, r0, #1
   1d4c8:	cmp	r5, #58	; 0x3a
   1d4cc:	movcs	r0, r5
   1d4d0:	movcc	r0, #58	; 0x3a
   1d4d4:	add	r0, r0, #9
   1d4d8:	bic	r0, r0, #3
   1d4dc:	bl	1e3e4 <__snprintf_chk@plt+0xd05c>
   1d4e0:	subs	r4, r0, #0
   1d4e4:	beq	1d510 <__snprintf_chk@plt+0xc188>
   1d4e8:	mov	r7, #0
   1d4ec:	mov	ip, #1
   1d4f0:	add	r3, r4, #5
   1d4f4:	mov	r1, r6
   1d4f8:	mov	r0, r3
   1d4fc:	mov	r2, r5
   1d500:	str	r7, [r4]
   1d504:	strh	ip, [r4, #4]
   1d508:	bl	110b8 <memcpy@plt>
   1d50c:	strb	r7, [r0, r5]
   1d510:	mov	r0, r4
   1d514:	ldrd	r4, [sp]
   1d518:	ldrd	r6, [sp, #8]
   1d51c:	ldr	r8, [sp, #16]
   1d520:	add	sp, sp, #20
   1d524:	pop	{pc}		; (ldr pc, [sp], #4)
   1d528:	mov	r0, #64	; 0x40
   1d52c:	bl	1e3e4 <__snprintf_chk@plt+0xd05c>
   1d530:	subs	r4, r0, #0
   1d534:	strne	r6, [r4]
   1d538:	strhne	r6, [r4, #4]
   1d53c:	b	1d510 <__snprintf_chk@plt+0xc188>
   1d540:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1d544:	strd	r6, [sp, #8]
   1d548:	ldr	r6, [r1, #40]	; 0x28
   1d54c:	str	r8, [sp, #16]
   1d550:	str	lr, [sp, #20]
   1d554:	cmp	r6, #0
   1d558:	beq	1d634 <__snprintf_chk@plt+0xc2ac>
   1d55c:	cmp	r1, r6
   1d560:	mov	r7, r1
   1d564:	mov	r5, r0
   1d568:	bhi	1d578 <__snprintf_chk@plt+0xc1f0>
   1d56c:	add	r3, r1, #44	; 0x2c
   1d570:	cmp	r6, r3
   1d574:	bcc	1d634 <__snprintf_chk@plt+0xc2ac>
   1d578:	ldrb	r3, [r6]
   1d57c:	cmp	r3, #0
   1d580:	addne	r4, r5, #5
   1d584:	beq	1d628 <__snprintf_chk@plt+0xc2a0>
   1d588:	mov	r1, r6
   1d58c:	mov	r0, r4
   1d590:	bl	11070 <strcmp@plt>
   1d594:	cmp	r0, #0
   1d598:	add	r2, r5, #5
   1d59c:	mov	r0, r4
   1d5a0:	beq	1d60c <__snprintf_chk@plt+0xc284>
   1d5a4:	ldrb	r3, [r4]
   1d5a8:	cmp	r3, #0
   1d5ac:	bne	1d5c4 <__snprintf_chk@plt+0xc23c>
   1d5b0:	cmp	r4, r2
   1d5b4:	bne	1d63c <__snprintf_chk@plt+0xc2b4>
   1d5b8:	ldrb	r3, [r5, #4]
   1d5bc:	cmp	r3, #0
   1d5c0:	beq	1d63c <__snprintf_chk@plt+0xc2b4>
   1d5c4:	bl	1122c <strlen@plt>
   1d5c8:	add	r0, r0, #1
   1d5cc:	ldrb	r3, [r4, r0]!
   1d5d0:	cmp	r3, #0
   1d5d4:	bne	1d588 <__snprintf_chk@plt+0xc200>
   1d5d8:	ldr	r3, [r5]
   1d5dc:	cmp	r3, #0
   1d5e0:	addne	r4, r3, #5
   1d5e4:	movne	r5, r3
   1d5e8:	b	1d588 <__snprintf_chk@plt+0xc200>
   1d5ec:	mov	r0, r6
   1d5f0:	bl	1d4a8 <__snprintf_chk@plt+0xc120>
   1d5f4:	cmp	r0, #0
   1d5f8:	str	r0, [r5]
   1d5fc:	beq	1d614 <__snprintf_chk@plt+0xc28c>
   1d600:	mov	r3, #0
   1d604:	add	r4, r0, #5
   1d608:	strb	r3, [r0, #4]
   1d60c:	mov	r0, #1
   1d610:	str	r4, [r7, #40]	; 0x28
   1d614:	ldrd	r4, [sp]
   1d618:	ldrd	r6, [sp, #8]
   1d61c:	ldr	r8, [sp, #16]
   1d620:	add	sp, sp, #20
   1d624:	pop	{pc}		; (ldr pc, [sp], #4)
   1d628:	movw	r4, #14840	; 0x39f8
   1d62c:	movt	r4, #2
   1d630:	b	1d60c <__snprintf_chk@plt+0xc284>
   1d634:	mov	r0, #1
   1d638:	b	1d614 <__snprintf_chk@plt+0xc28c>
   1d63c:	mov	r0, r6
   1d640:	bl	1122c <strlen@plt>
   1d644:	add	r3, r5, #64	; 0x40
   1d648:	add	r8, r0, #1
   1d64c:	sub	r3, r3, r4
   1d650:	cmp	r3, r8
   1d654:	ble	1d5ec <__snprintf_chk@plt+0xc264>
   1d658:	mov	r1, r6
   1d65c:	mov	r2, r8
   1d660:	mov	r0, r4
   1d664:	bl	110b8 <memcpy@plt>
   1d668:	mov	r3, #0
   1d66c:	strb	r3, [r4, r8]
   1d670:	b	1d60c <__snprintf_chk@plt+0xc284>
   1d674:	strd	r4, [sp, #-16]!
   1d678:	mov	r4, r0
   1d67c:	movw	r0, #8420	; 0x20e4
   1d680:	movt	r0, #2
   1d684:	str	r6, [sp, #8]
   1d688:	str	lr, [sp, #12]
   1d68c:	bl	11184 <getenv@plt>
   1d690:	subs	r5, r0, #0
   1d694:	ldrb	r3, [r4, #4]
   1d698:	beq	1d720 <__snprintf_chk@plt+0xc398>
   1d69c:	cmp	r3, #0
   1d6a0:	bne	1d6f4 <__snprintf_chk@plt+0xc36c>
   1d6a4:	mov	r0, r5
   1d6a8:	bl	1d4a8 <__snprintf_chk@plt+0xc120>
   1d6ac:	subs	r5, r0, #0
   1d6b0:	beq	1d70c <__snprintf_chk@plt+0xc384>
   1d6b4:	ldrb	r0, [r4, #4]
   1d6b8:	cmp	r0, #0
   1d6bc:	addne	r0, r4, #5
   1d6c0:	bl	1d3f0 <__snprintf_chk@plt+0xc068>
   1d6c4:	cmp	r0, #0
   1d6c8:	beq	1d72c <__snprintf_chk@plt+0xc3a4>
   1d6cc:	bl	11250 <__errno_location@plt>
   1d6d0:	cmp	r5, #1
   1d6d4:	mov	r4, r0
   1d6d8:	ldr	r6, [r0]
   1d6dc:	beq	1d6e8 <__snprintf_chk@plt+0xc360>
   1d6e0:	mov	r0, r5
   1d6e4:	bl	1d40c <__snprintf_chk@plt+0xc084>
   1d6e8:	mov	r5, #0
   1d6ec:	str	r6, [r4]
   1d6f0:	b	1d70c <__snprintf_chk@plt+0xc384>
   1d6f4:	mov	r1, r5
   1d6f8:	add	r0, r4, #5
   1d6fc:	bl	11070 <strcmp@plt>
   1d700:	cmp	r0, #0
   1d704:	bne	1d6a4 <__snprintf_chk@plt+0xc31c>
   1d708:	mov	r5, #1
   1d70c:	mov	r0, r5
   1d710:	ldrd	r4, [sp]
   1d714:	ldr	r6, [sp, #8]
   1d718:	add	sp, sp, #12
   1d71c:	pop	{pc}		; (ldr pc, [sp], #4)
   1d720:	cmp	r3, #0
   1d724:	beq	1d708 <__snprintf_chk@plt+0xc380>
   1d728:	b	1d6a4 <__snprintf_chk@plt+0xc31c>
   1d72c:	bl	11130 <tzset@plt>
   1d730:	b	1d70c <__snprintf_chk@plt+0xc384>
   1d734:	cmp	r0, #1
   1d738:	beq	1d740 <__snprintf_chk@plt+0xc3b8>
   1d73c:	b	1d40c <__snprintf_chk@plt+0xc084>
   1d740:	bx	lr
   1d744:	subs	ip, r0, #0
   1d748:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1d74c:	mov	r5, r1
   1d750:	strd	r6, [sp, #8]
   1d754:	str	r8, [sp, #16]
   1d758:	str	lr, [sp, #20]
   1d75c:	beq	1d7e8 <__snprintf_chk@plt+0xc460>
   1d760:	mov	r4, r2
   1d764:	mov	r6, ip
   1d768:	bl	1d674 <__snprintf_chk@plt+0xc2ec>
   1d76c:	subs	r7, r0, #0
   1d770:	beq	1d7bc <__snprintf_chk@plt+0xc434>
   1d774:	mov	r0, r5
   1d778:	mov	r1, r4
   1d77c:	bl	1110c <localtime_r@plt>
   1d780:	cmp	r0, #0
   1d784:	beq	1d7ac <__snprintf_chk@plt+0xc424>
   1d788:	mov	r0, r6
   1d78c:	mov	r1, r4
   1d790:	bl	1d540 <__snprintf_chk@plt+0xc1b8>
   1d794:	cmp	r0, #0
   1d798:	beq	1d7ac <__snprintf_chk@plt+0xc424>
   1d79c:	cmp	r7, #1
   1d7a0:	bne	1d7d4 <__snprintf_chk@plt+0xc44c>
   1d7a4:	mov	r0, r4
   1d7a8:	b	1d7c0 <__snprintf_chk@plt+0xc438>
   1d7ac:	cmp	r7, #1
   1d7b0:	beq	1d7bc <__snprintf_chk@plt+0xc434>
   1d7b4:	mov	r0, r7
   1d7b8:	bl	1d438 <__snprintf_chk@plt+0xc0b0>
   1d7bc:	mov	r0, #0
   1d7c0:	ldrd	r4, [sp]
   1d7c4:	ldrd	r6, [sp, #8]
   1d7c8:	ldr	r8, [sp, #16]
   1d7cc:	add	sp, sp, #20
   1d7d0:	pop	{pc}		; (ldr pc, [sp], #4)
   1d7d4:	mov	r0, r7
   1d7d8:	bl	1d438 <__snprintf_chk@plt+0xc0b0>
   1d7dc:	cmp	r0, #0
   1d7e0:	bne	1d7a4 <__snprintf_chk@plt+0xc41c>
   1d7e4:	b	1d7bc <__snprintf_chk@plt+0xc434>
   1d7e8:	mov	r0, r5
   1d7ec:	mov	r1, r2
   1d7f0:	ldrd	r4, [sp]
   1d7f4:	ldrd	r6, [sp, #8]
   1d7f8:	ldr	r8, [sp, #16]
   1d7fc:	ldr	lr, [sp, #20]
   1d800:	add	sp, sp, #24
   1d804:	b	11058 <gmtime_r@plt>
   1d808:	strd	r4, [sp, #-20]!	; 0xffffffec
   1d80c:	subs	r5, r0, #0
   1d810:	strd	r6, [sp, #8]
   1d814:	mov	r6, r1
   1d818:	str	lr, [sp, #16]
   1d81c:	sub	sp, sp, #52	; 0x34
   1d820:	beq	1d910 <__snprintf_chk@plt+0xc588>
   1d824:	bl	1d674 <__snprintf_chk@plt+0xc2ec>
   1d828:	subs	r4, r0, #0
   1d82c:	beq	1d890 <__snprintf_chk@plt+0xc508>
   1d830:	ldr	r3, [r6]
   1d834:	mvn	r2, #0
   1d838:	add	r0, sp, #4
   1d83c:	ldr	r1, [r6, #4]
   1d840:	str	r3, [sp, #4]
   1d844:	str	r2, [sp, #32]
   1d848:	ldrd	r2, [r6, #8]
   1d84c:	str	r1, [sp, #8]
   1d850:	ldr	r1, [r6, #16]
   1d854:	strd	r2, [sp, #12]
   1d858:	ldr	r2, [r6, #20]
   1d85c:	str	r1, [sp, #20]
   1d860:	ldr	r3, [r6, #32]
   1d864:	str	r2, [sp, #24]
   1d868:	str	r3, [sp, #36]	; 0x24
   1d86c:	bl	1107c <mktime@plt>
   1d870:	ldr	r3, [sp, #32]
   1d874:	mov	r7, r0
   1d878:	cmp	r3, #0
   1d87c:	bge	1d8ac <__snprintf_chk@plt+0xc524>
   1d880:	cmp	r4, #1
   1d884:	beq	1d890 <__snprintf_chk@plt+0xc508>
   1d888:	mov	r0, r4
   1d88c:	bl	1d438 <__snprintf_chk@plt+0xc0b0>
   1d890:	mvn	r7, #0
   1d894:	mov	r0, r7
   1d898:	add	sp, sp, #52	; 0x34
   1d89c:	ldrd	r4, [sp]
   1d8a0:	ldrd	r6, [sp, #8]
   1d8a4:	add	sp, sp, #16
   1d8a8:	pop	{pc}		; (ldr pc, [sp], #4)
   1d8ac:	mov	r0, r5
   1d8b0:	add	r1, sp, #4
   1d8b4:	bl	1d540 <__snprintf_chk@plt+0xc1b8>
   1d8b8:	cmp	r0, #0
   1d8bc:	beq	1d880 <__snprintf_chk@plt+0xc4f8>
   1d8c0:	cmp	r4, #1
   1d8c4:	bne	1d8fc <__snprintf_chk@plt+0xc574>
   1d8c8:	ldrd	r0, [sp, #4]
   1d8cc:	ldrd	r2, [sp, #12]
   1d8d0:	ldrd	r4, [sp, #20]
   1d8d4:	strd	r0, [r6]
   1d8d8:	ldrd	r0, [sp, #28]
   1d8dc:	strd	r2, [r6, #8]
   1d8e0:	ldrd	r2, [sp, #36]	; 0x24
   1d8e4:	strd	r4, [r6, #16]
   1d8e8:	ldr	ip, [sp, #44]	; 0x2c
   1d8ec:	strd	r0, [r6, #24]
   1d8f0:	strd	r2, [r6, #32]
   1d8f4:	str	ip, [r6, #40]	; 0x28
   1d8f8:	b	1d894 <__snprintf_chk@plt+0xc50c>
   1d8fc:	mov	r0, r4
   1d900:	bl	1d438 <__snprintf_chk@plt+0xc0b0>
   1d904:	cmp	r0, #0
   1d908:	bne	1d8c8 <__snprintf_chk@plt+0xc540>
   1d90c:	b	1d890 <__snprintf_chk@plt+0xc508>
   1d910:	mov	r0, r1
   1d914:	bl	11328 <timegm@plt>
   1d918:	mov	r7, r0
   1d91c:	b	1d894 <__snprintf_chk@plt+0xc50c>
   1d920:	cmp	r1, #0
   1d924:	strd	r4, [sp, #-16]!
   1d928:	mov	ip, r3
   1d92c:	str	r6, [sp, #8]
   1d930:	mov	r4, r0
   1d934:	str	lr, [sp, #12]
   1d938:	sub	sp, sp, #32
   1d93c:	ldr	r5, [sp, #48]	; 0x30
   1d940:	ldr	r6, [sp, #52]	; 0x34
   1d944:	beq	1da88 <__snprintf_chk@plt+0xc700>
   1d948:	mov	r3, r1
   1d94c:	mov	r1, #1
   1d950:	stm	sp, {r2, ip}
   1d954:	movw	r2, #15884	; 0x3e0c
   1d958:	movt	r2, #2
   1d95c:	bl	112bc <__fprintf_chk@plt>
   1d960:	mov	r2, #5
   1d964:	movw	r1, #15904	; 0x3e20
   1d968:	movt	r1, #2
   1d96c:	mov	r0, #0
   1d970:	bl	110f4 <dcgettext@plt>
   1d974:	movw	ip, #2022	; 0x7e6
   1d978:	mov	r3, r0
   1d97c:	mov	r1, #1
   1d980:	movw	r2, #16632	; 0x40f8
   1d984:	movt	r2, #2
   1d988:	mov	r0, r4
   1d98c:	str	ip, [sp]
   1d990:	bl	112bc <__fprintf_chk@plt>
   1d994:	mov	r1, r4
   1d998:	mov	r0, #10
   1d99c:	bl	110e8 <fputc_unlocked@plt>
   1d9a0:	mov	r2, #5
   1d9a4:	movw	r1, #15908	; 0x3e24
   1d9a8:	movt	r1, #2
   1d9ac:	mov	r0, #0
   1d9b0:	bl	110f4 <dcgettext@plt>
   1d9b4:	mov	r2, r0
   1d9b8:	mov	r1, #1
   1d9bc:	movw	r3, #16080	; 0x3ed0
   1d9c0:	movt	r3, #2
   1d9c4:	mov	r0, r4
   1d9c8:	bl	112bc <__fprintf_chk@plt>
   1d9cc:	mov	r1, r4
   1d9d0:	mov	r0, #10
   1d9d4:	bl	110e8 <fputc_unlocked@plt>
   1d9d8:	cmp	r6, #9
   1d9dc:	ldrls	pc, [pc, r6, lsl #2]
   1d9e0:	b	1dcf4 <__snprintf_chk@plt+0xc96c>
   1d9e4:	andeq	sp, r1, r4, ror sl
   1d9e8:	andeq	sp, r1, r4, lsr #21
   1d9ec:	andeq	sp, r1, r0, ror #21
   1d9f0:	andeq	sp, r1, r0, lsr #22
   1d9f4:	andeq	sp, r1, r8, ror #22
   1d9f8:	andeq	sp, r1, r0, lsr #23
   1d9fc:	andeq	sp, r1, r8, ror #23
   1da00:	andeq	sp, r1, ip, lsr ip
   1da04:	muleq	r1, r4, ip
   1da08:	andeq	sp, r1, ip, lsl #20
   1da0c:	movw	r1, #16384	; 0x4000
   1da10:	movt	r1, #2
   1da14:	mov	r2, #5
   1da18:	mov	r0, #0
   1da1c:	bl	110f4 <dcgettext@plt>
   1da20:	ldr	lr, [r5, #4]
   1da24:	mov	r2, r0
   1da28:	mov	r1, #1
   1da2c:	mov	r0, r4
   1da30:	ldr	r3, [r5, #8]
   1da34:	ldr	ip, [r5, #32]
   1da38:	str	lr, [sp]
   1da3c:	ldr	lr, [r5, #12]
   1da40:	str	ip, [sp, #28]
   1da44:	ldr	ip, [r5, #28]
   1da48:	str	r3, [sp, #4]
   1da4c:	ldr	r3, [r5, #16]
   1da50:	str	lr, [sp, #8]
   1da54:	ldr	lr, [r5, #20]
   1da58:	str	ip, [sp, #24]
   1da5c:	ldr	ip, [r5, #24]
   1da60:	str	r3, [sp, #12]
   1da64:	ldr	r3, [r5]
   1da68:	str	lr, [sp, #16]
   1da6c:	str	ip, [sp, #20]
   1da70:	bl	112bc <__fprintf_chk@plt>
   1da74:	add	sp, sp, #32
   1da78:	ldrd	r4, [sp]
   1da7c:	ldr	r6, [sp, #8]
   1da80:	add	sp, sp, #12
   1da84:	pop	{pc}		; (ldr pc, [sp], #4)
   1da88:	mov	r3, r2
   1da8c:	mov	r1, #1
   1da90:	str	ip, [sp]
   1da94:	movw	r2, #15896	; 0x3e18
   1da98:	movt	r2, #2
   1da9c:	bl	112bc <__fprintf_chk@plt>
   1daa0:	b	1d960 <__snprintf_chk@plt+0xc5d8>
   1daa4:	mov	r2, #5
   1daa8:	movw	r1, #16116	; 0x3ef4
   1daac:	movt	r1, #2
   1dab0:	mov	r0, #0
   1dab4:	bl	110f4 <dcgettext@plt>
   1dab8:	ldr	r3, [r5]
   1dabc:	mov	r2, r0
   1dac0:	mov	r1, #1
   1dac4:	mov	r0, r4
   1dac8:	add	sp, sp, #32
   1dacc:	ldrd	r4, [sp]
   1dad0:	ldr	r6, [sp, #8]
   1dad4:	ldr	lr, [sp, #12]
   1dad8:	add	sp, sp, #16
   1dadc:	b	112bc <__fprintf_chk@plt>
   1dae0:	mov	r2, #5
   1dae4:	movw	r1, #16132	; 0x3f04
   1dae8:	movt	r1, #2
   1daec:	mov	r0, #0
   1daf0:	bl	110f4 <dcgettext@plt>
   1daf4:	ldm	r5, {r3, ip}
   1daf8:	mov	r2, r0
   1dafc:	mov	r1, #1
   1db00:	mov	r0, r4
   1db04:	str	ip, [sp, #48]	; 0x30
   1db08:	add	sp, sp, #32
   1db0c:	ldrd	r4, [sp]
   1db10:	ldr	r6, [sp, #8]
   1db14:	ldr	lr, [sp, #12]
   1db18:	add	sp, sp, #16
   1db1c:	b	112bc <__fprintf_chk@plt>
   1db20:	mov	r2, #5
   1db24:	movw	r1, #16156	; 0x3f1c
   1db28:	movt	r1, #2
   1db2c:	mov	r0, #0
   1db30:	bl	110f4 <dcgettext@plt>
   1db34:	ldm	r5, {r3, lr}
   1db38:	mov	r2, r0
   1db3c:	mov	r1, #1
   1db40:	mov	r0, r4
   1db44:	ldr	ip, [r5, #8]
   1db48:	str	lr, [sp, #48]	; 0x30
   1db4c:	str	ip, [sp, #52]	; 0x34
   1db50:	add	sp, sp, #32
   1db54:	ldrd	r4, [sp]
   1db58:	ldr	r6, [sp, #8]
   1db5c:	ldr	lr, [sp, #12]
   1db60:	add	sp, sp, #16
   1db64:	b	112bc <__fprintf_chk@plt>
   1db68:	mov	r2, #5
   1db6c:	movw	r1, #16184	; 0x3f38
   1db70:	movt	r1, #2
   1db74:	mov	r0, #0
   1db78:	bl	110f4 <dcgettext@plt>
   1db7c:	ldmib	r5, {r3, ip, lr}
   1db80:	mov	r2, r0
   1db84:	mov	r1, #1
   1db88:	mov	r0, r4
   1db8c:	str	r3, [sp]
   1db90:	ldr	r3, [r5]
   1db94:	stmib	sp, {ip, lr}
   1db98:	bl	112bc <__fprintf_chk@plt>
   1db9c:	b	1da74 <__snprintf_chk@plt+0xc6ec>
   1dba0:	mov	r2, #5
   1dba4:	movw	r1, #16216	; 0x3f58
   1dba8:	movt	r1, #2
   1dbac:	mov	r0, #0
   1dbb0:	bl	110f4 <dcgettext@plt>
   1dbb4:	ldmib	r5, {ip, lr}
   1dbb8:	mov	r2, r0
   1dbbc:	mov	r1, #1
   1dbc0:	mov	r0, r4
   1dbc4:	ldr	r3, [r5, #16]
   1dbc8:	str	ip, [sp]
   1dbcc:	ldr	ip, [r5, #12]
   1dbd0:	str	r3, [sp, #12]
   1dbd4:	ldr	r3, [r5]
   1dbd8:	str	lr, [sp, #4]
   1dbdc:	str	ip, [sp, #8]
   1dbe0:	bl	112bc <__fprintf_chk@plt>
   1dbe4:	b	1da74 <__snprintf_chk@plt+0xc6ec>
   1dbe8:	mov	r2, #5
   1dbec:	movw	r1, #16252	; 0x3f7c
   1dbf0:	movt	r1, #2
   1dbf4:	mov	r0, #0
   1dbf8:	bl	110f4 <dcgettext@plt>
   1dbfc:	ldr	lr, [r5, #4]
   1dc00:	mov	r2, r0
   1dc04:	mov	r1, #1
   1dc08:	mov	r0, r4
   1dc0c:	ldr	r3, [r5, #8]
   1dc10:	ldr	ip, [r5, #20]
   1dc14:	str	lr, [sp]
   1dc18:	ldr	lr, [r5, #12]
   1dc1c:	str	ip, [sp, #16]
   1dc20:	ldr	ip, [r5, #16]
   1dc24:	str	r3, [sp, #4]
   1dc28:	ldr	r3, [r5]
   1dc2c:	str	lr, [sp, #8]
   1dc30:	str	ip, [sp, #12]
   1dc34:	bl	112bc <__fprintf_chk@plt>
   1dc38:	b	1da74 <__snprintf_chk@plt+0xc6ec>
   1dc3c:	mov	r2, #5
   1dc40:	movw	r1, #16292	; 0x3fa4
   1dc44:	movt	r1, #2
   1dc48:	mov	r0, #0
   1dc4c:	bl	110f4 <dcgettext@plt>
   1dc50:	ldmib	r5, {r3, ip}
   1dc54:	mov	r2, r0
   1dc58:	mov	r1, #1
   1dc5c:	mov	r0, r4
   1dc60:	ldr	lr, [r5, #24]
   1dc64:	str	r3, [sp]
   1dc68:	ldr	r3, [r5, #12]
   1dc6c:	str	lr, [sp, #20]
   1dc70:	ldr	lr, [r5, #20]
   1dc74:	str	ip, [sp, #4]
   1dc78:	ldr	ip, [r5, #16]
   1dc7c:	str	r3, [sp, #8]
   1dc80:	ldr	r3, [r5]
   1dc84:	str	ip, [sp, #12]
   1dc88:	str	lr, [sp, #16]
   1dc8c:	bl	112bc <__fprintf_chk@plt>
   1dc90:	b	1da74 <__snprintf_chk@plt+0xc6ec>
   1dc94:	mov	r2, #5
   1dc98:	movw	r1, #16336	; 0x3fd0
   1dc9c:	movt	r1, #2
   1dca0:	mov	r0, #0
   1dca4:	bl	110f4 <dcgettext@plt>
   1dca8:	ldmib	r5, {ip, lr}
   1dcac:	mov	r2, r0
   1dcb0:	mov	r1, #1
   1dcb4:	mov	r0, r4
   1dcb8:	ldr	r3, [r5, #28]
   1dcbc:	str	ip, [sp]
   1dcc0:	ldr	ip, [r5, #12]
   1dcc4:	str	r3, [sp, #24]
   1dcc8:	ldr	r3, [r5, #24]
   1dccc:	str	lr, [sp, #4]
   1dcd0:	ldr	lr, [r5, #16]
   1dcd4:	str	ip, [sp, #8]
   1dcd8:	ldr	ip, [r5, #20]
   1dcdc:	str	r3, [sp, #20]
   1dce0:	ldr	r3, [r5]
   1dce4:	str	lr, [sp, #12]
   1dce8:	str	ip, [sp, #16]
   1dcec:	bl	112bc <__fprintf_chk@plt>
   1dcf0:	b	1da74 <__snprintf_chk@plt+0xc6ec>
   1dcf4:	movw	r1, #16436	; 0x4034
   1dcf8:	movt	r1, #2
   1dcfc:	b	1da14 <__snprintf_chk@plt+0xc68c>
   1dd00:	strd	r4, [sp, #-12]!
   1dd04:	str	lr, [sp, #8]
   1dd08:	sub	sp, sp, #12
   1dd0c:	ldr	r5, [sp, #24]
   1dd10:	ldr	ip, [r5]
   1dd14:	cmp	ip, #0
   1dd18:	beq	1dd34 <__snprintf_chk@plt+0xc9ac>
   1dd1c:	mov	lr, r5
   1dd20:	mov	ip, #0
   1dd24:	ldr	r4, [lr, #4]!
   1dd28:	add	ip, ip, #1
   1dd2c:	cmp	r4, #0
   1dd30:	bne	1dd24 <__snprintf_chk@plt+0xc99c>
   1dd34:	stm	sp, {r5, ip}
   1dd38:	bl	1d920 <__snprintf_chk@plt+0xc598>
   1dd3c:	add	sp, sp, #12
   1dd40:	ldrd	r4, [sp]
   1dd44:	add	sp, sp, #8
   1dd48:	pop	{pc}		; (ldr pc, [sp], #4)
   1dd4c:	strd	r4, [sp, #-16]!
   1dd50:	mov	ip, #0
   1dd54:	str	r6, [sp, #8]
   1dd58:	str	lr, [sp, #12]
   1dd5c:	sub	sp, sp, #48	; 0x30
   1dd60:	ldr	r5, [sp, #64]	; 0x40
   1dd64:	add	r6, sp, #8
   1dd68:	mov	r4, r6
   1dd6c:	ldr	lr, [r5], #4
   1dd70:	cmp	lr, #0
   1dd74:	str	lr, [r4], #4
   1dd78:	beq	1dd88 <__snprintf_chk@plt+0xca00>
   1dd7c:	add	ip, ip, #1
   1dd80:	cmp	ip, #10
   1dd84:	bne	1dd6c <__snprintf_chk@plt+0xc9e4>
   1dd88:	stm	sp, {r6, ip}
   1dd8c:	bl	1d920 <__snprintf_chk@plt+0xc598>
   1dd90:	add	sp, sp, #48	; 0x30
   1dd94:	ldrd	r4, [sp]
   1dd98:	ldr	r6, [sp, #8]
   1dd9c:	add	sp, sp, #12
   1dda0:	pop	{pc}		; (ldr pc, [sp], #4)
   1dda4:	push	{r3}		; (str r3, [sp, #-4]!)
   1dda8:	mov	ip, #0
   1ddac:	strd	r4, [sp, #-12]!
   1ddb0:	str	lr, [sp, #8]
   1ddb4:	sub	sp, sp, #56	; 0x38
   1ddb8:	add	r3, sp, #72	; 0x48
   1ddbc:	add	r5, sp, #16
   1ddc0:	mov	r4, r3
   1ddc4:	mov	lr, r5
   1ddc8:	str	r3, [sp, #12]
   1ddcc:	ldr	r3, [r4], #4
   1ddd0:	cmp	r3, #0
   1ddd4:	str	r3, [lr], #4
   1ddd8:	beq	1dde8 <__snprintf_chk@plt+0xca60>
   1dddc:	add	ip, ip, #1
   1dde0:	cmp	ip, #10
   1dde4:	bne	1ddcc <__snprintf_chk@plt+0xca44>
   1dde8:	ldr	r3, [sp, #68]	; 0x44
   1ddec:	stm	sp, {r5, ip}
   1ddf0:	bl	1d920 <__snprintf_chk@plt+0xc598>
   1ddf4:	add	sp, sp, #56	; 0x38
   1ddf8:	ldrd	r4, [sp]
   1ddfc:	ldr	lr, [sp, #8]
   1de00:	add	sp, sp, #12
   1de04:	add	sp, sp, #4
   1de08:	bx	lr
   1de0c:	movw	r3, #20900	; 0x51a4
   1de10:	movt	r3, #3
   1de14:	str	r4, [sp, #-8]!
   1de18:	mov	r0, #10
   1de1c:	ldr	r1, [r3]
   1de20:	str	lr, [sp, #4]
   1de24:	bl	110e8 <fputc_unlocked@plt>
   1de28:	mov	r2, #5
   1de2c:	movw	r1, #16496	; 0x4070
   1de30:	movt	r1, #2
   1de34:	mov	r0, #0
   1de38:	bl	110f4 <dcgettext@plt>
   1de3c:	mov	r1, r0
   1de40:	movw	r2, #16516	; 0x4084
   1de44:	movt	r2, #2
   1de48:	mov	r0, #1
   1de4c:	bl	112a4 <__printf_chk@plt>
   1de50:	mov	r2, #5
   1de54:	movw	r1, #16540	; 0x409c
   1de58:	movt	r1, #2
   1de5c:	mov	r0, #0
   1de60:	bl	110f4 <dcgettext@plt>
   1de64:	mov	r1, r0
   1de68:	movw	r3, #7768	; 0x1e58
   1de6c:	movt	r3, #2
   1de70:	movw	r2, #7808	; 0x1e80
   1de74:	movt	r2, #2
   1de78:	mov	r0, #1
   1de7c:	bl	112a4 <__printf_chk@plt>
   1de80:	mov	r2, #5
   1de84:	movw	r1, #16560	; 0x40b0
   1de88:	movt	r1, #2
   1de8c:	mov	r0, #0
   1de90:	bl	110f4 <dcgettext@plt>
   1de94:	mov	r1, r0
   1de98:	movw	r2, #16600	; 0x40d8
   1de9c:	movt	r2, #2
   1dea0:	mov	r0, #1
   1dea4:	ldr	r4, [sp]
   1dea8:	ldr	lr, [sp, #4]
   1deac:	add	sp, sp, #8
   1deb0:	b	112a4 <__printf_chk@plt>
   1deb4:	str	r4, [sp, #-8]!
   1deb8:	str	lr, [sp, #4]
   1debc:	bl	1e3e4 <__snprintf_chk@plt+0xd05c>
   1dec0:	cmp	r0, #0
   1dec4:	beq	1ded4 <__snprintf_chk@plt+0xcb4c>
   1dec8:	ldr	r4, [sp]
   1decc:	add	sp, sp, #4
   1ded0:	pop	{pc}		; (ldr pc, [sp], #4)
   1ded4:	bl	1e32c <__snprintf_chk@plt+0xcfa4>
   1ded8:	str	r4, [sp, #-8]!
   1dedc:	str	lr, [sp, #4]
   1dee0:	bl	1e3e4 <__snprintf_chk@plt+0xd05c>
   1dee4:	cmp	r0, #0
   1dee8:	beq	1def8 <__snprintf_chk@plt+0xcb70>
   1deec:	ldr	r4, [sp]
   1def0:	add	sp, sp, #4
   1def4:	pop	{pc}		; (ldr pc, [sp], #4)
   1def8:	bl	1e32c <__snprintf_chk@plt+0xcfa4>
   1defc:	str	r4, [sp, #-8]!
   1df00:	str	lr, [sp, #4]
   1df04:	bl	1e3e4 <__snprintf_chk@plt+0xd05c>
   1df08:	cmp	r0, #0
   1df0c:	beq	1df1c <__snprintf_chk@plt+0xcb94>
   1df10:	ldr	r4, [sp]
   1df14:	add	sp, sp, #4
   1df18:	pop	{pc}		; (ldr pc, [sp], #4)
   1df1c:	bl	1e32c <__snprintf_chk@plt+0xcfa4>
   1df20:	strd	r4, [sp, #-16]!
   1df24:	mov	r5, r0
   1df28:	mov	r4, r1
   1df2c:	str	r6, [sp, #8]
   1df30:	str	lr, [sp, #12]
   1df34:	bl	1e420 <__snprintf_chk@plt+0xd098>
   1df38:	cmp	r0, #0
   1df3c:	beq	1df50 <__snprintf_chk@plt+0xcbc8>
   1df40:	ldrd	r4, [sp]
   1df44:	ldr	r6, [sp, #8]
   1df48:	add	sp, sp, #12
   1df4c:	pop	{pc}		; (ldr pc, [sp], #4)
   1df50:	adds	r4, r4, #0
   1df54:	movne	r4, #1
   1df58:	cmp	r5, #0
   1df5c:	moveq	r4, #1
   1df60:	cmp	r4, #0
   1df64:	beq	1df40 <__snprintf_chk@plt+0xcbb8>
   1df68:	bl	1e32c <__snprintf_chk@plt+0xcfa4>
   1df6c:	cmp	r1, #0
   1df70:	orreq	r1, r1, #1
   1df74:	str	r4, [sp, #-8]!
   1df78:	str	lr, [sp, #4]
   1df7c:	bl	1e420 <__snprintf_chk@plt+0xd098>
   1df80:	cmp	r0, #0
   1df84:	beq	1df94 <__snprintf_chk@plt+0xcc0c>
   1df88:	ldr	r4, [sp]
   1df8c:	add	sp, sp, #4
   1df90:	pop	{pc}		; (ldr pc, [sp], #4)
   1df94:	bl	1e32c <__snprintf_chk@plt+0xcfa4>
   1df98:	strd	r4, [sp, #-16]!
   1df9c:	mov	r4, r0
   1dfa0:	mov	r5, r2
   1dfa4:	str	r6, [sp, #8]
   1dfa8:	mov	r6, r1
   1dfac:	str	lr, [sp, #12]
   1dfb0:	bl	204c0 <__snprintf_chk@plt+0xf138>
   1dfb4:	cmp	r0, #0
   1dfb8:	beq	1dfcc <__snprintf_chk@plt+0xcc44>
   1dfbc:	ldrd	r4, [sp]
   1dfc0:	ldr	r6, [sp, #8]
   1dfc4:	add	sp, sp, #12
   1dfc8:	pop	{pc}		; (ldr pc, [sp], #4)
   1dfcc:	cmp	r4, #0
   1dfd0:	beq	1dfe0 <__snprintf_chk@plt+0xcc58>
   1dfd4:	cmp	r6, #0
   1dfd8:	cmpne	r5, #0
   1dfdc:	beq	1dfbc <__snprintf_chk@plt+0xcc34>
   1dfe0:	bl	1e32c <__snprintf_chk@plt+0xcfa4>
   1dfe4:	b	1df98 <__snprintf_chk@plt+0xcc10>
   1dfe8:	cmp	r2, #0
   1dfec:	cmpne	r1, #0
   1dff0:	str	r4, [sp, #-8]!
   1dff4:	moveq	r2, #1
   1dff8:	str	lr, [sp, #4]
   1dffc:	moveq	r1, r2
   1e000:	bl	204c0 <__snprintf_chk@plt+0xf138>
   1e004:	cmp	r0, #0
   1e008:	beq	1e018 <__snprintf_chk@plt+0xcc90>
   1e00c:	ldr	r4, [sp]
   1e010:	add	sp, sp, #4
   1e014:	pop	{pc}		; (ldr pc, [sp], #4)
   1e018:	bl	1e32c <__snprintf_chk@plt+0xcfa4>
   1e01c:	mov	r2, r1
   1e020:	mov	r1, r0
   1e024:	mov	r0, #0
   1e028:	b	1df98 <__snprintf_chk@plt+0xcc10>
   1e02c:	mov	r2, r1
   1e030:	mov	r1, r0
   1e034:	mov	r0, #0
   1e038:	b	1dfe8 <__snprintf_chk@plt+0xcc60>
   1e03c:	cmp	r0, #0
   1e040:	strd	r4, [sp, #-16]!
   1e044:	mov	r5, r1
   1e048:	ldr	r4, [r1]
   1e04c:	str	r6, [sp, #8]
   1e050:	str	lr, [sp, #12]
   1e054:	beq	1e084 <__snprintf_chk@plt+0xccfc>
   1e058:	lsr	r3, r4, #1
   1e05c:	add	r3, r3, #1
   1e060:	adds	r4, r4, r3
   1e064:	bcs	1e0a0 <__snprintf_chk@plt+0xcd18>
   1e068:	mov	r1, r4
   1e06c:	bl	1df98 <__snprintf_chk@plt+0xcc10>
   1e070:	ldr	r6, [sp, #8]
   1e074:	str	r4, [r5]
   1e078:	ldrd	r4, [sp]
   1e07c:	add	sp, sp, #12
   1e080:	pop	{pc}		; (ldr pc, [sp], #4)
   1e084:	cmp	r4, #0
   1e088:	bne	1e068 <__snprintf_chk@plt+0xcce0>
   1e08c:	mov	r4, #64	; 0x40
   1e090:	udiv	r4, r4, r2
   1e094:	cmp	r2, #64	; 0x40
   1e098:	addhi	r4, r4, #1
   1e09c:	b	1e068 <__snprintf_chk@plt+0xcce0>
   1e0a0:	bl	1e32c <__snprintf_chk@plt+0xcfa4>
   1e0a4:	mov	r2, #1
   1e0a8:	b	1e03c <__snprintf_chk@plt+0xccb4>
   1e0ac:	ldr	ip, [r1]
   1e0b0:	strd	r4, [sp, #-32]!	; 0xffffffe0
   1e0b4:	mov	r5, r1
   1e0b8:	strd	r6, [sp, #8]
   1e0bc:	str	lr, [sp, #28]
   1e0c0:	strd	r8, [sp, #16]
   1e0c4:	asr	lr, ip, #1
   1e0c8:	ldr	r8, [sp, #32]
   1e0cc:	str	sl, [sp, #24]
   1e0d0:	adds	r4, ip, lr
   1e0d4:	mvn	lr, r3
   1e0d8:	lsr	lr, lr, #31
   1e0dc:	mvnvs	r4, #-2147483648	; 0x80000000
   1e0e0:	cmp	r3, r4
   1e0e4:	movge	r1, #0
   1e0e8:	andlt	r1, lr, #1
   1e0ec:	cmp	r1, #0
   1e0f0:	movne	r4, r3
   1e0f4:	smull	r6, r7, r4, r8
   1e0f8:	cmp	r7, r6, asr #31
   1e0fc:	bne	1e184 <__snprintf_chk@plt+0xcdfc>
   1e100:	cmp	r6, #63	; 0x3f
   1e104:	mov	r1, r6
   1e108:	ble	1e16c <__snprintf_chk@plt+0xcde4>
   1e10c:	cmp	r0, #0
   1e110:	sub	r6, r4, ip
   1e114:	streq	r0, [r5]
   1e118:	cmp	r6, r2
   1e11c:	bge	1e14c <__snprintf_chk@plt+0xcdc4>
   1e120:	adds	r4, ip, r2
   1e124:	bvs	1e180 <__snprintf_chk@plt+0xcdf8>
   1e128:	cmp	r4, r3
   1e12c:	movle	r3, #0
   1e130:	andgt	r3, lr, #1
   1e134:	cmp	r3, #0
   1e138:	bne	1e180 <__snprintf_chk@plt+0xcdf8>
   1e13c:	smull	r8, r9, r4, r8
   1e140:	cmp	r9, r8, asr #31
   1e144:	mov	r1, r8
   1e148:	bne	1e180 <__snprintf_chk@plt+0xcdf8>
   1e14c:	bl	1df20 <__snprintf_chk@plt+0xcb98>
   1e150:	ldrd	r6, [sp, #8]
   1e154:	ldrd	r8, [sp, #16]
   1e158:	ldr	sl, [sp, #24]
   1e15c:	str	r4, [r5]
   1e160:	ldrd	r4, [sp]
   1e164:	add	sp, sp, #28
   1e168:	pop	{pc}		; (ldr pc, [sp], #4)
   1e16c:	mov	r6, #64	; 0x40
   1e170:	sdiv	r4, r6, r8
   1e174:	mls	r1, r8, r4, r6
   1e178:	sub	r1, r6, r1
   1e17c:	b	1e10c <__snprintf_chk@plt+0xcd84>
   1e180:	bl	1e32c <__snprintf_chk@plt+0xcfa4>
   1e184:	mvn	r6, #-2147483648	; 0x80000000
   1e188:	b	1e170 <__snprintf_chk@plt+0xcde8>
   1e18c:	mov	r1, #1
   1e190:	str	r4, [sp, #-8]!
   1e194:	str	lr, [sp, #4]
   1e198:	bl	1e370 <__snprintf_chk@plt+0xcfe8>
   1e19c:	cmp	r0, #0
   1e1a0:	beq	1e1b0 <__snprintf_chk@plt+0xce28>
   1e1a4:	ldr	r4, [sp]
   1e1a8:	add	sp, sp, #4
   1e1ac:	pop	{pc}		; (ldr pc, [sp], #4)
   1e1b0:	bl	1e32c <__snprintf_chk@plt+0xcfa4>
   1e1b4:	mov	r1, #1
   1e1b8:	str	r4, [sp, #-8]!
   1e1bc:	str	lr, [sp, #4]
   1e1c0:	bl	1e370 <__snprintf_chk@plt+0xcfe8>
   1e1c4:	cmp	r0, #0
   1e1c8:	beq	1e1d8 <__snprintf_chk@plt+0xce50>
   1e1cc:	ldr	r4, [sp]
   1e1d0:	add	sp, sp, #4
   1e1d4:	pop	{pc}		; (ldr pc, [sp], #4)
   1e1d8:	bl	1e32c <__snprintf_chk@plt+0xcfa4>
   1e1dc:	str	r4, [sp, #-8]!
   1e1e0:	str	lr, [sp, #4]
   1e1e4:	bl	1e370 <__snprintf_chk@plt+0xcfe8>
   1e1e8:	cmp	r0, #0
   1e1ec:	beq	1e1fc <__snprintf_chk@plt+0xce74>
   1e1f0:	ldr	r4, [sp]
   1e1f4:	add	sp, sp, #4
   1e1f8:	pop	{pc}		; (ldr pc, [sp], #4)
   1e1fc:	bl	1e32c <__snprintf_chk@plt+0xcfa4>
   1e200:	str	r4, [sp, #-8]!
   1e204:	str	lr, [sp, #4]
   1e208:	bl	1e370 <__snprintf_chk@plt+0xcfe8>
   1e20c:	cmp	r0, #0
   1e210:	beq	1e220 <__snprintf_chk@plt+0xce98>
   1e214:	ldr	r4, [sp]
   1e218:	add	sp, sp, #4
   1e21c:	pop	{pc}		; (ldr pc, [sp], #4)
   1e220:	bl	1e32c <__snprintf_chk@plt+0xcfa4>
   1e224:	strd	r4, [sp, #-16]!
   1e228:	mov	r4, r1
   1e22c:	str	r6, [sp, #8]
   1e230:	mov	r6, r0
   1e234:	mov	r0, r1
   1e238:	str	lr, [sp, #12]
   1e23c:	bl	1e3e4 <__snprintf_chk@plt+0xd05c>
   1e240:	subs	r5, r0, #0
   1e244:	beq	1e268 <__snprintf_chk@plt+0xcee0>
   1e248:	mov	r2, r4
   1e24c:	mov	r1, r6
   1e250:	bl	110b8 <memcpy@plt>
   1e254:	mov	r0, r5
   1e258:	ldrd	r4, [sp]
   1e25c:	ldr	r6, [sp, #8]
   1e260:	add	sp, sp, #12
   1e264:	pop	{pc}		; (ldr pc, [sp], #4)
   1e268:	bl	1e32c <__snprintf_chk@plt+0xcfa4>
   1e26c:	strd	r4, [sp, #-16]!
   1e270:	mov	r4, r1
   1e274:	str	r6, [sp, #8]
   1e278:	mov	r6, r0
   1e27c:	mov	r0, r1
   1e280:	str	lr, [sp, #12]
   1e284:	bl	1e3e4 <__snprintf_chk@plt+0xd05c>
   1e288:	subs	r5, r0, #0
   1e28c:	beq	1e2b0 <__snprintf_chk@plt+0xcf28>
   1e290:	mov	r2, r4
   1e294:	mov	r1, r6
   1e298:	bl	110b8 <memcpy@plt>
   1e29c:	mov	r0, r5
   1e2a0:	ldrd	r4, [sp]
   1e2a4:	ldr	r6, [sp, #8]
   1e2a8:	add	sp, sp, #12
   1e2ac:	pop	{pc}		; (ldr pc, [sp], #4)
   1e2b0:	bl	1e32c <__snprintf_chk@plt+0xcfa4>
   1e2b4:	strd	r4, [sp, #-16]!
   1e2b8:	mov	r4, r1
   1e2bc:	str	r6, [sp, #8]
   1e2c0:	mov	r6, r0
   1e2c4:	add	r0, r1, #1
   1e2c8:	str	lr, [sp, #12]
   1e2cc:	bl	1e3e4 <__snprintf_chk@plt+0xd05c>
   1e2d0:	subs	r5, r0, #0
   1e2d4:	beq	1e300 <__snprintf_chk@plt+0xcf78>
   1e2d8:	mov	r3, #0
   1e2dc:	mov	r1, r6
   1e2e0:	mov	r2, r4
   1e2e4:	strb	r3, [r5, r4]
   1e2e8:	bl	110b8 <memcpy@plt>
   1e2ec:	mov	r0, r5
   1e2f0:	ldrd	r4, [sp]
   1e2f4:	ldr	r6, [sp, #8]
   1e2f8:	add	sp, sp, #12
   1e2fc:	pop	{pc}		; (ldr pc, [sp], #4)
   1e300:	bl	1e32c <__snprintf_chk@plt+0xcfa4>
   1e304:	str	r4, [sp, #-8]!
   1e308:	mov	r4, r0
   1e30c:	str	lr, [sp, #4]
   1e310:	bl	1122c <strlen@plt>
   1e314:	add	r1, r0, #1
   1e318:	mov	r0, r4
   1e31c:	ldr	r4, [sp]
   1e320:	ldr	lr, [sp, #4]
   1e324:	add	sp, sp, #8
   1e328:	b	1e224 <__snprintf_chk@plt+0xce9c>
   1e32c:	movw	r3, #20800	; 0x5140
   1e330:	movt	r3, #3
   1e334:	str	r4, [sp, #-8]!
   1e338:	ldr	r4, [r3]
   1e33c:	mov	r2, #5
   1e340:	movw	r1, #16680	; 0x4128
   1e344:	movt	r1, #2
   1e348:	mov	r0, #0
   1e34c:	str	lr, [sp, #4]
   1e350:	bl	110f4 <dcgettext@plt>
   1e354:	mov	r3, r0
   1e358:	movw	r2, #8876	; 0x22ac
   1e35c:	movt	r2, #2
   1e360:	mov	r1, #0
   1e364:	mov	r0, r4
   1e368:	bl	11178 <error@plt>
   1e36c:	bl	1137c <abort@plt>
   1e370:	cmp	r1, #0
   1e374:	cmpne	r0, #0
   1e378:	beq	1e3c4 <__snprintf_chk@plt+0xd03c>
   1e37c:	strd	r4, [sp, #-16]!
   1e380:	umull	r4, r5, r0, r1
   1e384:	str	r6, [sp, #8]
   1e388:	str	lr, [sp, #12]
   1e38c:	adds	r3, r5, #0
   1e390:	movne	r3, #1
   1e394:	cmp	r4, #0
   1e398:	blt	1e3a4 <__snprintf_chk@plt+0xd01c>
   1e39c:	cmp	r3, #0
   1e3a0:	beq	1e3d0 <__snprintf_chk@plt+0xd048>
   1e3a4:	bl	11250 <__errno_location@plt>
   1e3a8:	mov	r3, #12
   1e3ac:	ldrd	r4, [sp]
   1e3b0:	ldr	r6, [sp, #8]
   1e3b4:	add	sp, sp, #12
   1e3b8:	str	r3, [r0]
   1e3bc:	mov	r0, #0
   1e3c0:	pop	{pc}		; (ldr pc, [sp], #4)
   1e3c4:	mov	r1, #1
   1e3c8:	mov	r0, r1
   1e3cc:	b	11034 <calloc@plt>
   1e3d0:	ldrd	r4, [sp]
   1e3d4:	ldr	r6, [sp, #8]
   1e3d8:	ldr	lr, [sp, #12]
   1e3dc:	add	sp, sp, #16
   1e3e0:	b	11034 <calloc@plt>
   1e3e4:	cmp	r0, #0
   1e3e8:	beq	1e3f4 <__snprintf_chk@plt+0xd06c>
   1e3ec:	blt	1e3fc <__snprintf_chk@plt+0xd074>
   1e3f0:	b	11190 <malloc@plt>
   1e3f4:	mov	r0, #1
   1e3f8:	b	11190 <malloc@plt>
   1e3fc:	str	r4, [sp, #-8]!
   1e400:	str	lr, [sp, #4]
   1e404:	bl	11250 <__errno_location@plt>
   1e408:	mov	r3, #12
   1e40c:	ldr	r4, [sp]
   1e410:	add	sp, sp, #4
   1e414:	str	r3, [r0]
   1e418:	mov	r0, #0
   1e41c:	pop	{pc}		; (ldr pc, [sp], #4)
   1e420:	cmp	r0, #0
   1e424:	beq	1e44c <__snprintf_chk@plt+0xd0c4>
   1e428:	cmp	r1, #0
   1e42c:	str	r4, [sp, #-8]!
   1e430:	str	lr, [sp, #4]
   1e434:	beq	1e454 <__snprintf_chk@plt+0xd0cc>
   1e438:	blt	1e468 <__snprintf_chk@plt+0xd0e0>
   1e43c:	ldr	r4, [sp]
   1e440:	ldr	lr, [sp, #4]
   1e444:	add	sp, sp, #8
   1e448:	b	11100 <realloc@plt>
   1e44c:	mov	r0, r1
   1e450:	b	1e3e4 <__snprintf_chk@plt+0xd05c>
   1e454:	bl	14b6c <__snprintf_chk@plt+0x37e4>
   1e458:	ldr	r4, [sp]
   1e45c:	add	sp, sp, #4
   1e460:	mov	r0, #0
   1e464:	pop	{pc}		; (ldr pc, [sp], #4)
   1e468:	bl	11250 <__errno_location@plt>
   1e46c:	mov	r3, #12
   1e470:	str	r3, [r0]
   1e474:	b	1e458 <__snprintf_chk@plt+0xd0d0>
   1e478:	strd	r4, [sp, #-16]!
   1e47c:	mov	r4, r0
   1e480:	str	r6, [sp, #8]
   1e484:	str	lr, [sp, #12]
   1e488:	bl	11160 <__fpending@plt>
   1e48c:	ldr	r5, [r4]
   1e490:	mov	r6, r0
   1e494:	mov	r0, r4
   1e498:	bl	129e4 <__snprintf_chk@plt+0x165c>
   1e49c:	mov	r4, r0
   1e4a0:	and	r5, r5, #32
   1e4a4:	cmp	r5, #0
   1e4a8:	bne	1e4e0 <__snprintf_chk@plt+0xd158>
   1e4ac:	cmp	r0, #0
   1e4b0:	beq	1e4cc <__snprintf_chk@plt+0xd144>
   1e4b4:	cmp	r6, #0
   1e4b8:	bne	1e4f8 <__snprintf_chk@plt+0xd170>
   1e4bc:	bl	11250 <__errno_location@plt>
   1e4c0:	ldr	r4, [r0]
   1e4c4:	subs	r4, r4, #9
   1e4c8:	mvnne	r4, #0
   1e4cc:	mov	r0, r4
   1e4d0:	ldrd	r4, [sp]
   1e4d4:	ldr	r6, [sp, #8]
   1e4d8:	add	sp, sp, #12
   1e4dc:	pop	{pc}		; (ldr pc, [sp], #4)
   1e4e0:	cmp	r0, #0
   1e4e4:	bne	1e4f8 <__snprintf_chk@plt+0xd170>
   1e4e8:	bl	11250 <__errno_location@plt>
   1e4ec:	str	r4, [r0]
   1e4f0:	mvn	r4, #0
   1e4f4:	b	1e4cc <__snprintf_chk@plt+0xd144>
   1e4f8:	mvn	r4, #0
   1e4fc:	b	1e4cc <__snprintf_chk@plt+0xd144>
   1e500:	mov	r0, #14
   1e504:	str	r4, [sp, #-8]!
   1e508:	str	lr, [sp, #4]
   1e50c:	bl	11310 <nl_langinfo@plt>
   1e510:	cmp	r0, #0
   1e514:	beq	1e538 <__snprintf_chk@plt+0xd1b0>
   1e518:	ldrb	r2, [r0]
   1e51c:	movw	r3, #16700	; 0x413c
   1e520:	movt	r3, #2
   1e524:	ldr	r4, [sp]
   1e528:	add	sp, sp, #4
   1e52c:	cmp	r2, #0
   1e530:	moveq	r0, r3
   1e534:	pop	{pc}		; (ldr pc, [sp], #4)
   1e538:	ldr	r4, [sp]
   1e53c:	add	sp, sp, #4
   1e540:	movw	r0, #16700	; 0x413c
   1e544:	movt	r0, #2
   1e548:	pop	{pc}		; (ldr pc, [sp], #4)
   1e54c:	strd	r4, [sp, #-20]!	; 0xffffffec
   1e550:	mov	r5, r2
   1e554:	strd	r6, [sp, #8]
   1e558:	subs	r6, r0, #0
   1e55c:	mov	r7, r1
   1e560:	str	lr, [sp, #16]
   1e564:	sub	sp, sp, #12
   1e568:	addeq	r6, sp, #4
   1e56c:	mov	r0, r6
   1e570:	bl	1116c <mbrtowc@plt>
   1e574:	cmp	r5, #0
   1e578:	cmnne	r0, #3
   1e57c:	mov	r4, r0
   1e580:	bhi	1e59c <__snprintf_chk@plt+0xd214>
   1e584:	mov	r0, r4
   1e588:	add	sp, sp, #12
   1e58c:	ldrd	r4, [sp]
   1e590:	ldrd	r6, [sp, #8]
   1e594:	add	sp, sp, #16
   1e598:	pop	{pc}		; (ldr pc, [sp], #4)
   1e59c:	mov	r0, #0
   1e5a0:	bl	204f8 <__snprintf_chk@plt+0xf170>
   1e5a4:	cmp	r0, #0
   1e5a8:	bne	1e584 <__snprintf_chk@plt+0xd1fc>
   1e5ac:	ldrb	r3, [r7]
   1e5b0:	mov	r4, #1
   1e5b4:	str	r3, [r6]
   1e5b8:	b	1e584 <__snprintf_chk@plt+0xd1fc>
   1e5bc:	strd	r4, [sp, #-16]!
   1e5c0:	subs	r4, r2, #0
   1e5c4:	str	r6, [sp, #8]
   1e5c8:	mov	r6, r0
   1e5cc:	str	lr, [sp, #12]
   1e5d0:	beq	1e5fc <__snprintf_chk@plt+0xd274>
   1e5d4:	mov	r5, r1
   1e5d8:	bl	111e4 <__ctype_tolower_loc@plt>
   1e5dc:	add	r3, r5, r4
   1e5e0:	add	r2, r6, r4
   1e5e4:	ldrb	lr, [r3, #-1]!
   1e5e8:	ldr	ip, [r0]
   1e5ec:	cmp	r5, r3
   1e5f0:	ldr	ip, [ip, lr, lsl #2]
   1e5f4:	strb	ip, [r2, #-1]!
   1e5f8:	bne	1e5e4 <__snprintf_chk@plt+0xd25c>
   1e5fc:	mov	r0, r6
   1e600:	ldrd	r4, [sp]
   1e604:	ldr	r6, [sp, #8]
   1e608:	add	sp, sp, #12
   1e60c:	pop	{pc}		; (ldr pc, [sp], #4)
   1e610:	strd	r4, [sp, #-16]!
   1e614:	subs	r4, r2, #0
   1e618:	str	r6, [sp, #8]
   1e61c:	mov	r6, r0
   1e620:	str	lr, [sp, #12]
   1e624:	beq	1e650 <__snprintf_chk@plt+0xd2c8>
   1e628:	mov	r5, r1
   1e62c:	bl	111f0 <__ctype_toupper_loc@plt>
   1e630:	add	r3, r5, r4
   1e634:	add	r2, r6, r4
   1e638:	ldrb	lr, [r3, #-1]!
   1e63c:	ldr	ip, [r0]
   1e640:	cmp	r5, r3
   1e644:	ldr	ip, [ip, lr, lsl #2]
   1e648:	strb	ip, [r2, #-1]!
   1e64c:	bne	1e638 <__snprintf_chk@plt+0xd2b0>
   1e650:	mov	r0, r6
   1e654:	ldrd	r4, [sp]
   1e658:	ldr	r6, [sp, #8]
   1e65c:	add	sp, sp, #12
   1e660:	pop	{pc}		; (ldr pc, [sp], #4)
   1e664:	strd	r4, [sp, #-36]!	; 0xffffffdc
   1e668:	mov	r4, r3
   1e66c:	strd	r6, [sp, #8]
   1e670:	mov	r6, r0
   1e674:	strd	r8, [sp, #16]
   1e678:	mov	r9, r2
   1e67c:	strd	sl, [sp, #24]
   1e680:	str	lr, [sp, #32]
   1e684:	sub	sp, sp, #1136	; 0x470
   1e688:	sub	sp, sp, #4
   1e68c:	str	r1, [sp, #28]
   1e690:	str	r3, [sp, #48]	; 0x30
   1e694:	ldrb	r3, [sp, #1176]	; 0x498
   1e698:	str	r3, [sp, #40]	; 0x28
   1e69c:	bl	11250 <__errno_location@plt>
   1e6a0:	ldr	r1, [r0]
   1e6a4:	movw	r3, #14840	; 0x39f8
   1e6a8:	movt	r3, #2
   1e6ac:	str	r0, [sp, #36]	; 0x24
   1e6b0:	ldr	r2, [r4, #40]	; 0x28
   1e6b4:	ldr	ip, [r4, #8]
   1e6b8:	ldr	r5, [sp, #1184]	; 0x4a0
   1e6bc:	cmp	r2, #0
   1e6c0:	str	r1, [sp, #52]	; 0x34
   1e6c4:	mov	r1, r2
   1e6c8:	moveq	r1, r3
   1e6cc:	cmp	ip, #12
   1e6d0:	str	ip, [sp, #32]
   1e6d4:	subgt	r3, ip, #12
   1e6d8:	str	r1, [sp, #56]	; 0x38
   1e6dc:	strgt	r3, [sp, #32]
   1e6e0:	bgt	1e6f4 <__snprintf_chk@plt+0xd36c>
   1e6e4:	ldr	r3, [sp, #32]
   1e6e8:	cmp	r3, #0
   1e6ec:	moveq	r3, #12
   1e6f0:	str	r3, [sp, #32]
   1e6f4:	ldrb	r3, [r9]
   1e6f8:	cmp	r3, #0
   1e6fc:	beq	200a4 <__snprintf_chk@plt+0xed1c>
   1e700:	movw	r2, #46021	; 0xb3c5
   1e704:	movt	r2, #37282	; 0x91a2
   1e708:	movw	sl, #9363	; 0x2493
   1e70c:	movt	sl, #37449	; 0x9249
   1e710:	movw	r7, #26215	; 0x6667
   1e714:	movt	r7, #26214	; 0x6666
   1e718:	str	r2, [sp, #76]	; 0x4c
   1e71c:	movw	r2, #34953	; 0x8889
   1e720:	movt	r2, #34952	; 0x8888
   1e724:	mov	fp, #0
   1e728:	str	sl, [sp, #64]	; 0x40
   1e72c:	str	r7, [sp, #72]	; 0x48
   1e730:	str	r2, [sp, #80]	; 0x50
   1e734:	movw	r2, #34079	; 0x851f
   1e738:	movt	r2, #20971	; 0x51eb
   1e73c:	str	r2, [sp, #68]	; 0x44
   1e740:	cmp	r3, #37	; 0x25
   1e744:	beq	1e828 <__snprintf_chk@plt+0xd4a0>
   1e748:	ldr	r3, [sp, #28]
   1e74c:	cmp	r5, #0
   1e750:	sub	r3, r3, fp
   1e754:	blt	1e7dc <__snprintf_chk@plt+0xd454>
   1e758:	cmp	r5, #1
   1e75c:	movcs	r4, r5
   1e760:	movcc	r4, #1
   1e764:	cmp	r4, r3
   1e768:	bcs	1e7e4 <__snprintf_chk@plt+0xd45c>
   1e76c:	cmp	r6, #0
   1e770:	beq	1e79c <__snprintf_chk@plt+0xd414>
   1e774:	cmp	r5, #1
   1e778:	ble	1e794 <__snprintf_chk@plt+0xd40c>
   1e77c:	sub	r5, r5, #1
   1e780:	mov	r0, r6
   1e784:	mov	r1, #32
   1e788:	mov	r2, r5
   1e78c:	add	r6, r6, r5
   1e790:	bl	1128c <memset@plt>
   1e794:	ldrb	r3, [r9]
   1e798:	strb	r3, [r6], #1
   1e79c:	add	fp, fp, r4
   1e7a0:	mov	r4, r9
   1e7a4:	ldrb	r3, [r4, #1]
   1e7a8:	add	r9, r4, #1
   1e7ac:	mvn	r5, #0
   1e7b0:	cmp	r3, #0
   1e7b4:	bne	1e740 <__snprintf_chk@plt+0xd3b8>
   1e7b8:	ldr	r3, [sp, #28]
   1e7bc:	ldr	r2, [sp, #52]	; 0x34
   1e7c0:	cmp	r6, #0
   1e7c4:	cmpne	r3, #0
   1e7c8:	movne	r3, #0
   1e7cc:	strbne	r3, [r6]
   1e7d0:	ldr	r3, [sp, #36]	; 0x24
   1e7d4:	str	r2, [r3]
   1e7d8:	b	1e7f4 <__snprintf_chk@plt+0xd46c>
   1e7dc:	cmp	r3, #1
   1e7e0:	bhi	1e818 <__snprintf_chk@plt+0xd490>
   1e7e4:	ldr	r2, [sp, #36]	; 0x24
   1e7e8:	mov	r3, #34	; 0x22
   1e7ec:	str	r3, [r2]
   1e7f0:	mov	fp, #0
   1e7f4:	mov	r0, fp
   1e7f8:	add	sp, sp, #1136	; 0x470
   1e7fc:	add	sp, sp, #4
   1e800:	ldrd	r4, [sp]
   1e804:	ldrd	r6, [sp, #8]
   1e808:	ldrd	r8, [sp, #16]
   1e80c:	ldrd	sl, [sp, #24]
   1e810:	add	sp, sp, #32
   1e814:	pop	{pc}		; (ldr pc, [sp], #4)
   1e818:	cmp	r6, #0
   1e81c:	mov	r4, #1
   1e820:	bne	1e794 <__snprintf_chk@plt+0xd40c>
   1e824:	b	1e79c <__snprintf_chk@plt+0xd414>
   1e828:	ldr	r3, [sp, #40]	; 0x28
   1e82c:	mov	sl, #0
   1e830:	mov	r8, r9
   1e834:	str	sl, [sp, #44]	; 0x2c
   1e838:	str	r3, [sp, #60]	; 0x3c
   1e83c:	ldrb	r3, [r8, #1]!
   1e840:	sub	r2, r3, #35	; 0x23
   1e844:	mov	r7, r3
   1e848:	cmp	r2, #60	; 0x3c
   1e84c:	ldrls	pc, [pc, r2, lsl #2]
   1e850:	b	1e964 <__snprintf_chk@plt+0xd5dc>
   1e854:	andeq	lr, r1, ip, asr r9
   1e858:	andeq	lr, r1, r4, ror #18
   1e85c:	andeq	lr, r1, r4, ror #18
   1e860:	andeq	lr, r1, r4, ror #18
   1e864:	andeq	lr, r1, r4, ror #18
   1e868:	andeq	lr, r1, r4, ror #18
   1e86c:	andeq	lr, r1, r4, ror #18
   1e870:	andeq	lr, r1, r4, ror #18
   1e874:	andeq	lr, r1, r4, asr r9
   1e878:	andeq	lr, r1, r4, ror #18
   1e87c:	andeq	lr, r1, r4, asr r9
   1e880:	andeq	lr, r1, r4, ror #18
   1e884:	andeq	lr, r1, r4, ror #18
   1e888:	andeq	lr, r1, r4, asr r9
   1e88c:	andeq	lr, r1, r4, ror #18
   1e890:	andeq	lr, r1, r4, ror #18
   1e894:	andeq	lr, r1, r4, ror #18
   1e898:	andeq	lr, r1, r4, ror #18
   1e89c:	andeq	lr, r1, r4, ror #18
   1e8a0:	andeq	lr, r1, r4, ror #18
   1e8a4:	andeq	lr, r1, r4, ror #18
   1e8a8:	andeq	lr, r1, r4, ror #18
   1e8ac:	andeq	lr, r1, r4, ror #18
   1e8b0:	andeq	lr, r1, r4, ror #18
   1e8b4:	andeq	lr, r1, r4, ror #18
   1e8b8:	andeq	lr, r1, r4, ror #18
   1e8bc:	andeq	lr, r1, r4, ror #18
   1e8c0:	andeq	lr, r1, r4, ror #18
   1e8c4:	andeq	lr, r1, r4, ror #18
   1e8c8:	andeq	lr, r1, r4, ror #18
   1e8cc:	andeq	lr, r1, r4, ror #18
   1e8d0:	andeq	lr, r1, r4, ror #18
   1e8d4:	andeq	lr, r1, r4, ror #18
   1e8d8:	andeq	lr, r1, r4, ror #18
   1e8dc:	andeq	lr, r1, r4, ror #18
   1e8e0:	andeq	lr, r1, r4, ror #18
   1e8e4:	andeq	lr, r1, r4, ror #18
   1e8e8:	andeq	lr, r1, r4, ror #18
   1e8ec:	andeq	lr, r1, r4, ror #18
   1e8f0:	andeq	lr, r1, r4, ror #18
   1e8f4:	andeq	lr, r1, r4, ror #18
   1e8f8:	andeq	lr, r1, r4, ror #18
   1e8fc:	andeq	lr, r1, r4, ror #18
   1e900:	andeq	lr, r1, r4, ror #18
   1e904:	andeq	lr, r1, r4, ror #18
   1e908:	andeq	lr, r1, r4, ror #18
   1e90c:	andeq	lr, r1, r4, ror #18
   1e910:	andeq	lr, r1, r4, ror #18
   1e914:	andeq	lr, r1, r4, ror #18
   1e918:	andeq	lr, r1, r4, ror #18
   1e91c:	andeq	lr, r1, r4, ror #18
   1e920:	andeq	lr, r1, r4, ror #18
   1e924:	andeq	lr, r1, r4, ror #18
   1e928:	andeq	lr, r1, r4, ror #18
   1e92c:	andeq	lr, r1, r4, ror #18
   1e930:	andeq	lr, r1, r4, ror #18
   1e934:	andeq	lr, r1, r4, ror #18
   1e938:	andeq	lr, r1, r4, ror #18
   1e93c:	andeq	lr, r1, r4, ror #18
   1e940:	andeq	lr, r1, r8, asr #18
   1e944:	andeq	lr, r1, r4, asr r9
   1e948:	mov	r3, #1
   1e94c:	str	r3, [sp, #60]	; 0x3c
   1e950:	b	1e83c <__snprintf_chk@plt+0xd4b4>
   1e954:	str	r3, [sp, #44]	; 0x2c
   1e958:	b	1e83c <__snprintf_chk@plt+0xd4b4>
   1e95c:	mov	sl, #1
   1e960:	b	1e83c <__snprintf_chk@plt+0xd4b4>
   1e964:	sub	r2, r3, #48	; 0x30
   1e968:	cmp	r2, #9
   1e96c:	bls	1ee28 <__snprintf_chk@plt+0xdaa0>
   1e970:	cmp	r3, #69	; 0x45
   1e974:	beq	1eb78 <__snprintf_chk@plt+0xd7f0>
   1e978:	cmp	r3, #79	; 0x4f
   1e97c:	beq	1eb78 <__snprintf_chk@plt+0xd7f0>
   1e980:	cmp	r3, #122	; 0x7a
   1e984:	ldrls	pc, [pc, r3, lsl #2]
   1e988:	b	1ff70 <__snprintf_chk@plt+0xebe8>
   1e98c:	andeq	lr, r1, r8, ror sp
   1e990:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1e994:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1e998:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1e99c:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1e9a0:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1e9a4:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1e9a8:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1e9ac:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1e9b0:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1e9b4:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1e9b8:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1e9bc:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1e9c0:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1e9c4:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1e9c8:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1e9cc:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1e9d0:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1e9d4:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1e9d8:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1e9dc:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1e9e0:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1e9e4:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1e9e8:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1e9ec:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1e9f0:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1e9f4:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1e9f8:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1e9fc:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1ea00:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1ea04:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1ea08:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1ea0c:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1ea10:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1ea14:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1ea18:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1ea1c:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1ea20:	andeq	pc, r1, r4, asr r6	; <UNPREDICTABLE>
   1ea24:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1ea28:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1ea2c:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1ea30:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1ea34:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1ea38:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1ea3c:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1ea40:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1ea44:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1ea48:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1ea4c:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1ea50:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1ea54:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1ea58:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1ea5c:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1ea60:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1ea64:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1ea68:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1ea6c:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1ea70:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1ea74:	andeq	pc, r1, r8, lsl lr	; <UNPREDICTABLE>
   1ea78:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1ea7c:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1ea80:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1ea84:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1ea88:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1ea8c:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1ea90:	andeq	pc, r1, r0, asr lr	; <UNPREDICTABLE>
   1ea94:	andeq	pc, r1, ip, ror #28
   1ea98:	andeq	pc, r1, ip, asr #29
   1ea9c:	andeq	pc, r1, r0, lsr #25
   1eaa0:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1eaa4:	andeq	pc, r1, r8, asr #23
   1eaa8:	ldrdeq	pc, [r1], -r8
   1eaac:	andeq	pc, r1, r4, ror #29
   1eab0:	strdeq	pc, [r1], -r0
   1eab4:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1eab8:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1eabc:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1eac0:	strdeq	pc, [r1], -ip
   1eac4:	muleq	r1, ip, r8
   1eac8:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1eacc:	andeq	pc, r1, ip, lsr #26
   1ead0:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1ead4:	andeq	pc, r1, ip, lsr sp	; <UNPREDICTABLE>
   1ead8:	andeq	pc, r1, r4, ror #30
   1eadc:	andeq	pc, r1, r0, lsl #15
   1eae0:	andeq	pc, r1, ip, lsr #30
   1eae4:	ldrdeq	pc, [r1], -r8
   1eae8:	andeq	pc, r1, r8, lsr pc	; <UNPREDICTABLE>
   1eaec:	andeq	pc, r1, r4, asr #30
   1eaf0:	andeq	pc, r1, r0, asr pc	; <UNPREDICTABLE>
   1eaf4:	andeq	pc, r1, ip, lsl #10
   1eaf8:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1eafc:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1eb00:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1eb04:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1eb08:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1eb0c:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1eb10:	andeq	pc, r1, ip, asr pc	; <UNPREDICTABLE>
   1eb14:			; <UNDEFINED> instruction: 0x0001f4b0
   1eb18:	muleq	r1, r0, lr
   1eb1c:	muleq	r1, ip, lr
   1eb20:	andeq	pc, r1, r8, lsr #29
   1eb24:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1eb28:	ldrdeq	pc, [r1], -r8
   1eb2c:			; <UNDEFINED> instruction: 0x0001f4b0
   1eb30:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1eb34:			; <UNDEFINED> instruction: 0x0001feb4
   1eb38:	andeq	pc, r1, r0, asr #29
   1eb3c:	andeq	pc, r1, r8, ror lr	; <UNPREDICTABLE>
   1eb40:	andeq	pc, r1, r4, lsl #29
   1eb44:	andeq	pc, r1, ip, asr r3	; <UNPREDICTABLE>
   1eb48:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1eb4c:	andeq	pc, r1, r4, lsl #26
   1eb50:	andeq	pc, r1, ip, lsr #5
   1eb54:	strdeq	pc, [r1], -r0
   1eb58:	andeq	pc, r1, r0, lsl r1	; <UNPREDICTABLE>
   1eb5c:	muleq	r1, r4, r0
   1eb60:	andeq	pc, r1, r4, asr r0	; <UNPREDICTABLE>
   1eb64:	andeq	pc, r1, r0, ror pc	; <UNPREDICTABLE>
   1eb68:	andeq	pc, r1, r4, lsl pc	; <UNPREDICTABLE>
   1eb6c:	andeq	pc, r1, r0, lsr #30
   1eb70:	andeq	pc, r1, r8, lsl #30
   1eb74:	andeq	pc, r1, ip, asr sp	; <UNPREDICTABLE>
   1eb78:	ldrb	r3, [r8, #1]
   1eb7c:	add	r4, r8, #1
   1eb80:	cmp	r3, #122	; 0x7a
   1eb84:	ldrls	pc, [pc, r3, lsl #2]
   1eb88:	b	1ed80 <__snprintf_chk@plt+0xd9f8>
   1eb8c:	andeq	lr, r1, ip, ror sp
   1eb90:	andeq	lr, r1, r0, lsl #27
   1eb94:	andeq	lr, r1, r0, lsl #27
   1eb98:	andeq	lr, r1, r0, lsl #27
   1eb9c:	andeq	lr, r1, r0, lsl #27
   1eba0:	andeq	lr, r1, r0, lsl #27
   1eba4:	andeq	lr, r1, r0, lsl #27
   1eba8:	andeq	lr, r1, r0, lsl #27
   1ebac:	andeq	lr, r1, r0, lsl #27
   1ebb0:	andeq	lr, r1, r0, lsl #27
   1ebb4:	andeq	lr, r1, r0, lsl #27
   1ebb8:	andeq	lr, r1, r0, lsl #27
   1ebbc:	andeq	lr, r1, r0, lsl #27
   1ebc0:	andeq	lr, r1, r0, lsl #27
   1ebc4:	andeq	lr, r1, r0, lsl #27
   1ebc8:	andeq	lr, r1, r0, lsl #27
   1ebcc:	andeq	lr, r1, r0, lsl #27
   1ebd0:	andeq	lr, r1, r0, lsl #27
   1ebd4:	andeq	lr, r1, r0, lsl #27
   1ebd8:	andeq	lr, r1, r0, lsl #27
   1ebdc:	andeq	lr, r1, r0, lsl #27
   1ebe0:	andeq	lr, r1, r0, lsl #27
   1ebe4:	andeq	lr, r1, r0, lsl #27
   1ebe8:	andeq	lr, r1, r0, lsl #27
   1ebec:	andeq	lr, r1, r0, lsl #27
   1ebf0:	andeq	lr, r1, r0, lsl #27
   1ebf4:	andeq	lr, r1, r0, lsl #27
   1ebf8:	andeq	lr, r1, r0, lsl #27
   1ebfc:	andeq	lr, r1, r0, lsl #27
   1ec00:	andeq	lr, r1, r0, lsl #27
   1ec04:	andeq	lr, r1, r0, lsl #27
   1ec08:	andeq	lr, r1, r0, lsl #27
   1ec0c:	andeq	lr, r1, r0, lsl #27
   1ec10:	andeq	lr, r1, r0, lsl #27
   1ec14:	andeq	lr, r1, r0, lsl #27
   1ec18:	andeq	lr, r1, r0, lsl #27
   1ec1c:	andeq	lr, r1, r0, lsl #27
   1ec20:	andeq	pc, r1, r0, asr r6	; <UNPREDICTABLE>
   1ec24:	andeq	lr, r1, r0, lsl #27
   1ec28:	andeq	lr, r1, r0, lsl #27
   1ec2c:	andeq	lr, r1, r0, lsl #27
   1ec30:	andeq	lr, r1, r0, lsl #27
   1ec34:	andeq	lr, r1, r0, lsl #27
   1ec38:	andeq	lr, r1, r0, lsl #27
   1ec3c:	andeq	lr, r1, r0, lsl #27
   1ec40:	andeq	lr, r1, r0, lsl #27
   1ec44:	andeq	lr, r1, r0, lsl #27
   1ec48:	andeq	lr, r1, r0, lsl #27
   1ec4c:	andeq	lr, r1, r0, lsl #27
   1ec50:	andeq	lr, r1, r0, lsl #27
   1ec54:	andeq	lr, r1, r0, lsl #27
   1ec58:	andeq	lr, r1, r0, lsl #27
   1ec5c:	andeq	lr, r1, r0, lsl #27
   1ec60:	andeq	lr, r1, r0, lsl #27
   1ec64:	andeq	lr, r1, r0, lsl #27
   1ec68:	andeq	lr, r1, r0, lsl #27
   1ec6c:	andeq	lr, r1, r0, lsl #27
   1ec70:	andeq	lr, r1, r0, lsl #27
   1ec74:	andeq	pc, r1, r0, lsr #28
   1ec78:	andeq	lr, r1, r0, lsl #27
   1ec7c:	andeq	lr, r1, r0, lsl #27
   1ec80:	andeq	lr, r1, r0, lsl #27
   1ec84:	andeq	lr, r1, r0, lsl #27
   1ec88:	andeq	lr, r1, r0, lsl #27
   1ec8c:	andeq	lr, r1, r0, lsl #27
   1ec90:	andeq	pc, r1, r4, asr #28
   1ec94:	andeq	pc, r1, ip, asr #25
   1ec98:	andeq	pc, r1, ip, lsl #24
   1ec9c:	andeq	pc, r1, r8, lsr #25
   1eca0:	andeq	lr, r1, r0, lsl #27
   1eca4:	ldrdeq	pc, [r1], -r0
   1eca8:	andeq	pc, r1, ip, lsr sl	; <UNPREDICTABLE>
   1ecac:	andeq	pc, r1, r0, lsr #20
   1ecb0:	andeq	pc, r1, r8, lsl #20
   1ecb4:	andeq	lr, r1, r0, lsl #27
   1ecb8:	andeq	lr, r1, r0, lsl #27
   1ecbc:	andeq	lr, r1, r0, lsl #27
   1ecc0:	andeq	pc, r1, ip, ror #19
   1ecc4:	andeq	pc, r1, r4, lsr #17
   1ecc8:	andeq	lr, r1, r0, lsl #27
   1eccc:	andeq	pc, r1, r4, lsr sp	; <UNPREDICTABLE>
   1ecd0:	andeq	lr, r1, r0, lsl #27
   1ecd4:	andeq	pc, r1, r0, asr #26
   1ecd8:	andeq	pc, r1, r0, lsl #17
   1ecdc:	andeq	pc, r1, r4, lsl #15
   1ece0:	andeq	pc, r1, r4, asr #14
   1ece4:	andeq	pc, r1, ip, lsr sl	; <UNPREDICTABLE>
   1ece8:	andeq	pc, r1, ip, ror #13
   1ecec:	ldrdeq	pc, [r1], -ip
   1ecf0:	ldrdeq	pc, [r1], -r4
   1ecf4:	andeq	pc, r1, r0, lsl r5	; <UNPREDICTABLE>
   1ecf8:	andeq	lr, r1, r0, lsl #27
   1ecfc:	andeq	lr, r1, r0, lsl #27
   1ed00:	andeq	lr, r1, r0, lsl #27
   1ed04:	andeq	lr, r1, r0, lsl #27
   1ed08:	andeq	lr, r1, r0, lsl #27
   1ed0c:	andeq	lr, r1, r0, lsl #27
   1ed10:	ldrdeq	pc, [r1], -r8
   1ed14:			; <UNDEFINED> instruction: 0x0001f4b8
   1ed18:	muleq	r1, ip, r4
   1ed1c:	andeq	pc, r1, r0, lsl #9
   1ed20:	andeq	pc, r1, ip, ror #8
   1ed24:	andeq	lr, r1, r0, lsl #27
   1ed28:	andeq	pc, r1, ip, lsr sl	; <UNPREDICTABLE>
   1ed2c:			; <UNDEFINED> instruction: 0x0001f4b8
   1ed30:	andeq	lr, r1, r0, lsl #27
   1ed34:	andeq	pc, r1, r0, asr r4	; <UNPREDICTABLE>
   1ed38:	andeq	pc, r1, ip, lsr r4	; <UNPREDICTABLE>
   1ed3c:	andeq	pc, r1, r4, lsl r4	; <UNPREDICTABLE>
   1ed40:	ldrdeq	pc, [r1], -r4
   1ed44:	andeq	pc, r1, r0, ror #6
   1ed48:	andeq	lr, r1, r0, lsl #27
   1ed4c:	andeq	pc, r1, ip, lsl #26
   1ed50:			; <UNDEFINED> instruction: 0x0001f2b4
   1ed54:	strdeq	pc, [r1], -r8
   1ed58:	andeq	pc, r1, r4, lsl r1	; <UNPREDICTABLE>
   1ed5c:	muleq	r1, r8, r0
   1ed60:	andeq	pc, r1, ip, asr r0	; <UNPREDICTABLE>
   1ed64:	andeq	lr, r1, r0, lsl #27
   1ed68:	andeq	pc, r1, r8, lsl r0	; <UNPREDICTABLE>
   1ed6c:	andeq	lr, r1, ip, ror #31
   1ed70:	andeq	lr, r1, r0, ror lr
   1ed74:	andeq	pc, r1, r4, ror #26
   1ed78:	mov	r4, r8
   1ed7c:	sub	r4, r4, #1
   1ed80:	ldr	r3, [sp, #28]
   1ed84:	sub	sl, r3, fp
   1ed88:	ldr	r2, [sp, #44]	; 0x2c
   1ed8c:	mvn	r3, r5
   1ed90:	sub	r7, r4, r9
   1ed94:	lsr	r3, r3, #31
   1ed98:	add	r7, r7, #1
   1ed9c:	cmp	r2, #45	; 0x2d
   1eda0:	moveq	r3, #0
   1eda4:	cmp	r3, #0
   1eda8:	moveq	r5, r3
   1edac:	moveq	r8, r7
   1edb0:	beq	1edc0 <__snprintf_chk@plt+0xda38>
   1edb4:	cmp	r7, r5
   1edb8:	movcs	r8, r7
   1edbc:	movcc	r8, r5
   1edc0:	cmp	r8, sl
   1edc4:	bcs	1e7e4 <__snprintf_chk@plt+0xd45c>
   1edc8:	cmp	r6, #0
   1edcc:	beq	1ee20 <__snprintf_chk@plt+0xda98>
   1edd0:	cmp	r7, r5
   1edd4:	bcs	1ee00 <__snprintf_chk@plt+0xda78>
   1edd8:	ldr	r3, [sp, #44]	; 0x2c
   1eddc:	sub	r2, r5, r7
   1ede0:	mov	r0, r6
   1ede4:	cmp	r3, #43	; 0x2b
   1ede8:	cmpne	r3, #48	; 0x30
   1edec:	add	r3, r6, r2
   1edf0:	moveq	r1, #48	; 0x30
   1edf4:	movne	r1, #32
   1edf8:	mov	r6, r3
   1edfc:	bl	1128c <memset@plt>
   1ee00:	ldr	r3, [sp, #60]	; 0x3c
   1ee04:	mov	r1, r9
   1ee08:	mov	r2, r7
   1ee0c:	mov	r0, r6
   1ee10:	cmp	r3, #0
   1ee14:	bne	1ee68 <__snprintf_chk@plt+0xdae0>
   1ee18:	bl	110b8 <memcpy@plt>
   1ee1c:	add	r6, r6, r7
   1ee20:	add	fp, fp, r8
   1ee24:	b	1e7a4 <__snprintf_chk@plt+0xd41c>
   1ee28:	mov	r5, #0
   1ee2c:	mov	r1, #10
   1ee30:	smull	r2, r3, r5, r1
   1ee34:	mvn	r5, #-2147483648	; 0x80000000
   1ee38:	cmp	r3, r2, asr #31
   1ee3c:	bne	1ee50 <__snprintf_chk@plt+0xdac8>
   1ee40:	ldrb	r3, [r8]
   1ee44:	sub	r5, r3, #48	; 0x30
   1ee48:	adds	r5, r2, r5
   1ee4c:	mvnvs	r5, #-2147483648	; 0x80000000
   1ee50:	ldrb	r3, [r8, #1]!
   1ee54:	sub	r2, r3, #48	; 0x30
   1ee58:	cmp	r2, #9
   1ee5c:	bls	1ee30 <__snprintf_chk@plt+0xdaa8>
   1ee60:	mov	r7, r3
   1ee64:	b	1e970 <__snprintf_chk@plt+0xd5e8>
   1ee68:	bl	1e610 <__snprintf_chk@plt+0xd288>
   1ee6c:	b	1ee1c <__snprintf_chk@plt+0xda94>
   1ee70:	cmp	r7, #69	; 0x45
   1ee74:	beq	201d0 <__snprintf_chk@plt+0xee48>
   1ee78:	ldr	r2, [sp, #48]	; 0x30
   1ee7c:	mov	r1, #100	; 0x64
   1ee80:	ldr	r0, [sp, #68]	; 0x44
   1ee84:	ldr	r2, [r2, #20]
   1ee88:	smull	ip, r0, r0, r2
   1ee8c:	asr	ip, r2, #31
   1ee90:	rsb	ip, ip, r0, asr #5
   1ee94:	mls	ip, r1, ip, r2
   1ee98:	cmp	ip, #0
   1ee9c:	bge	1eeb4 <__snprintf_chk@plt+0xdb2c>
   1eea0:	movw	r1, #63636	; 0xf894
   1eea4:	movt	r1, #65535	; 0xffff
   1eea8:	cmp	r2, r1
   1eeac:	rsblt	ip, ip, #0
   1eeb0:	addge	ip, ip, #100	; 0x64
   1eeb4:	ldr	r2, [sp, #44]	; 0x2c
   1eeb8:	cmp	r2, #0
   1eebc:	bne	1fb9c <__snprintf_chk@plt+0xe814>
   1eec0:	ldr	r2, [sp, #1180]	; 0x49c
   1eec4:	cmp	r2, #43	; 0x2b
   1eec8:	beq	203ac <__snprintf_chk@plt+0xf024>
   1eecc:	ldr	r1, [sp, #1180]	; 0x49c
   1eed0:	mov	r2, #0
   1eed4:	str	r1, [sp, #44]	; 0x2c
   1eed8:	mov	r1, #2
   1eedc:	str	r2, [sp, #84]	; 0x54
   1eee0:	str	r2, [sp, #92]	; 0x5c
   1eee4:	mov	r2, #1
   1eee8:	str	r1, [sp, #88]	; 0x58
   1eeec:	mov	lr, #0
   1eef0:	cmp	r7, #79	; 0x4f
   1eef4:	movne	r2, #0
   1eef8:	andeq	r2, r2, #1
   1eefc:	cmp	r2, #0
   1ef00:	beq	1f640 <__snprintf_chk@plt+0xe2b8>
   1ef04:	add	r2, sp, #96	; 0x60
   1ef08:	movw	r1, #9504	; 0x2520
   1ef0c:	mov	r8, #0
   1ef10:	strh	r1, [r2]
   1ef14:	add	r1, r2, #3
   1ef18:	strb	r7, [sp, #98]	; 0x62
   1ef1c:	mov	ip, #0
   1ef20:	add	r0, sp, #112	; 0x70
   1ef24:	strb	r3, [r1]
   1ef28:	ldr	r3, [sp, #48]	; 0x30
   1ef2c:	strb	ip, [r1, #1]
   1ef30:	mov	r1, #1024	; 0x400
   1ef34:	bl	111b4 <strftime@plt>
   1ef38:	cmp	r0, #0
   1ef3c:	beq	1e7a4 <__snprintf_chk@plt+0xd41c>
   1ef40:	ldr	r2, [sp, #44]	; 0x2c
   1ef44:	mvn	r3, r5
   1ef48:	sub	r7, r0, #1
   1ef4c:	lsr	r3, r3, #31
   1ef50:	cmp	r2, #45	; 0x2d
   1ef54:	moveq	r3, #0
   1ef58:	cmp	r3, #0
   1ef5c:	moveq	r5, r3
   1ef60:	moveq	r9, r7
   1ef64:	beq	1ef74 <__snprintf_chk@plt+0xdbec>
   1ef68:	cmp	r7, r5
   1ef6c:	movcs	r9, r7
   1ef70:	movcc	r9, r5
   1ef74:	ldr	r3, [sp, #28]
   1ef78:	sub	r3, r3, fp
   1ef7c:	cmp	r3, r9
   1ef80:	bls	1e7e4 <__snprintf_chk@plt+0xd45c>
   1ef84:	cmp	r6, #0
   1ef88:	beq	1efe4 <__snprintf_chk@plt+0xdc5c>
   1ef8c:	cmp	r7, r5
   1ef90:	bcs	1efbc <__snprintf_chk@plt+0xdc34>
   1ef94:	ldr	r3, [sp, #44]	; 0x2c
   1ef98:	sub	r2, r5, r7
   1ef9c:	mov	r0, r6
   1efa0:	cmp	r3, #43	; 0x2b
   1efa4:	cmpne	r3, #48	; 0x30
   1efa8:	add	r3, r6, r2
   1efac:	moveq	r1, #48	; 0x30
   1efb0:	movne	r1, #32
   1efb4:	mov	r6, r3
   1efb8:	bl	1128c <memset@plt>
   1efbc:	cmp	r8, #0
   1efc0:	bne	200bc <__snprintf_chk@plt+0xed34>
   1efc4:	ldr	r3, [sp, #60]	; 0x3c
   1efc8:	add	r1, sp, #113	; 0x71
   1efcc:	mov	r2, r7
   1efd0:	mov	r0, r6
   1efd4:	cmp	r3, #0
   1efd8:	beq	200b4 <__snprintf_chk@plt+0xed2c>
   1efdc:	bl	1e610 <__snprintf_chk@plt+0xd288>
   1efe0:	add	r6, r6, r7
   1efe4:	add	fp, fp, r9
   1efe8:	b	1e7a4 <__snprintf_chk@plt+0xd41c>
   1efec:	cmp	r7, #79	; 0x4f
   1eff0:	beq	1ed80 <__snprintf_chk@plt+0xd9f8>
   1eff4:	mov	r3, #120	; 0x78
   1eff8:	mov	r8, #0
   1effc:	add	r2, sp, #96	; 0x60
   1f000:	movw	r1, #9504	; 0x2520
   1f004:	cmp	r7, #0
   1f008:	strh	r1, [r2]
   1f00c:	addeq	r1, r2, #2
   1f010:	beq	1ef1c <__snprintf_chk@plt+0xdb94>
   1f014:	b	1ef14 <__snprintf_chk@plt+0xdb8c>
   1f018:	cmp	r7, #69	; 0x45
   1f01c:	beq	1ed80 <__snprintf_chk@plt+0xd9f8>
   1f020:	mov	r2, #1
   1f024:	str	r2, [sp, #88]	; 0x58
   1f028:	ldr	r2, [sp, #48]	; 0x30
   1f02c:	ldr	r2, [r2, #24]
   1f030:	mov	ip, r2
   1f034:	lsr	r2, r2, #31
   1f038:	mov	lr, #0
   1f03c:	cmp	ip, lr
   1f040:	str	r2, [sp, #84]	; 0x54
   1f044:	movlt	r2, #0
   1f048:	movge	r2, #1
   1f04c:	str	lr, [sp, #92]	; 0x5c
   1f050:	b	1eef0 <__snprintf_chk@plt+0xdb68>
   1f054:	mov	r4, r8
   1f058:	mov	r7, #0
   1f05c:	ldr	r2, [sp, #48]	; 0x30
   1f060:	mov	r1, #1
   1f064:	ldr	r0, [sp, #64]	; 0x40
   1f068:	str	r1, [sp, #88]	; 0x58
   1f06c:	ldr	r2, [r2, #24]
   1f070:	add	r2, r2, #6
   1f074:	asr	r1, r2, #31
   1f078:	smull	ip, r0, r0, r2
   1f07c:	add	r0, r0, r2
   1f080:	rsb	r1, r1, r0, asr #2
   1f084:	rsb	r1, r1, r1, lsl #3
   1f088:	sub	r2, r2, r1
   1f08c:	add	r2, r2, #1
   1f090:	b	1f030 <__snprintf_chk@plt+0xdca8>
   1f094:	mov	r4, r8
   1f098:	ldr	r3, [sp, #44]	; 0x2c
   1f09c:	cmp	r3, #45	; 0x2d
   1f0a0:	ldr	r3, [sp, #28]
   1f0a4:	sub	r3, r3, fp
   1f0a8:	beq	20128 <__snprintf_chk@plt+0xeda0>
   1f0ac:	cmp	r5, #0
   1f0b0:	blt	20128 <__snprintf_chk@plt+0xeda0>
   1f0b4:	cmp	r5, #1
   1f0b8:	movcs	r7, r5
   1f0bc:	movcc	r7, #1
   1f0c0:	cmp	r7, r3
   1f0c4:	bcs	1e7e4 <__snprintf_chk@plt+0xd45c>
   1f0c8:	cmp	r6, #0
   1f0cc:	beq	1f108 <__snprintf_chk@plt+0xdd80>
   1f0d0:	cmp	r5, #1
   1f0d4:	ble	1f100 <__snprintf_chk@plt+0xdd78>
   1f0d8:	ldr	r3, [sp, #44]	; 0x2c
   1f0dc:	sub	r2, r5, #1
   1f0e0:	mov	r0, r6
   1f0e4:	cmp	r3, #43	; 0x2b
   1f0e8:	cmpne	r3, #48	; 0x30
   1f0ec:	add	r3, r6, r2
   1f0f0:	moveq	r1, #48	; 0x30
   1f0f4:	movne	r1, #32
   1f0f8:	mov	r6, r3
   1f0fc:	bl	1128c <memset@plt>
   1f100:	mov	r3, #9
   1f104:	strb	r3, [r6], #1
   1f108:	add	fp, fp, r7
   1f10c:	b	1e7a4 <__snprintf_chk@plt+0xd41c>
   1f110:	mov	r4, r8
   1f114:	ldr	lr, [sp, #48]	; 0x30
   1f118:	mvn	ip, #0
   1f11c:	add	r1, sp, #112	; 0x70
   1f120:	ldr	r0, [sp, #1192]	; 0x4a8
   1f124:	ldrd	r8, [lr]
   1f128:	ldrd	r2, [lr, #24]
   1f12c:	strd	r8, [sp, #112]	; 0x70
   1f130:	ldrd	r8, [lr, #8]
   1f134:	strd	r2, [sp, #136]	; 0x88
   1f138:	ldr	r3, [lr, #40]	; 0x28
   1f13c:	strd	r8, [sp, #120]	; 0x78
   1f140:	ldrd	r8, [lr, #32]
   1f144:	str	ip, [sp, #140]	; 0x8c
   1f148:	str	r3, [sp, #152]	; 0x98
   1f14c:	ldrd	r2, [lr, #16]
   1f150:	strd	r2, [sp, #128]	; 0x80
   1f154:	strd	r8, [sp, #144]	; 0x90
   1f158:	bl	1d808 <__snprintf_chk@plt+0xc480>
   1f15c:	ldr	r3, [sp, #140]	; 0x8c
   1f160:	cmp	r3, #0
   1f164:	blt	20458 <__snprintf_chk@plt+0xf0d0>
   1f168:	ldr	ip, [sp, #72]	; 0x48
   1f16c:	add	r2, sp, #96	; 0x60
   1f170:	lsr	r3, r0, #31
   1f174:	mov	r1, r0
   1f178:	add	r7, r2, #14
   1f17c:	str	r3, [sp, #84]	; 0x54
   1f180:	smull	r3, lr, ip, r1
   1f184:	cmp	r0, #0
   1f188:	asr	r8, r1, #31
   1f18c:	asr	lr, lr, #2
   1f190:	sub	r3, lr, r8
   1f194:	add	r3, r3, r3, lsl #2
   1f198:	sub	r3, r1, r3, lsl #1
   1f19c:	sub	r1, lr, r8
   1f1a0:	uxtb	r3, r3
   1f1a4:	rsblt	r3, r3, #48	; 0x30
   1f1a8:	addge	r3, r3, #48	; 0x30
   1f1ac:	uxtb	r3, r3
   1f1b0:	cmp	r1, #0
   1f1b4:	strb	r3, [r7, #-1]!
   1f1b8:	bne	1f180 <__snprintf_chk@plt+0xddf8>
   1f1bc:	mov	r3, #1
   1f1c0:	str	r3, [sp, #88]	; 0x58
   1f1c4:	str	r1, [sp, #92]	; 0x5c
   1f1c8:	ldr	r3, [sp, #44]	; 0x2c
   1f1cc:	cmp	r3, #0
   1f1d0:	beq	20094 <__snprintf_chk@plt+0xed0c>
   1f1d4:	subs	r3, r3, #45	; 0x2d
   1f1d8:	movne	r3, #1
   1f1dc:	ldr	r1, [sp, #88]	; 0x58
   1f1e0:	cmp	r5, #0
   1f1e4:	add	r2, r2, #14
   1f1e8:	sub	r8, r2, r7
   1f1ec:	movlt	r5, r1
   1f1f0:	ldr	r1, [sp, #84]	; 0x54
   1f1f4:	cmp	r1, #0
   1f1f8:	bne	20028 <__snprintf_chk@plt+0xeca0>
   1f1fc:	ldr	r1, [sp, #92]	; 0x5c
   1f200:	cmp	r1, #0
   1f204:	bne	200dc <__snprintf_chk@plt+0xed54>
   1f208:	sub	r2, r5, r8
   1f20c:	cmp	r2, #0
   1f210:	movle	r3, #0
   1f214:	andgt	r3, r3, #1
   1f218:	cmp	r3, #0
   1f21c:	bne	1f234 <__snprintf_chk@plt+0xdeac>
   1f220:	ldr	r3, [sp, #44]	; 0x2c
   1f224:	cmp	r3, #45	; 0x2d
   1f228:	moveq	r5, r1
   1f22c:	moveq	r9, r8
   1f230:	beq	1f240 <__snprintf_chk@plt+0xdeb8>
   1f234:	cmp	r5, r8
   1f238:	movcs	r9, r5
   1f23c:	movcc	r9, r8
   1f240:	ldr	r3, [sp, #28]
   1f244:	sub	r3, r3, fp
   1f248:	cmp	r3, r9
   1f24c:	bls	1e7e4 <__snprintf_chk@plt+0xd45c>
   1f250:	cmp	r6, #0
   1f254:	beq	1efe4 <__snprintf_chk@plt+0xdc5c>
   1f258:	cmp	r5, r8
   1f25c:	bls	1f288 <__snprintf_chk@plt+0xdf00>
   1f260:	ldr	r3, [sp, #44]	; 0x2c
   1f264:	sub	r2, r5, r8
   1f268:	mov	r0, r6
   1f26c:	cmp	r3, #43	; 0x2b
   1f270:	cmpne	r3, #48	; 0x30
   1f274:	add	r3, r6, r2
   1f278:	moveq	r1, #48	; 0x30
   1f27c:	movne	r1, #32
   1f280:	mov	r6, r3
   1f284:	bl	1128c <memset@plt>
   1f288:	ldr	r3, [sp, #60]	; 0x3c
   1f28c:	mov	r1, r7
   1f290:	mov	r2, r8
   1f294:	mov	r0, r6
   1f298:	cmp	r3, #0
   1f29c:	beq	200ac <__snprintf_chk@plt+0xed24>
   1f2a0:	bl	1e610 <__snprintf_chk@plt+0xd288>
   1f2a4:	add	r6, r6, r8
   1f2a8:	b	1efe4 <__snprintf_chk@plt+0xdc5c>
   1f2ac:	mov	r4, r8
   1f2b0:	mov	r7, #0
   1f2b4:	ldr	r3, [sp, #48]	; 0x30
   1f2b8:	cmp	r7, #79	; 0x4f
   1f2bc:	ldr	r3, [r3, #16]
   1f2c0:	moveq	r3, #113	; 0x71
   1f2c4:	beq	1ef04 <__snprintf_chk@plt+0xdb7c>
   1f2c8:	mov	ip, #11
   1f2cc:	mov	lr, #0
   1f2d0:	mul	ip, ip, r3
   1f2d4:	mov	r3, #1
   1f2d8:	str	lr, [sp, #84]	; 0x54
   1f2dc:	str	r3, [sp, #88]	; 0x58
   1f2e0:	asr	ip, ip, #5
   1f2e4:	str	lr, [sp, #92]	; 0x5c
   1f2e8:	add	ip, ip, r3
   1f2ec:	add	r2, sp, #96	; 0x60
   1f2f0:	movw	r9, #52429	; 0xcccd
   1f2f4:	movt	r9, #52428	; 0xcccc
   1f2f8:	add	r0, r2, #14
   1f2fc:	mov	sl, #58	; 0x3a
   1f300:	tst	lr, #1
   1f304:	umull	r3, r1, r9, ip
   1f308:	sub	r7, r0, #1
   1f30c:	sub	r3, r0, #2
   1f310:	beq	1f320 <__snprintf_chk@plt+0xdf98>
   1f314:	strb	sl, [r0, #-1]
   1f318:	mov	r0, r7
   1f31c:	mov	r7, r3
   1f320:	lsr	r1, r1, #3
   1f324:	asrs	lr, lr, #1
   1f328:	add	r3, r1, r1, lsl #2
   1f32c:	movne	r8, #1
   1f330:	moveq	r8, #0
   1f334:	sub	r3, ip, r3, lsl #1
   1f338:	cmp	ip, #9
   1f33c:	orrhi	r8, r8, #1
   1f340:	mov	ip, r1
   1f344:	cmp	r8, #0
   1f348:	add	r3, r3, #48	; 0x30
   1f34c:	strb	r3, [r0, #-1]
   1f350:	mov	r0, r7
   1f354:	bne	1f300 <__snprintf_chk@plt+0xdf78>
   1f358:	b	1f1c8 <__snprintf_chk@plt+0xde40>
   1f35c:	mov	r4, r8
   1f360:	ldr	r3, [sp, #44]	; 0x2c
   1f364:	cmp	r3, #45	; 0x2d
   1f368:	ldr	r3, [sp, #28]
   1f36c:	sub	r3, r3, fp
   1f370:	beq	20110 <__snprintf_chk@plt+0xed88>
   1f374:	cmp	r5, #0
   1f378:	blt	20110 <__snprintf_chk@plt+0xed88>
   1f37c:	cmp	r5, #1
   1f380:	movcs	r7, r5
   1f384:	movcc	r7, #1
   1f388:	cmp	r7, r3
   1f38c:	bcs	1e7e4 <__snprintf_chk@plt+0xd45c>
   1f390:	cmp	r6, #0
   1f394:	beq	1f108 <__snprintf_chk@plt+0xdd80>
   1f398:	cmp	r5, #1
   1f39c:	ble	1f3c8 <__snprintf_chk@plt+0xe040>
   1f3a0:	ldr	r3, [sp, #44]	; 0x2c
   1f3a4:	sub	r2, r5, #1
   1f3a8:	mov	r0, r6
   1f3ac:	cmp	r3, #43	; 0x2b
   1f3b0:	cmpne	r3, #48	; 0x30
   1f3b4:	add	r3, r6, r2
   1f3b8:	moveq	r1, #48	; 0x30
   1f3bc:	movne	r1, #32
   1f3c0:	mov	r6, r3
   1f3c4:	bl	1128c <memset@plt>
   1f3c8:	mov	r3, #10
   1f3cc:	strb	r3, [r6], #1
   1f3d0:	b	1f108 <__snprintf_chk@plt+0xdd80>
   1f3d4:	cmp	r7, #69	; 0x45
   1f3d8:	beq	1ed80 <__snprintf_chk@plt+0xd9f8>
   1f3dc:	ldr	r2, [sp, #48]	; 0x30
   1f3e0:	mov	lr, #0
   1f3e4:	ldr	ip, [r2, #16]
   1f3e8:	mov	r2, #2
   1f3ec:	cmn	ip, #1
   1f3f0:	str	r2, [sp, #88]	; 0x58
   1f3f4:	add	ip, ip, #1
   1f3f8:	movlt	r2, #1
   1f3fc:	movge	r2, lr
   1f400:	str	r2, [sp, #84]	; 0x54
   1f404:	movge	r2, #1
   1f408:	movlt	r2, lr
   1f40c:	str	lr, [sp, #92]	; 0x5c
   1f410:	b	1eef0 <__snprintf_chk@plt+0xdb68>
   1f414:	cmp	r7, #69	; 0x45
   1f418:	beq	1ed80 <__snprintf_chk@plt+0xd9f8>
   1f41c:	ldr	r2, [sp, #32]
   1f420:	ldr	r1, [sp, #44]	; 0x2c
   1f424:	cmp	r1, #0
   1f428:	mov	r1, #2
   1f42c:	str	r1, [sp, #88]	; 0x58
   1f430:	moveq	r1, #95	; 0x5f
   1f434:	streq	r1, [sp, #44]	; 0x2c
   1f438:	b	1f030 <__snprintf_chk@plt+0xdca8>
   1f43c:	cmp	r7, #69	; 0x45
   1f440:	beq	1ed80 <__snprintf_chk@plt+0xd9f8>
   1f444:	ldr	r2, [sp, #48]	; 0x30
   1f448:	ldr	r2, [r2, #8]
   1f44c:	b	1f420 <__snprintf_chk@plt+0xe098>
   1f450:	cmp	r7, #69	; 0x45
   1f454:	beq	1ed80 <__snprintf_chk@plt+0xd9f8>
   1f458:	ldr	r2, [sp, #48]	; 0x30
   1f45c:	mov	lr, #0
   1f460:	ldr	ip, [r2, #28]
   1f464:	mov	r2, #3
   1f468:	b	1f3ec <__snprintf_chk@plt+0xe064>
   1f46c:	cmp	r7, #69	; 0x45
   1f470:	beq	1ed80 <__snprintf_chk@plt+0xd9f8>
   1f474:	ldr	r2, [sp, #48]	; 0x30
   1f478:	ldr	r2, [r2, #12]
   1f47c:	b	1f420 <__snprintf_chk@plt+0xe098>
   1f480:	cmp	r7, #69	; 0x45
   1f484:	beq	1ed80 <__snprintf_chk@plt+0xd9f8>
   1f488:	mov	r2, #2
   1f48c:	str	r2, [sp, #88]	; 0x58
   1f490:	ldr	r2, [sp, #48]	; 0x30
   1f494:	ldr	r2, [r2, #12]
   1f498:	b	1f030 <__snprintf_chk@plt+0xdca8>
   1f49c:	cmp	r7, #79	; 0x4f
   1f4a0:	beq	1ed80 <__snprintf_chk@plt+0xd9f8>
   1f4a4:	mov	r3, #99	; 0x63
   1f4a8:	mov	r8, #0
   1f4ac:	b	1effc <__snprintf_chk@plt+0xdc74>
   1f4b0:	mov	r4, r8
   1f4b4:	mov	r7, #0
   1f4b8:	ldr	r2, [sp, #60]	; 0x3c
   1f4bc:	cmp	sl, #0
   1f4c0:	movne	r2, sl
   1f4c4:	cmp	r7, #69	; 0x45
   1f4c8:	str	r2, [sp, #60]	; 0x3c
   1f4cc:	beq	1ed80 <__snprintf_chk@plt+0xd9f8>
   1f4d0:	mov	r8, #0
   1f4d4:	b	1effc <__snprintf_chk@plt+0xdc74>
   1f4d8:	cmp	r7, #0
   1f4dc:	bne	1ed80 <__snprintf_chk@plt+0xd9f8>
   1f4e0:	ldr	r2, [sp, #60]	; 0x3c
   1f4e4:	cmp	sl, #0
   1f4e8:	mov	r3, #97	; 0x61
   1f4ec:	movne	r2, sl
   1f4f0:	str	r2, [sp, #60]	; 0x3c
   1f4f4:	add	r2, sp, #96	; 0x60
   1f4f8:	movw	r0, #9504	; 0x2520
   1f4fc:	mov	r1, r2
   1f500:	mov	r8, #0
   1f504:	strh	r0, [r1], #2
   1f508:	b	1ef1c <__snprintf_chk@plt+0xdb94>
   1f50c:	mov	r4, r8
   1f510:	cmp	sl, #0
   1f514:	ldr	r0, [sp, #56]	; 0x38
   1f518:	ldr	r3, [sp, #60]	; 0x3c
   1f51c:	movne	r3, #0
   1f520:	str	r3, [sp, #60]	; 0x3c
   1f524:	bl	1122c <strlen@plt>
   1f528:	ldr	r3, [sp, #44]	; 0x2c
   1f52c:	mov	r7, r0
   1f530:	subs	r3, r3, #45	; 0x2d
   1f534:	movne	r3, #1
   1f538:	cmp	r5, #0
   1f53c:	movlt	r3, #0
   1f540:	cmp	r3, #0
   1f544:	moveq	r5, r0
   1f548:	beq	1f55c <__snprintf_chk@plt+0xe1d4>
   1f54c:	mov	r3, r5
   1f550:	cmp	r0, r5
   1f554:	movcs	r5, r0
   1f558:	movcc	r5, r3
   1f55c:	ldr	r2, [sp, #28]
   1f560:	sub	r2, r2, fp
   1f564:	cmp	r2, r5
   1f568:	bls	1e7e4 <__snprintf_chk@plt+0xd45c>
   1f56c:	cmp	r6, #0
   1f570:	beq	1f5cc <__snprintf_chk@plt+0xe244>
   1f574:	cmp	r7, r3
   1f578:	bcs	1f5a4 <__snprintf_chk@plt+0xe21c>
   1f57c:	sub	r2, r3, r7
   1f580:	ldr	r3, [sp, #44]	; 0x2c
   1f584:	mov	r0, r6
   1f588:	cmp	r3, #43	; 0x2b
   1f58c:	cmpne	r3, #48	; 0x30
   1f590:	add	r3, r6, r2
   1f594:	moveq	r1, #48	; 0x30
   1f598:	movne	r1, #32
   1f59c:	mov	r6, r3
   1f5a0:	bl	1128c <memset@plt>
   1f5a4:	cmp	sl, #0
   1f5a8:	bne	20370 <__snprintf_chk@plt+0xefe8>
   1f5ac:	mov	r2, r7
   1f5b0:	mov	r0, r6
   1f5b4:	ldr	r1, [sp, #56]	; 0x38
   1f5b8:	ldr	r3, [sp, #60]	; 0x3c
   1f5bc:	cmp	r3, #0
   1f5c0:	beq	20368 <__snprintf_chk@plt+0xefe0>
   1f5c4:	bl	1e610 <__snprintf_chk@plt+0xd288>
   1f5c8:	add	r6, r6, r7
   1f5cc:	add	fp, fp, r5
   1f5d0:	b	1e7a4 <__snprintf_chk@plt+0xd41c>
   1f5d4:	cmp	r7, #69	; 0x45
   1f5d8:	beq	20360 <__snprintf_chk@plt+0xefd8>
   1f5dc:	cmp	r7, #79	; 0x4f
   1f5e0:	beq	1ed80 <__snprintf_chk@plt+0xd9f8>
   1f5e4:	ldr	r1, [sp, #44]	; 0x2c
   1f5e8:	ldr	r2, [sp, #48]	; 0x30
   1f5ec:	ldr	ip, [r2, #20]
   1f5f0:	movw	r2, #63636	; 0xf894
   1f5f4:	movt	r2, #65535	; 0xffff
   1f5f8:	cmp	ip, r2
   1f5fc:	add	ip, ip, #1888	; 0x760
   1f600:	movlt	r2, #1
   1f604:	movge	r2, #0
   1f608:	add	ip, ip, #12
   1f60c:	str	r2, [sp, #84]	; 0x54
   1f610:	movge	r2, #1
   1f614:	movlt	r2, #0
   1f618:	cmp	r1, #0
   1f61c:	bne	20154 <__snprintf_chk@plt+0xedcc>
   1f620:	ldr	r1, [sp, #1180]	; 0x49c
   1f624:	cmp	r1, #43	; 0x2b
   1f628:	beq	2016c <__snprintf_chk@plt+0xede4>
   1f62c:	ldr	lr, [sp, #44]	; 0x2c
   1f630:	mov	r3, #4
   1f634:	str	r1, [sp, #44]	; 0x2c
   1f638:	str	r3, [sp, #88]	; 0x58
   1f63c:	str	lr, [sp, #92]	; 0x5c
   1f640:	ldr	r3, [sp, #84]	; 0x54
   1f644:	cmp	r3, #0
   1f648:	rsbne	ip, ip, #0
   1f64c:	b	1f2ec <__snprintf_chk@plt+0xdf64>
   1f650:	mov	r8, r4
   1f654:	ldr	r3, [sp, #28]
   1f658:	sub	r4, r8, #1
   1f65c:	cmp	r4, r9
   1f660:	sub	sl, r3, fp
   1f664:	bne	1ed88 <__snprintf_chk@plt+0xda00>
   1f668:	ldr	r3, [sp, #44]	; 0x2c
   1f66c:	cmp	r3, #45	; 0x2d
   1f670:	beq	202c8 <__snprintf_chk@plt+0xef40>
   1f674:	cmp	r5, #0
   1f678:	blt	202c8 <__snprintf_chk@plt+0xef40>
   1f67c:	cmp	r5, #1
   1f680:	movcs	r4, r5
   1f684:	movcc	r4, #1
   1f688:	cmp	r4, sl
   1f68c:	bcs	1e7e4 <__snprintf_chk@plt+0xd45c>
   1f690:	cmp	r6, #0
   1f694:	beq	1f6d0 <__snprintf_chk@plt+0xe348>
   1f698:	cmp	r5, #1
   1f69c:	ble	1f6c8 <__snprintf_chk@plt+0xe340>
   1f6a0:	ldr	r3, [sp, #44]	; 0x2c
   1f6a4:	sub	r2, r5, #1
   1f6a8:	mov	r0, r6
   1f6ac:	cmp	r3, #43	; 0x2b
   1f6b0:	cmpne	r3, #48	; 0x30
   1f6b4:	add	r3, r6, r2
   1f6b8:	moveq	r1, #48	; 0x30
   1f6bc:	movne	r1, #32
   1f6c0:	mov	r6, r3
   1f6c4:	bl	1128c <memset@plt>
   1f6c8:	ldrb	r3, [r8]
   1f6cc:	strb	r3, [r6], #1
   1f6d0:	add	fp, fp, r4
   1f6d4:	mov	r4, r8
   1f6d8:	b	1e7a4 <__snprintf_chk@plt+0xd41c>
   1f6dc:	cmp	r7, #79	; 0x4f
   1f6e0:	beq	1ed80 <__snprintf_chk@plt+0xd9f8>
   1f6e4:	mov	r3, #88	; 0x58
   1f6e8:	b	1f4d0 <__snprintf_chk@plt+0xe148>
   1f6ec:	cmp	r7, #69	; 0x45
   1f6f0:	beq	1ed80 <__snprintf_chk@plt+0xd9f8>
   1f6f4:	ldr	r1, [sp, #48]	; 0x30
   1f6f8:	mov	r0, #2
   1f6fc:	ldr	lr, [sp, #64]	; 0x40
   1f700:	str	r0, [sp, #88]	; 0x58
   1f704:	ldr	r2, [r1, #24]
   1f708:	ldr	r1, [r1, #28]
   1f70c:	add	r2, r2, #6
   1f710:	asr	r0, r2, #31
   1f714:	smull	r8, ip, lr, r2
   1f718:	add	ip, ip, r2
   1f71c:	rsb	r0, r0, ip, asr #2
   1f720:	rsb	r0, r0, r0, lsl #3
   1f724:	sub	r2, r2, r0
   1f728:	sub	r1, r1, r2
   1f72c:	add	r1, r1, #7
   1f730:	asr	r2, r1, #31
   1f734:	smull	ip, r0, lr, r1
   1f738:	add	r1, r0, r1
   1f73c:	rsb	r2, r2, r1, asr #2
   1f740:	b	1f030 <__snprintf_chk@plt+0xdca8>
   1f744:	cmp	r7, #69	; 0x45
   1f748:	beq	1ed80 <__snprintf_chk@plt+0xd9f8>
   1f74c:	ldr	r1, [sp, #48]	; 0x30
   1f750:	mov	r0, #2
   1f754:	str	r0, [sp, #88]	; 0x58
   1f758:	ldr	r2, [r1, #24]
   1f75c:	ldr	r1, [r1, #28]
   1f760:	sub	r1, r1, r2
   1f764:	ldr	r2, [sp, #64]	; 0x40
   1f768:	add	r1, r1, #7
   1f76c:	smull	r2, r0, r2, r1
   1f770:	asr	r2, r1, #31
   1f774:	add	r1, r0, r1
   1f778:	rsb	r2, r2, r1, asr #2
   1f77c:	b	1f030 <__snprintf_chk@plt+0xdca8>
   1f780:	mov	r4, r8
   1f784:	ldr	r3, [sp, #28]
   1f788:	movw	r9, #8880	; 0x22b0
   1f78c:	movt	r9, #2
   1f790:	sub	sl, r3, fp
   1f794:	mvn	r3, #0
   1f798:	str	r3, [sp, #84]	; 0x54
   1f79c:	ldr	r7, [sp, #44]	; 0x2c
   1f7a0:	mov	r2, r9
   1f7a4:	mov	r0, #0
   1f7a8:	ldr	r3, [sp, #48]	; 0x30
   1f7ac:	ldr	r1, [sp, #60]	; 0x3c
   1f7b0:	ldr	ip, [sp, #84]	; 0x54
   1f7b4:	stm	sp, {r1, r7, ip}
   1f7b8:	mvn	r1, #0
   1f7bc:	ldr	ip, [sp, #1188]	; 0x4a4
   1f7c0:	str	ip, [sp, #12]
   1f7c4:	ldr	ip, [sp, #1192]	; 0x4a8
   1f7c8:	str	ip, [sp, #16]
   1f7cc:	ldr	ip, [sp, #1196]	; 0x4ac
   1f7d0:	str	ip, [sp, #20]
   1f7d4:	bl	1e664 <__snprintf_chk@plt+0xd2dc>
   1f7d8:	cmp	r7, #45	; 0x2d
   1f7dc:	mov	r8, r0
   1f7e0:	beq	200d0 <__snprintf_chk@plt+0xed48>
   1f7e4:	cmp	r5, #0
   1f7e8:	blt	200d0 <__snprintf_chk@plt+0xed48>
   1f7ec:	cmp	r0, r5
   1f7f0:	movcs	r7, r0
   1f7f4:	movcc	r7, r5
   1f7f8:	cmp	r7, sl
   1f7fc:	bcs	1e7e4 <__snprintf_chk@plt+0xd45c>
   1f800:	cmp	r6, #0
   1f804:	beq	1f108 <__snprintf_chk@plt+0xdd80>
   1f808:	cmp	r5, r8
   1f80c:	bls	1f838 <__snprintf_chk@plt+0xe4b0>
   1f810:	ldr	r3, [sp, #44]	; 0x2c
   1f814:	sub	r2, r5, r8
   1f818:	mov	r0, r6
   1f81c:	cmp	r3, #43	; 0x2b
   1f820:	cmpne	r3, #48	; 0x30
   1f824:	add	r3, r6, r2
   1f828:	moveq	r1, #48	; 0x30
   1f82c:	movne	r1, #32
   1f830:	mov	r6, r3
   1f834:	bl	1128c <memset@plt>
   1f838:	ldr	r0, [sp, #44]	; 0x2c
   1f83c:	mov	r2, r9
   1f840:	mov	r1, sl
   1f844:	ldr	r3, [sp, #60]	; 0x3c
   1f848:	ldr	ip, [sp, #84]	; 0x54
   1f84c:	str	r3, [sp]
   1f850:	ldr	r3, [sp, #48]	; 0x30
   1f854:	stmib	sp, {r0, ip}
   1f858:	mov	r0, r6
   1f85c:	add	r6, r6, r8
   1f860:	ldr	ip, [sp, #1188]	; 0x4a4
   1f864:	str	ip, [sp, #12]
   1f868:	ldr	ip, [sp, #1192]	; 0x4a8
   1f86c:	str	ip, [sp, #16]
   1f870:	ldr	ip, [sp, #1196]	; 0x4ac
   1f874:	str	ip, [sp, #20]
   1f878:	bl	1e664 <__snprintf_chk@plt+0xd2dc>
   1f87c:	b	1f108 <__snprintf_chk@plt+0xdd80>
   1f880:	cmp	r7, #69	; 0x45
   1f884:	beq	1ed80 <__snprintf_chk@plt+0xd9f8>
   1f888:	mov	r2, #2
   1f88c:	str	r2, [sp, #88]	; 0x58
   1f890:	ldr	r2, [sp, #48]	; 0x30
   1f894:	ldr	r2, [r2]
   1f898:	b	1f030 <__snprintf_chk@plt+0xdca8>
   1f89c:	mov	r4, r8
   1f8a0:	mov	r7, #0
   1f8a4:	ldr	r3, [sp, #28]
   1f8a8:	cmp	r7, #69	; 0x45
   1f8ac:	sub	sl, r3, fp
   1f8b0:	beq	1ed88 <__snprintf_chk@plt+0xda00>
   1f8b4:	cmp	r5, #0
   1f8b8:	mov	r7, #9
   1f8bc:	ldr	r0, [sp, #72]	; 0x48
   1f8c0:	movle	r5, #9
   1f8c4:	ldr	r3, [sp, #1196]	; 0x4ac
   1f8c8:	b	1f8d8 <__snprintf_chk@plt+0xe550>
   1f8cc:	smull	r2, r3, r0, r3
   1f8d0:	sub	r7, r7, #1
   1f8d4:	rsb	r3, r1, r3, asr #2
   1f8d8:	cmp	r7, r5
   1f8dc:	asr	r1, r3, #31
   1f8e0:	bgt	1f8cc <__snprintf_chk@plt+0xe544>
   1f8e4:	cmp	r7, #1
   1f8e8:	smull	r1, r2, r0, r3
   1f8ec:	asr	r1, r3, #31
   1f8f0:	ble	20194 <__snprintf_chk@plt+0xee0c>
   1f8f4:	rsb	r2, r1, r2, asr #2
   1f8f8:	add	r2, r2, r2, lsl #2
   1f8fc:	cmp	r3, r2, lsl #1
   1f900:	beq	1f8cc <__snprintf_chk@plt+0xe544>
   1f904:	ldr	lr, [sp, #72]	; 0x48
   1f908:	add	r2, sp, #96	; 0x60
   1f90c:	sub	ip, r7, #1
   1f910:	add	ip, r2, ip
   1f914:	rsb	r2, r2, #1
   1f918:	smull	r8, r0, lr, r3
   1f91c:	rsb	r1, r1, r0, asr #2
   1f920:	add	r0, r1, r1, lsl #2
   1f924:	sub	r0, r3, r0, lsl #1
   1f928:	mov	r3, r1
   1f92c:	asr	r1, r1, #31
   1f930:	add	r0, r0, #48	; 0x30
   1f934:	strb	r0, [ip], #-1
   1f938:	add	r0, r2, ip
   1f93c:	cmp	r0, #0
   1f940:	bgt	1f918 <__snprintf_chk@plt+0xe590>
   1f944:	ldr	r3, [sp, #44]	; 0x2c
   1f948:	cmp	r3, #0
   1f94c:	bne	20290 <__snprintf_chk@plt+0xef08>
   1f950:	cmp	sl, r7
   1f954:	bls	1e7e4 <__snprintf_chk@plt+0xd45c>
   1f958:	ldr	r3, [sp, #28]
   1f95c:	cmp	r6, #0
   1f960:	add	fp, fp, r7
   1f964:	sub	r8, r3, fp
   1f968:	movne	r3, #48	; 0x30
   1f96c:	strne	r3, [sp, #44]	; 0x2c
   1f970:	beq	203d4 <__snprintf_chk@plt+0xf04c>
   1f974:	ldr	r3, [sp, #60]	; 0x3c
   1f978:	mov	r2, r7
   1f97c:	add	r1, sp, #96	; 0x60
   1f980:	mov	r0, r6
   1f984:	cmp	r3, #0
   1f988:	beq	20384 <__snprintf_chk@plt+0xeffc>
   1f98c:	bl	1e610 <__snprintf_chk@plt+0xd288>
   1f990:	ldr	r3, [sp, #44]	; 0x2c
   1f994:	add	r6, r6, r7
   1f998:	cmp	r3, #45	; 0x2d
   1f99c:	beq	202b8 <__snprintf_chk@plt+0xef30>
   1f9a0:	sub	r2, r5, r7
   1f9a4:	cmp	r2, r8
   1f9a8:	bcs	1e7e4 <__snprintf_chk@plt+0xd45c>
   1f9ac:	cmp	r6, #0
   1f9b0:	addeq	fp, fp, r2
   1f9b4:	beq	1e7a4 <__snprintf_chk@plt+0xd41c>
   1f9b8:	cmp	r2, #0
   1f9bc:	beq	1e7a4 <__snprintf_chk@plt+0xd41c>
   1f9c0:	ldr	r3, [sp, #44]	; 0x2c
   1f9c4:	mov	r0, r6
   1f9c8:	add	fp, fp, r2
   1f9cc:	cmp	r3, #43	; 0x2b
   1f9d0:	cmpne	r3, #48	; 0x30
   1f9d4:	add	r3, r6, r2
   1f9d8:	moveq	r1, #48	; 0x30
   1f9dc:	movne	r1, #32
   1f9e0:	mov	r6, r3
   1f9e4:	bl	1128c <memset@plt>
   1f9e8:	b	1e7a4 <__snprintf_chk@plt+0xd41c>
   1f9ec:	cmp	r7, #69	; 0x45
   1f9f0:	beq	1ed80 <__snprintf_chk@plt+0xd9f8>
   1f9f4:	mov	r2, #2
   1f9f8:	str	r2, [sp, #88]	; 0x58
   1f9fc:	ldr	r2, [sp, #48]	; 0x30
   1fa00:	ldr	r2, [r2, #4]
   1fa04:	b	1f030 <__snprintf_chk@plt+0xdca8>
   1fa08:	cmp	r7, #69	; 0x45
   1fa0c:	beq	1ed80 <__snprintf_chk@plt+0xd9f8>
   1fa10:	mov	r1, #2
   1fa14:	ldr	r2, [sp, #32]
   1fa18:	str	r1, [sp, #88]	; 0x58
   1fa1c:	b	1f030 <__snprintf_chk@plt+0xdca8>
   1fa20:	cmp	r7, #69	; 0x45
   1fa24:	beq	1ed80 <__snprintf_chk@plt+0xd9f8>
   1fa28:	mov	r2, #2
   1fa2c:	str	r2, [sp, #88]	; 0x58
   1fa30:	ldr	r2, [sp, #48]	; 0x30
   1fa34:	ldr	r2, [r2, #8]
   1fa38:	b	1f030 <__snprintf_chk@plt+0xdca8>
   1fa3c:	cmp	r7, #69	; 0x45
   1fa40:	beq	1ed80 <__snprintf_chk@plt+0xd9f8>
   1fa44:	ldr	r2, [sp, #48]	; 0x30
   1fa48:	ldr	r8, [r2, #20]
   1fa4c:	ldr	r1, [r2, #24]
   1fa50:	ldr	r9, [r2, #28]
   1fa54:	cmp	r8, #0
   1fa58:	ldr	r2, [sp, #64]	; 0x40
   1fa5c:	str	r1, [sp, #84]	; 0x54
   1fa60:	sub	r1, r9, r1
   1fa64:	add	r1, r1, #380	; 0x17c
   1fa68:	add	r1, r1, #2
   1fa6c:	asr	r0, r1, #31
   1fa70:	smull	r2, ip, r2, r1
   1fa74:	movlt	r2, #300	; 0x12c
   1fa78:	mvnge	r2, #99	; 0x63
   1fa7c:	add	ip, ip, r1
   1fa80:	add	r2, r8, r2
   1fa84:	rsb	r0, r0, ip, asr #2
   1fa88:	rsb	r0, r0, r0, lsl #3
   1fa8c:	sub	r0, r1, r0
   1fa90:	sub	sl, r9, r0
   1fa94:	adds	sl, sl, #3
   1fa98:	bmi	201d8 <__snprintf_chk@plt+0xee50>
   1fa9c:	tst	r2, #3
   1faa0:	movwne	r2, #365	; 0x16d
   1faa4:	bne	1faec <__snprintf_chk@plt+0xe764>
   1faa8:	ldr	r1, [sp, #68]	; 0x44
   1faac:	mov	ip, #100	; 0x64
   1fab0:	smull	r1, r0, r1, r2
   1fab4:	asr	r1, r2, #31
   1fab8:	rsb	r1, r1, r0, asr #5
   1fabc:	mls	r1, ip, r1, r2
   1fac0:	cmp	r1, #0
   1fac4:	movwne	r2, #366	; 0x16e
   1fac8:	bne	1faec <__snprintf_chk@plt+0xe764>
   1facc:	mov	ip, #400	; 0x190
   1fad0:	movw	r1, #365	; 0x16d
   1fad4:	movw	lr, #366	; 0x16e
   1fad8:	sdiv	r0, r2, ip
   1fadc:	mls	r2, ip, r0, r2
   1fae0:	cmp	r2, #0
   1fae4:	movne	r2, r1
   1fae8:	moveq	r2, lr
   1faec:	sub	r9, r9, r2
   1faf0:	ldr	r0, [sp, #64]	; 0x40
   1faf4:	ldr	r2, [sp, #84]	; 0x54
   1faf8:	sub	r2, r9, r2
   1fafc:	add	r2, r2, #380	; 0x17c
   1fb00:	add	r2, r2, #2
   1fb04:	asr	r1, r2, #31
   1fb08:	smull	ip, r0, r0, r2
   1fb0c:	add	r0, r0, r2
   1fb10:	rsb	r1, r1, r0, asr #2
   1fb14:	rsb	r1, r1, r1, lsl #3
   1fb18:	sub	r2, r2, r1
   1fb1c:	sub	r2, r9, r2
   1fb20:	add	r2, r2, #3
   1fb24:	cmp	r2, #0
   1fb28:	movge	sl, r2
   1fb2c:	movge	lr, #1
   1fb30:	movlt	lr, #0
   1fb34:	cmp	r3, #71	; 0x47
   1fb38:	beq	20304 <__snprintf_chk@plt+0xef7c>
   1fb3c:	cmp	r3, #103	; 0x67
   1fb40:	bne	202e0 <__snprintf_chk@plt+0xef58>
   1fb44:	ldr	ip, [sp, #68]	; 0x44
   1fb48:	mov	r0, #100	; 0x64
   1fb4c:	smull	r2, r1, ip, r8
   1fb50:	asr	r2, r8, #31
   1fb54:	rsb	r2, r2, r1, asr #5
   1fb58:	mls	r2, r0, r2, r8
   1fb5c:	add	r2, r2, lr
   1fb60:	asr	r1, r2, #31
   1fb64:	smull	r9, ip, ip, r2
   1fb68:	rsb	ip, r1, ip, asr #5
   1fb6c:	mls	ip, r0, ip, r2
   1fb70:	cmp	ip, #0
   1fb74:	bge	1eeb4 <__snprintf_chk@plt+0xdb2c>
   1fb78:	movw	r2, #63636	; 0xf894
   1fb7c:	movt	r2, #65535	; 0xffff
   1fb80:	sub	r2, r2, lr
   1fb84:	cmp	r2, r8
   1fb88:	ldr	r2, [sp, #44]	; 0x2c
   1fb8c:	ble	20448 <__snprintf_chk@plt+0xf0c0>
   1fb90:	cmp	r2, #0
   1fb94:	rsb	ip, ip, #0
   1fb98:	beq	1eec0 <__snprintf_chk@plt+0xdb38>
   1fb9c:	ldr	r2, [sp, #44]	; 0x2c
   1fba0:	cmp	r2, #43	; 0x2b
   1fba4:	beq	201a0 <__snprintf_chk@plt+0xee18>
   1fba8:	mov	r2, #0
   1fbac:	mov	r1, r2
   1fbb0:	mov	r2, #1
   1fbb4:	str	r1, [sp, #84]	; 0x54
   1fbb8:	str	r1, [sp, #92]	; 0x5c
   1fbbc:	mov	r1, #2
   1fbc0:	str	r1, [sp, #88]	; 0x58
   1fbc4:	b	1eeec <__snprintf_chk@plt+0xdb64>
   1fbc8:	mov	r4, r8
   1fbcc:	mov	r7, #0
   1fbd0:	ldr	r3, [sp, #28]
   1fbd4:	cmp	r7, #0
   1fbd8:	sub	sl, r3, fp
   1fbdc:	bne	1ed88 <__snprintf_chk@plt+0xda00>
   1fbe0:	ldr	r3, [sp, #44]	; 0x2c
   1fbe4:	clz	r3, r3
   1fbe8:	lsr	r3, r3, #5
   1fbec:	ands	r3, r3, r5, lsr #31
   1fbf0:	bne	203ec <__snprintf_chk@plt+0xf064>
   1fbf4:	sub	r3, r5, #6
   1fbf8:	movw	r9, #8892	; 0x22bc
   1fbfc:	movt	r9, #2
   1fc00:	bic	r3, r3, r3, asr #31
   1fc04:	str	r3, [sp, #84]	; 0x54
   1fc08:	b	1f79c <__snprintf_chk@plt+0xe414>
   1fc0c:	cmp	r7, #69	; 0x45
   1fc10:	beq	20288 <__snprintf_chk@plt+0xef00>
   1fc14:	ldr	r2, [sp, #48]	; 0x30
   1fc18:	movw	ip, #1899	; 0x76b
   1fc1c:	ldr	r0, [r2, #20]
   1fc20:	movw	r2, #63636	; 0xf894
   1fc24:	movt	r2, #65535	; 0xffff
   1fc28:	add	r1, r0, #1888	; 0x760
   1fc2c:	cmp	r0, r2
   1fc30:	add	r1, r1, #12
   1fc34:	movge	lr, #0
   1fc38:	movlt	lr, #1
   1fc3c:	cmp	r1, ip
   1fc40:	mvnls	r1, #98	; 0x62
   1fc44:	movhi	r1, #0
   1fc48:	add	r1, r1, r0
   1fc4c:	cmp	r0, r2
   1fc50:	ldr	r0, [sp, #44]	; 0x2c
   1fc54:	movlt	r2, #0
   1fc58:	movge	r2, #1
   1fc5c:	asr	ip, r1, #31
   1fc60:	str	lr, [sp, #84]	; 0x54
   1fc64:	cmp	r0, #0
   1fc68:	ldr	r0, [sp, #68]	; 0x44
   1fc6c:	smull	r0, r1, r0, r1
   1fc70:	rsb	r1, ip, r1, asr #5
   1fc74:	add	ip, r1, #19
   1fc78:	bne	2026c <__snprintf_chk@plt+0xeee4>
   1fc7c:	ldr	r1, [sp, #1180]	; 0x49c
   1fc80:	cmp	r1, #43	; 0x2b
   1fc84:	beq	203c4 <__snprintf_chk@plt+0xf03c>
   1fc88:	ldr	r1, [sp, #1180]	; 0x49c
   1fc8c:	mov	r0, #2
   1fc90:	str	r1, [sp, #44]	; 0x2c
   1fc94:	mov	r1, #0
   1fc98:	strd	r0, [sp, #88]	; 0x58
   1fc9c:	b	1eeec <__snprintf_chk@plt+0xdb64>
   1fca0:	mov	r4, r8
   1fca4:	mov	r7, #0
   1fca8:	ldr	r3, [sp, #28]
   1fcac:	cmp	r7, #0
   1fcb0:	sub	sl, r3, fp
   1fcb4:	bne	1ed88 <__snprintf_chk@plt+0xda00>
   1fcb8:	mvn	r3, #0
   1fcbc:	movw	r9, #8912	; 0x22d0
   1fcc0:	movt	r9, #2
   1fcc4:	str	r3, [sp, #84]	; 0x54
   1fcc8:	b	1f79c <__snprintf_chk@plt+0xe414>
   1fccc:	cmp	r7, #69	; 0x45
   1fcd0:	beq	1ed80 <__snprintf_chk@plt+0xd9f8>
   1fcd4:	ldr	r2, [sp, #60]	; 0x3c
   1fcd8:	cmp	sl, #0
   1fcdc:	mov	r3, #66	; 0x42
   1fce0:	movne	r2, sl
   1fce4:	mov	r8, #0
   1fce8:	str	r2, [sp, #60]	; 0x3c
   1fcec:	b	1effc <__snprintf_chk@plt+0xdc74>
   1fcf0:	mov	r4, r8
   1fcf4:	mov	r7, #0
   1fcf8:	mov	r3, #114	; 0x72
   1fcfc:	mov	r8, #0
   1fd00:	b	1effc <__snprintf_chk@plt+0xdc74>
   1fd04:	mov	r4, r8
   1fd08:	mov	r7, #0
   1fd0c:	mov	r8, #0
   1fd10:	ldr	r2, [sp, #60]	; 0x3c
   1fd14:	cmp	sl, #0
   1fd18:	mov	r3, #112	; 0x70
   1fd1c:	movne	r2, #0
   1fd20:	movne	r8, sl
   1fd24:	str	r2, [sp, #60]	; 0x3c
   1fd28:	b	1effc <__snprintf_chk@plt+0xdc74>
   1fd2c:	mov	r4, r8
   1fd30:	mov	r7, #0
   1fd34:	mov	r8, #1
   1fd38:	b	1fd10 <__snprintf_chk@plt+0xe988>
   1fd3c:	mov	r4, r8
   1fd40:	ldr	r3, [sp, #28]
   1fd44:	movw	r9, #8904	; 0x22c8
   1fd48:	movt	r9, #2
   1fd4c:	sub	sl, r3, fp
   1fd50:	mvn	r3, #0
   1fd54:	str	r3, [sp, #84]	; 0x54
   1fd58:	b	1f79c <__snprintf_chk@plt+0xe414>
   1fd5c:	mov	r4, r8
   1fd60:	mov	r7, #0
   1fd64:	mov	sl, #0
   1fd68:	ldr	r1, [sp, #48]	; 0x30
   1fd6c:	ldr	r2, [r1, #32]
   1fd70:	cmp	r2, #0
   1fd74:	blt	1e7a4 <__snprintf_chk@plt+0xd41c>
   1fd78:	ldr	r1, [r1, #36]	; 0x24
   1fd7c:	cmp	r1, #0
   1fd80:	movlt	r2, #1
   1fd84:	strlt	r2, [sp, #84]	; 0x54
   1fd88:	blt	1fdb0 <__snprintf_chk@plt+0xea28>
   1fd8c:	movne	r2, #0
   1fd90:	strne	r2, [sp, #84]	; 0x54
   1fd94:	bne	1fdb0 <__snprintf_chk@plt+0xea28>
   1fd98:	ldr	r2, [sp, #56]	; 0x38
   1fd9c:	ldrb	r2, [r2]
   1fda0:	sub	r2, r2, #45	; 0x2d
   1fda4:	clz	r2, r2
   1fda8:	lsr	r2, r2, #5
   1fdac:	str	r2, [sp, #84]	; 0x54
   1fdb0:	ldr	r0, [sp, #80]	; 0x50
   1fdb4:	asr	r8, r1, #31
   1fdb8:	smull	ip, r2, r0, r1
   1fdbc:	ldr	ip, [sp, #76]	; 0x4c
   1fdc0:	add	r2, r2, r1
   1fdc4:	rsb	r2, r8, r2, asr #5
   1fdc8:	smull	lr, ip, ip, r1
   1fdcc:	asr	lr, r2, #31
   1fdd0:	add	ip, ip, r1
   1fdd4:	str	ip, [sp, #88]	; 0x58
   1fdd8:	smull	ip, r0, r0, r2
   1fddc:	ldr	ip, [sp, #88]	; 0x58
   1fde0:	add	r0, r0, r2
   1fde4:	rsb	lr, lr, r0, asr #5
   1fde8:	rsb	r8, r8, ip, asr #11
   1fdec:	rsb	lr, lr, lr, lsl #4
   1fdf0:	rsb	ip, r2, r2, lsl #4
   1fdf4:	sub	lr, r2, lr, lsl #2
   1fdf8:	sub	r1, r1, ip, lsl #2
   1fdfc:	cmp	sl, #3
   1fe00:	ldrls	pc, [pc, sl, lsl #2]
   1fe04:	b	1ed80 <__snprintf_chk@plt+0xd9f8>
   1fe08:	andeq	r0, r2, r4
   1fe0c:	andeq	pc, r1, ip, lsr #31
   1fe10:	andeq	pc, r1, r8, ror pc	; <UNPREDICTABLE>
   1fe14:	ldrdeq	pc, [r1], -r4
   1fe18:	mov	r4, r8
   1fe1c:	mov	r7, #0
   1fe20:	ldrb	r2, [r4, #1]
   1fe24:	add	r1, r4, #1
   1fe28:	cmp	r2, #58	; 0x3a
   1fe2c:	movne	sl, #1
   1fe30:	beq	2038c <__snprintf_chk@plt+0xf004>
   1fe34:	cmp	r2, #122	; 0x7a
   1fe38:	bne	1ed80 <__snprintf_chk@plt+0xd9f8>
   1fe3c:	mov	r4, r1
   1fe40:	b	1fd68 <__snprintf_chk@plt+0xe9e0>
   1fe44:	cmp	r7, #0
   1fe48:	bne	1ed80 <__snprintf_chk@plt+0xd9f8>
   1fe4c:	mov	r8, r4
   1fe50:	ldr	r3, [sp, #60]	; 0x3c
   1fe54:	cmp	sl, #0
   1fe58:	mov	r4, r8
   1fe5c:	movne	r3, sl
   1fe60:	str	r3, [sp, #60]	; 0x3c
   1fe64:	mov	r3, #65	; 0x41
   1fe68:	b	1f4f4 <__snprintf_chk@plt+0xe16c>
   1fe6c:	mov	r4, r8
   1fe70:	mov	r7, #0
   1fe74:	b	1fcd4 <__snprintf_chk@plt+0xe94c>
   1fe78:	mov	r4, r8
   1fe7c:	mov	r7, #0
   1fe80:	b	1f41c <__snprintf_chk@plt+0xe094>
   1fe84:	mov	r4, r8
   1fe88:	mov	r7, #0
   1fe8c:	b	1f3dc <__snprintf_chk@plt+0xe054>
   1fe90:	mov	r4, r8
   1fe94:	mov	r7, #0
   1fe98:	b	1f4a4 <__snprintf_chk@plt+0xe11c>
   1fe9c:	mov	r4, r8
   1fea0:	mov	r7, #0
   1fea4:	b	1f488 <__snprintf_chk@plt+0xe100>
   1fea8:	mov	r4, r8
   1feac:	mov	r7, #0
   1feb0:	b	1f474 <__snprintf_chk@plt+0xe0ec>
   1feb4:	mov	r4, r8
   1feb8:	mov	r7, #0
   1febc:	b	1f458 <__snprintf_chk@plt+0xe0d0>
   1fec0:	mov	r4, r8
   1fec4:	mov	r7, #0
   1fec8:	b	1f444 <__snprintf_chk@plt+0xe0bc>
   1fecc:	mov	r4, r8
   1fed0:	mov	r7, #0
   1fed4:	b	1fc14 <__snprintf_chk@plt+0xe88c>
   1fed8:	mov	r4, r8
   1fedc:	mov	r7, #0
   1fee0:	b	1fa44 <__snprintf_chk@plt+0xe6bc>
   1fee4:	mov	r4, r8
   1fee8:	mov	r7, #0
   1feec:	b	1fa28 <__snprintf_chk@plt+0xe6a0>
   1fef0:	mov	r4, r8
   1fef4:	mov	r7, #0
   1fef8:	b	1fa10 <__snprintf_chk@plt+0xe688>
   1fefc:	mov	r4, r8
   1ff00:	mov	r7, #0
   1ff04:	b	1f9f4 <__snprintf_chk@plt+0xe66c>
   1ff08:	mov	r4, r8
   1ff0c:	mov	r7, #0
   1ff10:	b	1ee78 <__snprintf_chk@plt+0xdaf0>
   1ff14:	mov	r4, r8
   1ff18:	mov	r7, #0
   1ff1c:	b	1f020 <__snprintf_chk@plt+0xdc98>
   1ff20:	mov	r4, r8
   1ff24:	mov	r7, #0
   1ff28:	b	1eff4 <__snprintf_chk@plt+0xdc6c>
   1ff2c:	mov	r4, r8
   1ff30:	mov	r7, #0
   1ff34:	b	1f74c <__snprintf_chk@plt+0xe3c4>
   1ff38:	mov	r4, r8
   1ff3c:	mov	r7, #0
   1ff40:	b	1f6f4 <__snprintf_chk@plt+0xe36c>
   1ff44:	mov	r4, r8
   1ff48:	mov	r7, #0
   1ff4c:	b	1f6e4 <__snprintf_chk@plt+0xe35c>
   1ff50:	mov	r4, r8
   1ff54:	mov	r7, #0
   1ff58:	b	1f5e4 <__snprintf_chk@plt+0xe25c>
   1ff5c:	mov	r4, r8
   1ff60:	b	1f4e0 <__snprintf_chk@plt+0xe158>
   1ff64:	mov	r4, r8
   1ff68:	mov	r7, #0
   1ff6c:	b	1f888 <__snprintf_chk@plt+0xe500>
   1ff70:	mov	r4, r8
   1ff74:	b	1ed80 <__snprintf_chk@plt+0xd9f8>
   1ff78:	mov	ip, #100	; 0x64
   1ff7c:	movw	r0, #10000	; 0x2710
   1ff80:	ldr	r2, [sp, #84]	; 0x54
   1ff84:	mul	ip, ip, lr
   1ff88:	mov	lr, #1
   1ff8c:	str	lr, [sp, #92]	; 0x5c
   1ff90:	mov	lr, #20
   1ff94:	mla	ip, r0, r8, ip
   1ff98:	mov	r0, #9
   1ff9c:	eor	r2, r2, #1
   1ffa0:	str	r0, [sp, #88]	; 0x58
   1ffa4:	add	ip, ip, r1
   1ffa8:	b	1eef0 <__snprintf_chk@plt+0xdb68>
   1ffac:	ldr	r2, [sp, #84]	; 0x54
   1ffb0:	mov	r1, #1
   1ffb4:	mov	ip, #100	; 0x64
   1ffb8:	str	r1, [sp, #92]	; 0x5c
   1ffbc:	mov	r1, #6
   1ffc0:	mla	ip, ip, r8, lr
   1ffc4:	mov	lr, #4
   1ffc8:	str	r1, [sp, #88]	; 0x58
   1ffcc:	eor	r2, r2, #1
   1ffd0:	b	1eef0 <__snprintf_chk@plt+0xdb68>
   1ffd4:	cmp	r1, #0
   1ffd8:	bne	1ff78 <__snprintf_chk@plt+0xebf0>
   1ffdc:	cmp	lr, #0
   1ffe0:	bne	1ffac <__snprintf_chk@plt+0xec24>
   1ffe4:	ldr	r2, [sp, #84]	; 0x54
   1ffe8:	mov	r1, #1
   1ffec:	mov	ip, r8
   1fff0:	str	r1, [sp, #92]	; 0x5c
   1fff4:	mov	r1, #3
   1fff8:	str	r1, [sp, #88]	; 0x58
   1fffc:	eor	r2, r2, #1
   20000:	b	1eef0 <__snprintf_chk@plt+0xdb68>
   20004:	ldr	r2, [sp, #84]	; 0x54
   20008:	mov	r1, #1
   2000c:	mov	ip, #100	; 0x64
   20010:	str	r1, [sp, #92]	; 0x5c
   20014:	mov	r1, #5
   20018:	mla	ip, ip, r8, lr
   2001c:	str	r1, [sp, #88]	; 0x58
   20020:	eor	r2, r2, #1
   20024:	b	1eeec <__snprintf_chk@plt+0xdb64>
   20028:	mov	r9, #45	; 0x2d
   2002c:	sub	r2, r5, #1
   20030:	sub	r2, r2, r8
   20034:	cmp	r2, #0
   20038:	movle	r3, #0
   2003c:	andgt	r3, r3, #1
   20040:	cmp	r3, #0
   20044:	ldr	r3, [sp, #44]	; 0x2c
   20048:	moveq	r2, #0
   2004c:	cmp	r3, #95	; 0x5f
   20050:	beq	200e4 <__snprintf_chk@plt+0xed5c>
   20054:	ldr	r3, [sp, #28]
   20058:	sub	sl, r3, fp
   2005c:	cmp	sl, #1
   20060:	bls	1e7e4 <__snprintf_chk@plt+0xd45c>
   20064:	ldr	r3, [sp, #44]	; 0x2c
   20068:	cmp	r6, #0
   2006c:	add	fp, fp, #1
   20070:	strbne	r9, [r6], #1
   20074:	cmp	r3, #45	; 0x2d
   20078:	beq	20088 <__snprintf_chk@plt+0xed00>
   2007c:	sub	r5, r5, #1
   20080:	cmp	r5, #0
   20084:	bge	1f234 <__snprintf_chk@plt+0xdeac>
   20088:	mov	r9, r8
   2008c:	mov	r5, #0
   20090:	b	1f240 <__snprintf_chk@plt+0xdeb8>
   20094:	mov	r1, #48	; 0x30
   20098:	mov	r3, #1
   2009c:	str	r1, [sp, #44]	; 0x2c
   200a0:	b	1f1dc <__snprintf_chk@plt+0xde54>
   200a4:	mov	fp, r3
   200a8:	b	1e7b8 <__snprintf_chk@plt+0xd430>
   200ac:	bl	110b8 <memcpy@plt>
   200b0:	b	1f2a4 <__snprintf_chk@plt+0xdf1c>
   200b4:	bl	110b8 <memcpy@plt>
   200b8:	b	1efe0 <__snprintf_chk@plt+0xdc58>
   200bc:	add	r1, sp, #113	; 0x71
   200c0:	mov	r2, r7
   200c4:	mov	r0, r6
   200c8:	bl	1e5bc <__snprintf_chk@plt+0xd234>
   200cc:	b	1efe0 <__snprintf_chk@plt+0xdc58>
   200d0:	mov	r7, r8
   200d4:	mov	r5, #0
   200d8:	b	1f7f8 <__snprintf_chk@plt+0xe470>
   200dc:	mov	r9, #43	; 0x2b
   200e0:	b	2002c <__snprintf_chk@plt+0xeca4>
   200e4:	ldr	r3, [sp, #28]
   200e8:	add	fp, fp, r2
   200ec:	cmp	r6, #0
   200f0:	sub	r5, r5, r2
   200f4:	sub	sl, r3, fp
   200f8:	beq	20140 <__snprintf_chk@plt+0xedb8>
   200fc:	mov	r1, #32
   20100:	mov	r0, r6
   20104:	add	r6, r6, r2
   20108:	bl	1128c <memset@plt>
   2010c:	b	2005c <__snprintf_chk@plt+0xecd4>
   20110:	cmp	r3, #1
   20114:	bls	1e7e4 <__snprintf_chk@plt+0xd45c>
   20118:	cmp	r6, #0
   2011c:	mov	r7, #1
   20120:	bne	1f3c8 <__snprintf_chk@plt+0xe040>
   20124:	b	1f108 <__snprintf_chk@plt+0xdd80>
   20128:	cmp	r3, #1
   2012c:	bls	1e7e4 <__snprintf_chk@plt+0xd45c>
   20130:	cmp	r6, #0
   20134:	mov	r7, #1
   20138:	bne	1f100 <__snprintf_chk@plt+0xdd78>
   2013c:	b	1f108 <__snprintf_chk@plt+0xdd80>
   20140:	cmp	sl, #1
   20144:	bls	1e7e4 <__snprintf_chk@plt+0xd45c>
   20148:	add	fp, fp, #1
   2014c:	sub	r5, r5, #1
   20150:	b	20080 <__snprintf_chk@plt+0xecf8>
   20154:	ldr	r1, [sp, #44]	; 0x2c
   20158:	cmp	r1, #43	; 0x2b
   2015c:	movne	r0, #4
   20160:	movne	r1, #0
   20164:	strdne	r0, [sp, #88]	; 0x58
   20168:	bne	1eeec <__snprintf_chk@plt+0xdb64>
   2016c:	mov	r1, #4
   20170:	str	r1, [sp, #88]	; 0x58
   20174:	movw	r1, #9999	; 0x270f
   20178:	cmp	r1, ip
   2017c:	bcs	201b0 <__snprintf_chk@plt+0xee28>
   20180:	mov	r1, #1
   20184:	str	r1, [sp, #92]	; 0x5c
   20188:	mov	r1, #43	; 0x2b
   2018c:	str	r1, [sp, #44]	; 0x2c
   20190:	b	1eeec <__snprintf_chk@plt+0xdb64>
   20194:	asreq	r1, r3, #31
   20198:	beq	1f904 <__snprintf_chk@plt+0xe57c>
   2019c:	b	1f944 <__snprintf_chk@plt+0xe5bc>
   201a0:	mov	r0, #0
   201a4:	mov	r1, #2
   201a8:	mov	r2, #1
   201ac:	strd	r0, [sp, #84]	; 0x54
   201b0:	ldr	r1, [sp, #88]	; 0x58
   201b4:	cmp	r5, r1
   201b8:	movle	r1, #0
   201bc:	movgt	r1, #1
   201c0:	str	r1, [sp, #92]	; 0x5c
   201c4:	mov	r1, #43	; 0x2b
   201c8:	str	r1, [sp, #44]	; 0x2c
   201cc:	b	1eeec <__snprintf_chk@plt+0xdb64>
   201d0:	mov	r3, #121	; 0x79
   201d4:	b	1ef04 <__snprintf_chk@plt+0xdb7c>
   201d8:	sub	r2, r2, #1
   201dc:	tst	r2, #3
   201e0:	movwne	r2, #365	; 0x16d
   201e4:	bne	2022c <__snprintf_chk@plt+0xeea4>
   201e8:	ldr	r1, [sp, #68]	; 0x44
   201ec:	mov	ip, #100	; 0x64
   201f0:	smull	r1, r0, r1, r2
   201f4:	asr	r1, r2, #31
   201f8:	rsb	r1, r1, r0, asr #5
   201fc:	mls	r1, ip, r1, r2
   20200:	cmp	r1, #0
   20204:	movwne	r2, #366	; 0x16e
   20208:	bne	2022c <__snprintf_chk@plt+0xeea4>
   2020c:	mov	ip, #400	; 0x190
   20210:	movw	r1, #365	; 0x16d
   20214:	movw	lr, #366	; 0x16e
   20218:	sdiv	r0, r2, ip
   2021c:	mls	r2, ip, r0, r2
   20220:	cmp	r2, #0
   20224:	movne	r2, r1
   20228:	moveq	r2, lr
   2022c:	add	r9, r9, r2
   20230:	ldr	r0, [sp, #64]	; 0x40
   20234:	mvn	lr, #0
   20238:	ldr	r2, [sp, #84]	; 0x54
   2023c:	sub	r2, r9, r2
   20240:	add	r2, r2, #380	; 0x17c
   20244:	add	r2, r2, #2
   20248:	asr	r1, r2, #31
   2024c:	smull	ip, r0, r0, r2
   20250:	add	r0, r0, r2
   20254:	rsb	r1, r1, r0, asr #2
   20258:	rsb	r1, r1, r1, lsl #3
   2025c:	sub	r2, r2, r1
   20260:	sub	r2, r9, r2
   20264:	add	sl, r2, #3
   20268:	b	1fb34 <__snprintf_chk@plt+0xe7ac>
   2026c:	ldr	r1, [sp, #44]	; 0x2c
   20270:	cmp	r1, #43	; 0x2b
   20274:	beq	203c4 <__snprintf_chk@plt+0xf03c>
   20278:	mov	r0, #2
   2027c:	mov	r1, #0
   20280:	strd	r0, [sp, #88]	; 0x58
   20284:	b	1eeec <__snprintf_chk@plt+0xdb64>
   20288:	mov	r3, #67	; 0x43
   2028c:	b	1ef04 <__snprintf_chk@plt+0xdb7c>
   20290:	cmp	r7, sl
   20294:	bcs	1e7e4 <__snprintf_chk@plt+0xd45c>
   20298:	ldr	r3, [sp, #28]
   2029c:	add	fp, fp, r7
   202a0:	cmp	r6, #0
   202a4:	sub	r8, r3, fp
   202a8:	bne	1f974 <__snprintf_chk@plt+0xe5ec>
   202ac:	ldr	r3, [sp, #44]	; 0x2c
   202b0:	cmp	r3, #45	; 0x2d
   202b4:	bne	203d4 <__snprintf_chk@plt+0xf04c>
   202b8:	ldr	r3, [sp, #28]
   202bc:	cmp	r3, fp
   202c0:	bne	1e7a4 <__snprintf_chk@plt+0xd41c>
   202c4:	b	1e7e4 <__snprintf_chk@plt+0xd45c>
   202c8:	cmp	sl, #1
   202cc:	bls	1e7e4 <__snprintf_chk@plt+0xd45c>
   202d0:	cmp	r6, #0
   202d4:	mov	r4, #1
   202d8:	bne	1f6c8 <__snprintf_chk@plt+0xe340>
   202dc:	b	1f6d0 <__snprintf_chk@plt+0xe348>
   202e0:	ldr	r2, [sp, #64]	; 0x40
   202e4:	smull	r2, r1, r2, sl
   202e8:	mov	r2, #2
   202ec:	str	r2, [sp, #88]	; 0x58
   202f0:	asr	r2, sl, #31
   202f4:	add	sl, r1, sl
   202f8:	rsb	r2, r2, sl, asr #2
   202fc:	add	r2, r2, #1
   20300:	b	1f030 <__snprintf_chk@plt+0xdca8>
   20304:	movw	r2, #63636	; 0xf894
   20308:	movt	r2, #65535	; 0xffff
   2030c:	ldr	r1, [sp, #44]	; 0x2c
   20310:	sub	r2, r2, lr
   20314:	add	ip, r8, #1888	; 0x760
   20318:	cmp	r8, r2
   2031c:	add	ip, ip, #12
   20320:	movlt	r2, #1
   20324:	movge	r2, #0
   20328:	add	ip, ip, lr
   2032c:	str	r2, [sp, #84]	; 0x54
   20330:	movge	r2, #1
   20334:	movlt	r2, #0
   20338:	cmp	r1, #0
   2033c:	bne	20154 <__snprintf_chk@plt+0xedcc>
   20340:	ldr	r1, [sp, #1180]	; 0x49c
   20344:	cmp	r1, #43	; 0x2b
   20348:	beq	2016c <__snprintf_chk@plt+0xede4>
   2034c:	mov	r0, #4
   20350:	str	r1, [sp, #44]	; 0x2c
   20354:	mov	r1, #0
   20358:	strd	r0, [sp, #88]	; 0x58
   2035c:	b	1eeec <__snprintf_chk@plt+0xdb64>
   20360:	mov	r3, #89	; 0x59
   20364:	b	1ef04 <__snprintf_chk@plt+0xdb7c>
   20368:	bl	110b8 <memcpy@plt>
   2036c:	b	1f5c8 <__snprintf_chk@plt+0xe240>
   20370:	mov	r2, r7
   20374:	mov	r0, r6
   20378:	ldr	r1, [sp, #56]	; 0x38
   2037c:	bl	1e5bc <__snprintf_chk@plt+0xd234>
   20380:	b	1f5c8 <__snprintf_chk@plt+0xe240>
   20384:	bl	110b8 <memcpy@plt>
   20388:	b	1f990 <__snprintf_chk@plt+0xe608>
   2038c:	add	r0, r4, #2
   20390:	mov	sl, #1
   20394:	mov	r1, r0
   20398:	ldrb	r2, [r0], #1
   2039c:	add	sl, sl, #1
   203a0:	cmp	r2, #58	; 0x3a
   203a4:	bne	1fe34 <__snprintf_chk@plt+0xeaac>
   203a8:	b	20394 <__snprintf_chk@plt+0xf00c>
   203ac:	ldr	r2, [sp, #44]	; 0x2c
   203b0:	mov	r1, #2
   203b4:	str	r2, [sp, #84]	; 0x54
   203b8:	mov	r2, #1
   203bc:	str	r1, [sp, #88]	; 0x58
   203c0:	b	201b0 <__snprintf_chk@plt+0xee28>
   203c4:	mov	r1, #2
   203c8:	str	r1, [sp, #88]	; 0x58
   203cc:	mov	r1, #99	; 0x63
   203d0:	b	20178 <__snprintf_chk@plt+0xedf0>
   203d4:	sub	r5, r5, r7
   203d8:	cmp	r8, r5
   203dc:	bls	1e7e4 <__snprintf_chk@plt+0xd45c>
   203e0:	add	fp, fp, r5
   203e4:	mov	r6, #0
   203e8:	b	1e7a4 <__snprintf_chk@plt+0xd41c>
   203ec:	ldr	r3, [sp, #60]	; 0x3c
   203f0:	mov	lr, #4
   203f4:	mov	ip, #43	; 0x2b
   203f8:	mov	r0, r7
   203fc:	movw	r2, #8892	; 0x22bc
   20400:	movt	r2, #2
   20404:	mvn	r1, #0
   20408:	mov	r9, r2
   2040c:	mov	r5, r7
   20410:	stm	sp, {r3, ip, lr}
   20414:	str	ip, [sp, #44]	; 0x2c
   20418:	str	lr, [sp, #84]	; 0x54
   2041c:	ldr	r3, [sp, #1188]	; 0x4a4
   20420:	ldr	lr, [sp, #1192]	; 0x4a8
   20424:	ldr	ip, [sp, #1196]	; 0x4ac
   20428:	str	r3, [sp, #12]
   2042c:	ldr	r3, [sp, #48]	; 0x30
   20430:	str	lr, [sp, #16]
   20434:	str	ip, [sp, #20]
   20438:	bl	1e664 <__snprintf_chk@plt+0xd2dc>
   2043c:	mov	r8, r0
   20440:	mov	r7, r0
   20444:	b	1f7f8 <__snprintf_chk@plt+0xe470>
   20448:	cmp	r2, #0
   2044c:	add	ip, ip, #100	; 0x64
   20450:	beq	1eec0 <__snprintf_chk@plt+0xdb38>
   20454:	b	1fb9c <__snprintf_chk@plt+0xe814>
   20458:	ldr	r2, [sp, #36]	; 0x24
   2045c:	mov	r3, #75	; 0x4b
   20460:	str	r3, [r2]
   20464:	b	1e7f0 <__snprintf_chk@plt+0xd468>
   20468:	strd	r4, [sp, #-16]!
   2046c:	mov	ip, #0
   20470:	str	r6, [sp, #8]
   20474:	mvn	r6, #0
   20478:	str	lr, [sp, #12]
   2047c:	sub	sp, sp, #32
   20480:	ldr	r4, [sp, #48]	; 0x30
   20484:	add	r5, sp, #31
   20488:	str	ip, [sp]
   2048c:	ldr	lr, [sp, #52]	; 0x34
   20490:	str	ip, [sp, #4]
   20494:	str	r6, [sp, #8]
   20498:	str	r5, [sp, #12]
   2049c:	str	r4, [sp, #16]
   204a0:	str	lr, [sp, #20]
   204a4:	strb	ip, [sp, #31]
   204a8:	bl	1e664 <__snprintf_chk@plt+0xd2dc>
   204ac:	add	sp, sp, #32
   204b0:	ldrd	r4, [sp]
   204b4:	ldr	r6, [sp, #8]
   204b8:	add	sp, sp, #12
   204bc:	pop	{pc}		; (ldr pc, [sp], #4)
   204c0:	umull	r2, r3, r1, r2
   204c4:	cmp	r3, #0
   204c8:	bne	204d4 <__snprintf_chk@plt+0xf14c>
   204cc:	mov	r1, r2
   204d0:	b	1e420 <__snprintf_chk@plt+0xd098>
   204d4:	str	r4, [sp, #-8]!
   204d8:	str	lr, [sp, #4]
   204dc:	bl	11250 <__errno_location@plt>
   204e0:	mov	r3, #12
   204e4:	ldr	r4, [sp]
   204e8:	add	sp, sp, #4
   204ec:	str	r3, [r0]
   204f0:	mov	r0, #0
   204f4:	pop	{pc}		; (ldr pc, [sp], #4)
   204f8:	push	{lr}		; (str lr, [sp, #-4]!)
   204fc:	sub	sp, sp, #268	; 0x10c
   20500:	movw	r2, #257	; 0x101
   20504:	add	r1, sp, #4
   20508:	bl	20550 <__snprintf_chk@plt+0xf1c8>
   2050c:	cmp	r0, #0
   20510:	movne	r0, #0
   20514:	bne	20548 <__snprintf_chk@plt+0xf1c0>
   20518:	movw	r1, #2968	; 0xb98
   2051c:	movt	r1, #2
   20520:	add	r0, sp, #4
   20524:	bl	11070 <strcmp@plt>
   20528:	cmp	r0, #0
   2052c:	beq	20548 <__snprintf_chk@plt+0xf1c0>
   20530:	add	r0, sp, #4
   20534:	movw	r1, #16708	; 0x4144
   20538:	movt	r1, #2
   2053c:	bl	11070 <strcmp@plt>
   20540:	adds	r0, r0, #0
   20544:	movne	r0, #1
   20548:	add	sp, sp, #268	; 0x10c
   2054c:	pop	{pc}		; (ldr pc, [sp], #4)
   20550:	strd	r4, [sp, #-16]!
   20554:	mov	r5, r1
   20558:	mov	r1, #0
   2055c:	mov	r4, r2
   20560:	str	r6, [sp, #8]
   20564:	str	lr, [sp, #12]
   20568:	bl	112ec <setlocale@plt>
   2056c:	subs	r6, r0, #0
   20570:	beq	205f0 <__snprintf_chk@plt+0xf268>
   20574:	bl	1122c <strlen@plt>
   20578:	cmp	r4, r0
   2057c:	bhi	2059c <__snprintf_chk@plt+0xf214>
   20580:	cmp	r4, #0
   20584:	moveq	r0, #34	; 0x22
   20588:	bne	205c0 <__snprintf_chk@plt+0xf238>
   2058c:	ldrd	r4, [sp]
   20590:	ldr	r6, [sp, #8]
   20594:	add	sp, sp, #12
   20598:	pop	{pc}		; (ldr pc, [sp], #4)
   2059c:	add	r2, r0, #1
   205a0:	mov	r1, r6
   205a4:	mov	r0, r5
   205a8:	bl	110b8 <memcpy@plt>
   205ac:	ldrd	r4, [sp]
   205b0:	mov	r0, #0
   205b4:	ldr	r6, [sp, #8]
   205b8:	add	sp, sp, #12
   205bc:	pop	{pc}		; (ldr pc, [sp], #4)
   205c0:	sub	r4, r4, #1
   205c4:	mov	r1, r6
   205c8:	mov	r2, r4
   205cc:	mov	r0, r5
   205d0:	bl	110b8 <memcpy@plt>
   205d4:	mov	r3, #0
   205d8:	mov	r0, #34	; 0x22
   205dc:	strb	r3, [r5, r4]
   205e0:	ldrd	r4, [sp]
   205e4:	ldr	r6, [sp, #8]
   205e8:	add	sp, sp, #12
   205ec:	pop	{pc}		; (ldr pc, [sp], #4)
   205f0:	cmp	r4, #0
   205f4:	mov	r0, #22
   205f8:	strbne	r6, [r5]
   205fc:	ldrd	r4, [sp]
   20600:	ldr	r6, [sp, #8]
   20604:	add	sp, sp, #12
   20608:	pop	{pc}		; (ldr pc, [sp], #4)
   2060c:	mov	r1, #0
   20610:	b	112ec <setlocale@plt>
   20614:	cmp	r3, #0
   20618:	cmpeq	r2, #0
   2061c:	bne	20640 <__snprintf_chk@plt+0xf2b8>
   20620:	cmp	r1, #0
   20624:	movlt	r1, #-2147483648	; 0x80000000
   20628:	movlt	r0, #0
   2062c:	blt	2063c <__snprintf_chk@plt+0xf2b4>
   20630:	cmpeq	r0, #0
   20634:	mvnne	r1, #-2147483648	; 0x80000000
   20638:	mvnne	r0, #0
   2063c:	b	20724 <__snprintf_chk@plt+0xf39c>
   20640:	sub	sp, sp, #8
   20644:	push	{sp, lr}
   20648:	cmp	r1, #0
   2064c:	blt	2066c <__snprintf_chk@plt+0xf2e4>
   20650:	cmp	r3, #0
   20654:	blt	206a0 <__snprintf_chk@plt+0xf318>
   20658:	bl	20734 <__snprintf_chk@plt+0xf3ac>
   2065c:	ldr	lr, [sp, #4]
   20660:	add	sp, sp, #8
   20664:	pop	{r2, r3}
   20668:	bx	lr
   2066c:	rsbs	r0, r0, #0
   20670:	sbc	r1, r1, r1, lsl #1
   20674:	cmp	r3, #0
   20678:	blt	206c4 <__snprintf_chk@plt+0xf33c>
   2067c:	bl	20734 <__snprintf_chk@plt+0xf3ac>
   20680:	ldr	lr, [sp, #4]
   20684:	add	sp, sp, #8
   20688:	pop	{r2, r3}
   2068c:	rsbs	r0, r0, #0
   20690:	sbc	r1, r1, r1, lsl #1
   20694:	rsbs	r2, r2, #0
   20698:	sbc	r3, r3, r3, lsl #1
   2069c:	bx	lr
   206a0:	rsbs	r2, r2, #0
   206a4:	sbc	r3, r3, r3, lsl #1
   206a8:	bl	20734 <__snprintf_chk@plt+0xf3ac>
   206ac:	ldr	lr, [sp, #4]
   206b0:	add	sp, sp, #8
   206b4:	pop	{r2, r3}
   206b8:	rsbs	r0, r0, #0
   206bc:	sbc	r1, r1, r1, lsl #1
   206c0:	bx	lr
   206c4:	rsbs	r2, r2, #0
   206c8:	sbc	r3, r3, r3, lsl #1
   206cc:	bl	20734 <__snprintf_chk@plt+0xf3ac>
   206d0:	ldr	lr, [sp, #4]
   206d4:	add	sp, sp, #8
   206d8:	pop	{r2, r3}
   206dc:	rsbs	r2, r2, #0
   206e0:	sbc	r3, r3, r3, lsl #1
   206e4:	bx	lr
   206e8:	cmp	r3, #0
   206ec:	cmpeq	r2, #0
   206f0:	bne	20708 <__snprintf_chk@plt+0xf380>
   206f4:	cmp	r1, #0
   206f8:	cmpeq	r0, #0
   206fc:	mvnne	r1, #0
   20700:	mvnne	r0, #0
   20704:	b	20724 <__snprintf_chk@plt+0xf39c>
   20708:	sub	sp, sp, #8
   2070c:	push	{sp, lr}
   20710:	bl	20734 <__snprintf_chk@plt+0xf3ac>
   20714:	ldr	lr, [sp, #4]
   20718:	add	sp, sp, #8
   2071c:	pop	{r2, r3}
   20720:	bx	lr
   20724:	push	{r1, lr}
   20728:	mov	r0, #8
   2072c:	bl	1104c <raise@plt>
   20730:	pop	{r1, pc}
   20734:	cmp	r1, r3
   20738:	cmpeq	r0, r2
   2073c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20740:	mov	r4, r0
   20744:	movcc	r0, #0
   20748:	mov	r5, r1
   2074c:	ldr	lr, [sp, #36]	; 0x24
   20750:	movcc	r1, r0
   20754:	bcc	20850 <__snprintf_chk@plt+0xf4c8>
   20758:	cmp	r3, #0
   2075c:	clzeq	ip, r2
   20760:	clzne	ip, r3
   20764:	addeq	ip, ip, #32
   20768:	cmp	r5, #0
   2076c:	clzeq	r1, r4
   20770:	addeq	r1, r1, #32
   20774:	clzne	r1, r5
   20778:	sub	ip, ip, r1
   2077c:	sub	sl, ip, #32
   20780:	lsl	r9, r3, ip
   20784:	rsb	fp, ip, #32
   20788:	orr	r9, r9, r2, lsl sl
   2078c:	orr	r9, r9, r2, lsr fp
   20790:	lsl	r8, r2, ip
   20794:	cmp	r5, r9
   20798:	cmpeq	r4, r8
   2079c:	movcc	r0, #0
   207a0:	movcc	r1, r0
   207a4:	bcc	207c0 <__snprintf_chk@plt+0xf438>
   207a8:	mov	r0, #1
   207ac:	subs	r4, r4, r8
   207b0:	lsl	r1, r0, sl
   207b4:	orr	r1, r1, r0, lsr fp
   207b8:	lsl	r0, r0, ip
   207bc:	sbc	r5, r5, r9
   207c0:	cmp	ip, #0
   207c4:	beq	20850 <__snprintf_chk@plt+0xf4c8>
   207c8:	lsr	r6, r8, #1
   207cc:	orr	r6, r6, r9, lsl #31
   207d0:	lsr	r7, r9, #1
   207d4:	mov	r2, ip
   207d8:	b	207fc <__snprintf_chk@plt+0xf474>
   207dc:	subs	r3, r4, r6
   207e0:	sbc	r8, r5, r7
   207e4:	adds	r3, r3, r3
   207e8:	adc	r8, r8, r8
   207ec:	adds	r4, r3, #1
   207f0:	adc	r5, r8, #0
   207f4:	subs	r2, r2, #1
   207f8:	beq	20818 <__snprintf_chk@plt+0xf490>
   207fc:	cmp	r5, r7
   20800:	cmpeq	r4, r6
   20804:	bcs	207dc <__snprintf_chk@plt+0xf454>
   20808:	adds	r4, r4, r4
   2080c:	adc	r5, r5, r5
   20810:	subs	r2, r2, #1
   20814:	bne	207fc <__snprintf_chk@plt+0xf474>
   20818:	lsr	r3, r4, ip
   2081c:	orr	r3, r3, r5, lsl fp
   20820:	lsr	r2, r5, ip
   20824:	orr	r3, r3, r5, lsr sl
   20828:	adds	r0, r0, r4
   2082c:	mov	r4, r3
   20830:	lsl	r3, r2, ip
   20834:	orr	r3, r3, r4, lsl sl
   20838:	lsl	ip, r4, ip
   2083c:	orr	r3, r3, r4, lsr fp
   20840:	adc	r1, r1, r5
   20844:	subs	r0, r0, ip
   20848:	mov	r5, r2
   2084c:	sbc	r1, r1, r3
   20850:	cmp	lr, #0
   20854:	strdne	r4, [lr]
   20858:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2085c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   20860:	mov	r7, r0
   20864:	ldr	r6, [pc, #72]	; 208b4 <__snprintf_chk@plt+0xf52c>
   20868:	ldr	r5, [pc, #72]	; 208b8 <__snprintf_chk@plt+0xf530>
   2086c:	add	r6, pc, r6
   20870:	add	r5, pc, r5
   20874:	sub	r6, r6, r5
   20878:	mov	r8, r1
   2087c:	mov	r9, r2
   20880:	bl	11014 <calloc@plt-0x20>
   20884:	asrs	r6, r6, #2
   20888:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   2088c:	mov	r4, #0
   20890:	add	r4, r4, #1
   20894:	ldr	r3, [r5], #4
   20898:	mov	r2, r9
   2089c:	mov	r1, r8
   208a0:	mov	r0, r7
   208a4:	blx	r3
   208a8:	cmp	r6, r4
   208ac:	bne	20890 <__snprintf_chk@plt+0xf508>
   208b0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   208b4:	andeq	r4, r1, r0, lsr #13
   208b8:	muleq	r1, r8, r6
   208bc:	bx	lr
   208c0:	ldr	r3, [pc, #12]	; 208d4 <__snprintf_chk@plt+0xf54c>
   208c4:	mov	r1, #0
   208c8:	add	r3, pc, r3
   208cc:	ldr	r2, [r3]
   208d0:	b	11274 <__cxa_atexit@plt>
   208d4:	andeq	r4, r1, r4, ror #16

Disassembly of section .fini:

000208d8 <.fini>:
   208d8:	push	{r3, lr}
   208dc:	pop	{r3, pc}
