(Bind dest:controller.BUSY tree:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.INIT)) True:(IntConst 1'b0) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.LOAD)) True:(IntConst 1'b1) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.MULT)) True:(IntConst 1'b1) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L1_ADD)) True:(IntConst 1'b1) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L2_ADD)) True:(IntConst 1'b1) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L3_ADD)) True:(IntConst 1'b1) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L4_ADD)) True:(IntConst 1'b1) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.MEM_STORE)) True:(IntConst 1'b1) False:(Branch Cond:(IntConst 1) True:(IntConst 1'b1) False:(IntConst 1'b1)))))))))))
(Bind dest:controller.DONE tree:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.INIT)) True:(Branch Cond:(Terminal controller.START) True:(IntConst 1'b0) False:(IntConst 1'b0)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.LOAD)) True:(IntConst 1'b0) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.MULT)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 15)) True:(IntConst 1'b0) False:(IntConst 1'b0)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L1_ADD)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 7)) True:(IntConst 1'b0) False:(IntConst 1'b0)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L2_ADD)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 7)) True:(IntConst 1'b0) False:(IntConst 1'b0)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L3_ADD)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 7)) True:(IntConst 1'b0) False:(IntConst 1'b0)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L4_ADD)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 7)) True:(IntConst 1'b0) False:(IntConst 1'b0)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.MEM_STORE)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.state_counter),(IntConst 256)) True:(IntConst 1'b1) False:(IntConst 1'b0)) False:(Branch Cond:(IntConst 1) True:(IntConst 1'b0) False:(IntConst 1'b0)))))))))))
(Bind dest:controller.INIT tree:(IntConst 8'd0))
(Bind dest:controller.L1_ADD tree:(IntConst 8'd3))
(Bind dest:controller.L2_ADD tree:(IntConst 8'd4))
(Bind dest:controller.L3_ADD tree:(IntConst 8'd5))
(Bind dest:controller.L4_ADD tree:(IntConst 8'd6))
(Bind dest:controller.LOAD tree:(IntConst 8'd1))
(Bind dest:controller.MEM_STORE tree:(IntConst 8'd7))
(Bind dest:controller.MULT tree:(IntConst 8'd2))
(Bind dest:controller.STATE_SIZE tree:(IntConst 8))
(Bind dest:controller.count tree:(Branch Cond:(Operator Ulnot Next:(Terminal controller.reset)) True:(Concat Next:(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0))) False:(Terminal controller.count_next)))
(Bind dest:controller.count_next tree:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.INIT)) True:(Branch Cond:(Terminal controller.START) True:(Concat Next:(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0))) False:(Operator Plus Next:(Terminal controller.count),(IntConst 1))) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.LOAD)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 1)) True:(Concat Next:(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0))) False:(Operator Plus Next:(Terminal controller.count),(IntConst 1))) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.MULT)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 15)) True:(Concat Next:(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0))) False:(Operator Plus Next:(Terminal controller.count),(IntConst 1))) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L1_ADD)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 7)) True:(Concat Next:(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0))) False:(Operator Plus Next:(Terminal controller.count),(IntConst 1))) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L2_ADD)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 7)) True:(Concat Next:(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0))) False:(Operator Plus Next:(Terminal controller.count),(IntConst 1))) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L3_ADD)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 7)) True:(Concat Next:(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0))) False:(Operator Plus Next:(Terminal controller.count),(IntConst 1))) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L4_ADD)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 7)) True:(Concat Next:(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0))) False:(Operator Plus Next:(Terminal controller.count),(IntConst 1))) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.MEM_STORE)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.state_counter),(IntConst 256)) True:(Operator Plus Next:(Terminal controller.count),(IntConst 1)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 10)) True:(Concat Next:(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0))) False:(Operator Plus Next:(Terminal controller.count),(IntConst 1)))) False:(Branch Cond:(IntConst 1) True:(Operator Plus Next:(Terminal controller.count),(IntConst 1)) False:(Operator Plus Next:(Terminal controller.count),(IntConst 1))))))))))))
(Bind dest:controller.counter_size tree:(IntConst 10))
(Bind dest:controller.current_state tree:(Branch Cond:(Operator Ulnot Next:(Terminal controller.reset)) True:(Terminal controller.INIT) False:(Terminal controller.next_state)))
(Bind dest:controller.data_path_signal tree:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.INIT)) True:(IntConst 5'b00000) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.LOAD)) True:(IntConst 5'b00000) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.MULT)) True:(IntConst 5'b10000) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L1_ADD)) True:(IntConst 5'b01000) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L2_ADD)) True:(IntConst 5'b00100) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L3_ADD)) True:(IntConst 5'b00010) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L4_ADD)) True:(IntConst 5'b00001) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.MEM_STORE)) True:(IntConst 5'b00000) False:(Branch Cond:(IntConst 1) True:(IntConst 5'b00000) False:(IntConst 5'b00000)))))))))))
(Bind dest:controller.fifo_command tree:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.INIT)) True:(Terminal controller.w_fifo_command) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.LOAD)) True:(Terminal controller.w_fifo_command) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.MULT)) True:(Terminal controller.w_fifo_command) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L1_ADD)) True:(Terminal controller.w_fifo_command) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L2_ADD)) True:(Terminal controller.w_fifo_command) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L3_ADD)) True:(Terminal controller.w_fifo_command) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L4_ADD)) True:(Terminal controller.w_fifo_command) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.MEM_STORE)) True:(Terminal controller.w_fifo_command) False:(Branch Cond:(IntConst 1) True:(Terminal controller.w_fifo_command) False:(Terminal controller.w_fifo_command)))))))))))
(Bind dest:controller.filter_matrix_rom_address tree:(Branch Cond:(Operator Ulnot Next:(Terminal controller.reset)) True:(IntConst 1'b0) False:(Terminal controller.w_filter_matrix_rom_address)))
(Bind dest:controller.filter_matrix_rom_en tree:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.INIT)) True:(IntConst 1'b0) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.LOAD)) True:(IntConst 1'b1) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.MULT)) True:(IntConst 1'b0) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L1_ADD)) True:(IntConst 1'b0) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L2_ADD)) True:(IntConst 1'b0) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L3_ADD)) True:(IntConst 1'b0) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L4_ADD)) True:(IntConst 1'b0) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.MEM_STORE)) True:(IntConst 1'b0) False:(Branch Cond:(IntConst 1) True:(IntConst 1'b0) False:(IntConst 1'b0)))))))))))
(Bind dest:controller.filter_matrix_rom_read_en tree:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.INIT)) True:(IntConst 1'b0) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.LOAD)) True:(IntConst 1'b0) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.MULT)) True:(IntConst 1'b0) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L1_ADD)) True:(IntConst 1'b0) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L2_ADD)) True:(IntConst 1'b0) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L3_ADD)) True:(IntConst 1'b0) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L4_ADD)) True:(IntConst 1'b0) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.MEM_STORE)) True:(IntConst 1'b0) False:(Branch Cond:(IntConst 1) True:(IntConst 1'b0) False:(IntConst 1'b0)))))))))))
(Bind dest:controller.input_matrix_ram_address tree:(Branch Cond:(Operator Ulnot Next:(Terminal controller.reset)) True:(Concat Next:(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0))) False:(Terminal controller.w_input_matrix_ram_address)))
(Bind dest:controller.input_matrix_ram_en tree:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.INIT)) True:(IntConst 1'b0) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.LOAD)) True:(IntConst 1'b1) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.MULT)) True:(IntConst 1'b0) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L1_ADD)) True:(IntConst 1'b0) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L2_ADD)) True:(IntConst 1'b0) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L3_ADD)) True:(IntConst 1'b0) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L4_ADD)) True:(IntConst 1'b0) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.MEM_STORE)) True:(IntConst 1'b0) False:(Branch Cond:(IntConst 1) True:(IntConst 1'b0) False:(IntConst 1'b0)))))))))))
(Bind dest:controller.input_matrix_ram_read_en tree:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.INIT)) True:(IntConst 1'b0) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.LOAD)) True:(IntConst 1'b0) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.MULT)) True:(IntConst 1'b0) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L1_ADD)) True:(IntConst 1'b0) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L2_ADD)) True:(IntConst 1'b0) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L3_ADD)) True:(IntConst 1'b0) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L4_ADD)) True:(IntConst 1'b0) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.MEM_STORE)) True:(IntConst 1'b0) False:(Branch Cond:(IntConst 1) True:(IntConst 1'b0) False:(IntConst 1'b0)))))))))))
(Bind dest:controller.next_state tree:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.INIT)) True:(Branch Cond:(Terminal controller.START) True:(Terminal controller.LOAD) False:(Terminal controller.INIT)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.LOAD)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 1)) True:(Terminal controller.MULT) False:(Terminal controller.current_state)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.MULT)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 15)) True:(Terminal controller.L1_ADD) False:(Terminal controller.current_state)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L1_ADD)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 7)) True:(Terminal controller.L2_ADD) False:(Terminal controller.current_state)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L2_ADD)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 7)) True:(Terminal controller.L3_ADD) False:(Terminal controller.current_state)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L3_ADD)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 7)) True:(Terminal controller.L4_ADD) False:(Terminal controller.current_state)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L4_ADD)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 7)) True:(Terminal controller.MEM_STORE) False:(Terminal controller.current_state)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.MEM_STORE)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.state_counter),(IntConst 256)) True:(Terminal controller.INIT) False:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 10)) True:(Terminal controller.LOAD) False:(Terminal controller.current_state))) False:(Branch Cond:(IntConst 1) True:(Terminal controller.INIT) False:(Terminal controller.current_state)))))))))))
(Bind dest:controller.state_counter tree:(Branch Cond:(Operator Ulnot Next:(Terminal controller.reset)) True:(Concat Next:(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0))) False:(Terminal controller.state_counter_next)))
(Bind dest:controller.state_counter_next tree:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.INIT)) True:(Branch Cond:(Terminal controller.START) True:(Concat Next:(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0))) False:(Terminal controller.state_counter)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.LOAD)) True:(Terminal controller.state_counter) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.MULT)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 15)) True:(Terminal controller.state_counter) False:(Terminal controller.state_counter)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L1_ADD)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 7)) True:(Terminal controller.state_counter) False:(Terminal controller.state_counter)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L2_ADD)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 7)) True:(Terminal controller.state_counter) False:(Terminal controller.state_counter)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L3_ADD)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 7)) True:(Terminal controller.state_counter) False:(Terminal controller.state_counter)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L4_ADD)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 7)) True:(Terminal controller.state_counter) False:(Terminal controller.state_counter)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.MEM_STORE)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.state_counter),(IntConst 256)) True:(Terminal controller.state_counter) False:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 10)) True:(Operator Plus Next:(Terminal controller.state_counter),(IntConst 1)) False:(Terminal controller.state_counter))) False:(Branch Cond:(IntConst 1) True:(Terminal controller.state_counter) False:(Terminal controller.state_counter)))))))))))
(Bind dest:controller.w_fifo_command tree:(Branch Cond:(Operator Ulnot Next:(Terminal controller.reset)) True:(Concat Next:(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0))) False:(Terminal controller.w_fifo_command_next)))
(Bind dest:controller.w_fifo_command_next tree:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.INIT)) True:(Branch Cond:(Terminal controller.START) True:(Terminal controller.w_fifo_command) False:(Terminal controller.w_fifo_command)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.LOAD)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 1)) True:(Concat Next:(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0))) False:(Concat Next:(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)))) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.MULT)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 15)) True:(Terminal controller.w_fifo_command) False:(Terminal controller.w_fifo_command)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L1_ADD)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 7)) True:(Terminal controller.w_fifo_command) False:(Terminal controller.w_fifo_command)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L2_ADD)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 7)) True:(Terminal controller.w_fifo_command) False:(Terminal controller.w_fifo_command)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L3_ADD)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 7)) True:(Terminal controller.w_fifo_command) False:(Terminal controller.w_fifo_command)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L4_ADD)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 7)) True:(Terminal controller.w_fifo_command) False:(Terminal controller.w_fifo_command)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.MEM_STORE)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.state_counter),(IntConst 256)) True:(IntConst 2'b01) False:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 10)) True:(IntConst 2'b10) False:(Terminal controller.w_fifo_command))) False:(Branch Cond:(IntConst 1) True:(Terminal controller.w_fifo_command) False:(Terminal controller.w_fifo_command)))))))))))
(Bind dest:controller.w_filter_matrix_rom_address tree:(Branch Cond:(Operator Ulnot Next:(Terminal controller.reset)) True:(IntConst 1'b0) False:(Terminal controller.w_filter_matrix_rom_address_next)))
(Bind dest:controller.w_filter_matrix_rom_address_next tree:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.INIT)) True:(Branch Cond:(Terminal controller.START) True:(Terminal controller.w_filter_matrix_rom_address) False:(Terminal controller.w_filter_matrix_rom_address)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.LOAD)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 1)) True:(Operator Plus Next:(Terminal controller.w_filter_matrix_rom_address),(IntConst 1)) False:(Operator Plus Next:(Terminal controller.w_filter_matrix_rom_address),(IntConst 1))) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.MULT)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 15)) True:(Terminal controller.w_filter_matrix_rom_address) False:(Terminal controller.w_filter_matrix_rom_address)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L1_ADD)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 7)) True:(Terminal controller.w_filter_matrix_rom_address) False:(Terminal controller.w_filter_matrix_rom_address)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L2_ADD)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 7)) True:(Terminal controller.w_filter_matrix_rom_address) False:(Terminal controller.w_filter_matrix_rom_address)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L3_ADD)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 7)) True:(Terminal controller.w_filter_matrix_rom_address) False:(Terminal controller.w_filter_matrix_rom_address)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L4_ADD)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 7)) True:(Terminal controller.w_filter_matrix_rom_address) False:(Terminal controller.w_filter_matrix_rom_address)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.MEM_STORE)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.state_counter),(IntConst 256)) True:(Terminal controller.w_filter_matrix_rom_address) False:(Terminal controller.w_filter_matrix_rom_address)) False:(Branch Cond:(IntConst 1) True:(Terminal controller.w_filter_matrix_rom_address) False:(Terminal controller.w_filter_matrix_rom_address)))))))))))
(Bind dest:controller.w_input_matrix_ram_address tree:(Branch Cond:(Operator Ulnot Next:(Terminal controller.reset)) True:(Concat Next:(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0))) False:(Terminal controller.w_input_matrix_ram_address_next)))
(Bind dest:controller.w_input_matrix_ram_address_next tree:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.INIT)) True:(Branch Cond:(Terminal controller.START) True:(Concat Next:(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0)),(Concat Next:(IntConst 1'b0))) False:(Terminal controller.w_input_matrix_ram_address)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.LOAD)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 1)) True:(Operator Plus Next:(Terminal controller.w_input_matrix_ram_address),(IntConst 1)) False:(Operator Plus Next:(Terminal controller.w_input_matrix_ram_address),(IntConst 1))) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.MULT)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 15)) True:(Terminal controller.w_input_matrix_ram_address) False:(Terminal controller.w_input_matrix_ram_address)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L1_ADD)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 7)) True:(Terminal controller.w_input_matrix_ram_address) False:(Terminal controller.w_input_matrix_ram_address)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L2_ADD)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 7)) True:(Terminal controller.w_input_matrix_ram_address) False:(Terminal controller.w_input_matrix_ram_address)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L3_ADD)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 7)) True:(Terminal controller.w_input_matrix_ram_address) False:(Terminal controller.w_input_matrix_ram_address)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.L4_ADD)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.count),(IntConst 7)) True:(Terminal controller.w_input_matrix_ram_address) False:(Terminal controller.w_input_matrix_ram_address)) False:(Branch Cond:(Operator Eq Next:(Terminal controller.current_state),(Terminal controller.MEM_STORE)) True:(Branch Cond:(Operator Eq Next:(Terminal controller.state_counter),(IntConst 256)) True:(Terminal controller.w_input_matrix_ram_address) False:(Terminal controller.w_input_matrix_ram_address)) False:(Branch Cond:(IntConst 1) True:(Terminal controller.w_input_matrix_ram_address) False:(Terminal controller.w_input_matrix_ram_address)))))))))))
