
# ğŸ‘‹ Hi there, I'm Apratim â€” Hardware & VLSI Engineer  

<div align="center">

[![Typing SVG](https://readme-typing-svg.herokuapp.com?font=Fira+Code&pause=1000&color=2E8B57&width=600&lines=VLSI+Design+%7C+AI-Hardware+Integration;Electronics+%26+Telecom+Engineering;Bridging+Silicon+and+Intelligence)](https://git.io/typing-svg)

<img src="https://raw.githubusercontent.com/ApratimPhadke/ApratimPhadke/main/assets/banner.png" alt="Banner" width="100%" />

</div>

## ğŸš€ About Me  

I'm **Apratim Phadke**, an **Electronics & Telecommunication Engineering student** driven by the challenge of fusing **classical hardware design** with **modern AI acceleration**.  

- ğŸ”¬ **Focus Areas**: VLSI Design â€¢ AI-Hardware Co-Design â€¢ Open Source EDA  
- ğŸ¯ **Career Goal**: Build next-gen processors where silicon meets intelligence  
- ğŸŒ± **Currently Learning**: Advanced VLSI, ARM SoC, Neural Architectures  
- ğŸ’¡ **Research Interests**: Neural-inspired processors â€¢ On-chip LLMs â€¢ AI accelerators  
- ğŸ“ **Based in**: Pune, India  
- ğŸ“ **Leadership**: General Manager, IEEE VIIT Student Branch  


## ğŸ› ï¸ Technical Arsenal  

<div align="center">

| **Languages** | **VLSI/EDA Tools** | **Dev Env** | **AI/ML Stack** |
|---------------|--------------------|-------------|-----------------|
| ![Verilog](https://img.shields.io/badge/Verilog-FF6B6B?style=for-the-badge) ![Python](https://img.shields.io/badge/Python-3776AB?style=for-the-badge) ![Assembly](https://img.shields.io/badge/Assembly-525252?style=for-the-badge) | ![Vivado](https://img.shields.io/badge/Vivado-FF1744?style=for-the-badge) ![Magic](https://img.shields.io/badge/Magic_VLSI-9C27B0?style=for-the-badge) ![OpenROAD](https://img.shields.io/badge/OpenROAD-FF9800?style=for-the-badge) ![Yosys](https://img.shields.io/badge/Yosys-795548?style=for-the-badge) | ![Ubuntu](https://img.shields.io/badge/Ubuntu-E95420?style=for-the-badge) ![VS Code](https://img.shields.io/badge/VS_Code-007ACC?style=for-the-badge) ![Git](https://img.shields.io/badge/Git-F05032?style=for-the-badge) | ![TensorFlow](https://img.shields.io/badge/TensorFlow-FF6F00?style=for-the-badge) ![Scikit](https://img.shields.io/badge/scikit--learn-F7931E?style=for-the-badge) ![Colab](https://img.shields.io/badge/Google_Colab-F9AB00?style=for-the-badge) |

</div>


## ğŸ—ï¸ Projects & Achievements  

<div align="center">

### ğŸ”¥ VLSI Projects  

âš¡ 8-bit Microprocessor (Fetchâ€“Decodeâ€“Execute)
âš¡ 5-Stage Instruction Pipeline
âš¡ SDRAM Controller (RTL)
âš¡ AXI-lite Interconnect
âš¡ AES S-box Hardware


### ğŸ¤– AI-Hardware Integration  

ğŸ§  Neural Processor Architecture (Research)
ğŸ”¬ On-chip LLM Feasibility Studies



### ğŸ“ Leadership & Recognition  

ğŸ“š IEEE VIIT GM
ğŸ† Hackathon Participant
ğŸ“– Technical Documentation Expert


</div>


## ğŸ“ˆ Research & Exploration  

<img src="https://raw.githubusercontent.com/ApratimPhadke/ApratimPhadke/main/assets/workflow.png" alt="Research Workflow" width="90%" />

- **Automated Test Systems** â†’ MCB short-circuit studies  
- **Renewable Integration** â†’ Hosting capacity analysis  
- **ARM SoC Architectures** â†’ Design & verification  
- **AI Accelerators** â†’ Custom silicon for ML  



## ğŸŒŸ My Engineering DNA  

```verilog
module unique_engineer (
    input wire curiosity,
    input wire dedication,
    input wire innovation,
    output reg exceptional_work
);

always @(*) begin
    if (curiosity && dedication && innovation)
        exceptional_work = 1'b1;
    else
        exceptional_work = 1'b0;
end

endmodule
````


## ğŸ“Š GitHub Stats

<div align="center">

![Stats](https://github-readme-stats.vercel.app/api?username=ApratimPhadke\&show_icons=true\&theme=radical\&hide_border=true\&count_private=true)
![Languages](https://github-readme-stats.vercel.app/api/top-langs/?username=ApratimPhadke\&layout=compact\&theme=radical\&hide_border=true)
![Streak](https://github-readme-streak-stats.herokuapp.com/?user=ApratimPhadke\&theme=radical\&hide_border=true)

</div>


## ğŸ“Œ Featured Projects

<p align="center">
  <a href="https://github.com/ApratimPhadke/microprocessor-design">
    <img src="https://github-readme-stats.vercel.app/api/pin/?username=ApratimPhadke&repo=microprocessor-design&theme=radical" />
  </a>
  <a href="https://github.com/ApratimPhadke/axi-lite-interconnect">
    <img src="https://github-readme-stats.vercel.app/api/pin/?username=ApratimPhadke&repo=axi-lite-interconnect&theme=radical" />
  </a>
</p>



## ğŸ¤ Letâ€™s Connect

Iâ€™m open for:

* ğŸ’¡ VLSI design collaborations
* ğŸ¤– AI-hardware projects
* ğŸ”§ Open source EDA contributions
* ğŸ“ Academic research & internships

ğŸ“¬ Reach me on:

* ğŸ’¼ [LinkedIn](https://www.linkedin.com/)
* ğŸ™ [GitHub](https://github.com/ApratimPhadke)
* âœ‰ï¸ [apratim@example.com](mailto:apratim@example.com)



<div align="center">

âš¡ **"Designing tomorrow's hardware with today's innovation"** âš¡

[![Profile Visitors](https://visitor-badge.laobi.icu/badge?page_id=ApratimPhadke.ApratimPhadke)](https://github.com/ApratimPhadke)

</div>



## ğŸ† Fun Facts

* ğŸ§ Linux + CLI power user
* ğŸ“¡ IoT tinkerer (8051 â†’ Raspberry Pi)
* ğŸ” Research paper diver
* ğŸŒ IEEE community builder
* âš¡ Workflow optimizer with Python + Shell

*Always building, always learning.* ğŸš€
