Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Feb 24 11:07:39 2023
| Host         : DESKTOP-6PS40RQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tb_speed_iter_fft_timing_summary_routed.rpt -pb tb_speed_iter_fft_timing_summary_routed.pb -rpx tb_speed_iter_fft_timing_summary_routed.rpx -warn_on_violation
| Design       : tb_speed_iter_fft
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6 register/latch pins with no clock driven by root clock pin: fft/control_unit_selection/control_unit/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: fft/control_unit_selection/control_unit/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: fft/control_unit_selection/control_unit/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: fft/control_unit_selection/control_unit/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: fft/control_unit_selection/control_unit/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: fft/control_unit_selection/control_unit/FSM_onehot_state_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.265        0.000                      0                 1131        0.065        0.000                      0                 1131        3.000        0.000                       0                   381  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.265        0.000                      0                 1131        0.065        0.000                      0                 1131        3.000        0.000                       0                   381  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/butterfly/cplx_but_2MUL_1ADD_1SUB/re_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sys_clk_pin rise@7.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.153ns  (logic 1.878ns (30.520%)  route 4.275ns (69.480%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 12.049 - 7.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.741     5.503    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X15Y29         FDRE                                         r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.456     5.959 f  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]/Q
                         net (fo=160, routed)         1.295     7.254    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]_0
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.378 f  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry_i_12/O
                         net (fo=12, routed)          0.926     8.305    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry_i_12_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.429 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1_i_4/O
                         net (fo=2, routed)           0.684     9.113    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.639 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.639    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.753    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__2_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.988 f  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__3/O[0]
                         net (fo=33, routed)          0.540    10.528    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2[16]
    SLICE_X14Y32         LUT5 (Prop_lut5_I1_O)        0.299    10.827 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/re_reg[13]_i_1/O
                         net (fo=14, routed)          0.830    11.657    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/re_reg[13]_i_1_n_0
    SLICE_X14Y29         FDSE                                         r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/re_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.000     7.000 r  
    Y9                                                0.000     7.000 r  CLK (IN)
                         net (fo=0)                   0.000     7.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.566    12.049    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X14Y29         FDSE                                         r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/re_reg_reg[2]/C
                         clock pessimism              0.432    12.481    
                         clock uncertainty           -0.035    12.446    
    SLICE_X14Y29         FDSE (Setup_fdse_C_S)       -0.524    11.922    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/re_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.922    
                         arrival time                         -11.657    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/butterfly/cplx_but_2MUL_1ADD_1SUB/re_reg_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sys_clk_pin rise@7.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.229ns  (logic 1.878ns (30.150%)  route 4.351ns (69.850%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 12.050 - 7.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.741     5.503    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X15Y29         FDRE                                         r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.456     5.959 f  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]/Q
                         net (fo=160, routed)         1.295     7.254    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]_0
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.378 f  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry_i_12/O
                         net (fo=12, routed)          0.926     8.305    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry_i_12_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.429 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1_i_4/O
                         net (fo=2, routed)           0.684     9.113    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.639 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.639    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.753    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__2_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.988 f  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__3/O[0]
                         net (fo=33, routed)          0.540    10.528    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2[16]
    SLICE_X14Y32         LUT5 (Prop_lut5_I1_O)        0.299    10.827 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/re_reg[13]_i_1/O
                         net (fo=14, routed)          0.905    11.732    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/re_reg[13]_i_1_n_0
    SLICE_X15Y31         FDSE                                         r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/re_reg_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.000     7.000 r  
    Y9                                                0.000     7.000 r  CLK (IN)
                         net (fo=0)                   0.000     7.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.567    12.050    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X15Y31         FDSE                                         r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/re_reg_reg[4]/C
                         clock pessimism              0.431    12.481    
                         clock uncertainty           -0.035    12.446    
    SLICE_X15Y31         FDSE (Setup_fdse_C_S)       -0.429    12.017    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/re_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.017    
                         arrival time                         -11.732    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/butterfly/cplx_but_2MUL_1ADD_1SUB/re_reg_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sys_clk_pin rise@7.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.308ns  (logic 1.907ns (30.230%)  route 4.401ns (69.770%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 12.053 - 7.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.741     5.503    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X15Y29         FDRE                                         r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.456     5.959 f  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]/Q
                         net (fo=160, routed)         1.295     7.254    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]_0
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.378 f  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry_i_12/O
                         net (fo=12, routed)          0.926     8.305    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry_i_12_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.429 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1_i_4/O
                         net (fo=2, routed)           0.684     9.113    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.639 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.639    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.753    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__2_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.988 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__3/O[0]
                         net (fo=33, routed)          0.737    10.725    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2[16]
    SLICE_X12Y34         LUT3 (Prop_lut3_I1_O)        0.328    11.053 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/re_reg[8]_i_1/O
                         net (fo=2, routed)           0.758    11.812    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/re_reg[8]_i_1_n_0
    SLICE_X15Y33         FDSE                                         r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/re_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.000     7.000 r  
    Y9                                                0.000     7.000 r  CLK (IN)
                         net (fo=0)                   0.000     7.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.570    12.053    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X15Y33         FDSE                                         r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/re_reg_reg[8]/C
                         clock pessimism              0.431    12.484    
                         clock uncertainty           -0.035    12.449    
    SLICE_X15Y33         FDSE (Setup_fdse_C_D)       -0.268    12.181    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/re_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         12.181    
                         arrival time                         -11.812    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/butterfly/cplx_but_2MUL_1ADD_1SUB/dout2_re_b_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sys_clk_pin rise@7.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.305ns  (logic 1.904ns (30.198%)  route 4.401ns (69.802%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 12.053 - 7.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.741     5.503    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X15Y29         FDRE                                         r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.456     5.959 f  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]/Q
                         net (fo=160, routed)         1.295     7.254    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]_0
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.378 f  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry_i_12/O
                         net (fo=12, routed)          0.926     8.305    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry_i_12_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.429 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1_i_4/O
                         net (fo=2, routed)           0.684     9.113    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.639 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.639    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.753    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__2_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.988 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__3/O[0]
                         net (fo=33, routed)          0.821    10.809    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2[16]
    SLICE_X14Y32         LUT3 (Prop_lut3_I1_O)        0.325    11.134 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/re_reg[2]_i_1/O
                         net (fo=2, routed)           0.675    11.808    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/re_reg[2]_i_1_n_0
    SLICE_X12Y33         FDSE                                         r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/dout2_re_b_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.000     7.000 r  
    Y9                                                0.000     7.000 r  CLK (IN)
                         net (fo=0)                   0.000     7.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.570    12.053    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X12Y33         FDSE                                         r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/dout2_re_b_reg[2]/C
                         clock pessimism              0.431    12.484    
                         clock uncertainty           -0.035    12.449    
    SLICE_X12Y33         FDSE (Setup_fdse_C_D)       -0.234    12.215    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/dout2_re_b_reg[2]
  -------------------------------------------------------------------
                         required time                         12.215    
                         arrival time                         -11.808    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/butterfly/cplx_but_2MUL_1ADD_1SUB/re_reg_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sys_clk_pin rise@7.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.273ns  (logic 1.904ns (30.354%)  route 4.369ns (69.646%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 12.049 - 7.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.741     5.503    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X15Y29         FDRE                                         r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.456     5.959 f  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]/Q
                         net (fo=160, routed)         1.295     7.254    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]_0
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.378 f  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry_i_12/O
                         net (fo=12, routed)          0.926     8.305    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry_i_12_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.429 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1_i_4/O
                         net (fo=2, routed)           0.684     9.113    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.639 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.639    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.753    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__2_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.988 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__3/O[0]
                         net (fo=33, routed)          0.821    10.809    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2[16]
    SLICE_X14Y32         LUT3 (Prop_lut3_I1_O)        0.325    11.134 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/re_reg[2]_i_1/O
                         net (fo=2, routed)           0.642    11.776    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/re_reg[2]_i_1_n_0
    SLICE_X14Y29         FDSE                                         r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/re_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.000     7.000 r  
    Y9                                                0.000     7.000 r  CLK (IN)
                         net (fo=0)                   0.000     7.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.566    12.049    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X14Y29         FDSE                                         r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/re_reg_reg[2]/C
                         clock pessimism              0.432    12.481    
                         clock uncertainty           -0.035    12.446    
    SLICE_X14Y29         FDSE (Setup_fdse_C_D)       -0.235    12.211    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/re_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.211    
                         arrival time                         -11.776    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/butterfly/cplx_but_2MUL_1ADD_1SUB/dout2_re_b_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sys_clk_pin rise@7.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.977ns  (logic 1.878ns (31.421%)  route 4.099ns (68.579%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 12.053 - 7.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.741     5.503    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X15Y29         FDRE                                         r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.456     5.959 f  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]/Q
                         net (fo=160, routed)         1.295     7.254    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]_0
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.378 f  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry_i_12/O
                         net (fo=12, routed)          0.926     8.305    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry_i_12_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.429 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1_i_4/O
                         net (fo=2, routed)           0.684     9.113    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.639 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.639    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.753    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__2_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.988 f  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__3/O[0]
                         net (fo=33, routed)          0.592    10.581    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2[16]
    SLICE_X12Y33         LUT5 (Prop_lut5_I1_O)        0.299    10.880 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/dout2_re_b[13]_i_1/O
                         net (fo=14, routed)          0.601    11.480    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/dout2_re_b[13]_i_1_n_0
    SLICE_X12Y33         FDSE                                         r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/dout2_re_b_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.000     7.000 r  
    Y9                                                0.000     7.000 r  CLK (IN)
                         net (fo=0)                   0.000     7.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.570    12.053    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X12Y33         FDSE                                         r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/dout2_re_b_reg[0]/C
                         clock pessimism              0.431    12.484    
                         clock uncertainty           -0.035    12.449    
    SLICE_X12Y33         FDSE (Setup_fdse_C_S)       -0.524    11.925    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/dout2_re_b_reg[0]
  -------------------------------------------------------------------
                         required time                         11.925    
                         arrival time                         -11.480    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/butterfly/cplx_but_2MUL_1ADD_1SUB/dout2_re_b_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sys_clk_pin rise@7.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.977ns  (logic 1.878ns (31.421%)  route 4.099ns (68.579%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 12.053 - 7.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.741     5.503    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X15Y29         FDRE                                         r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.456     5.959 f  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]/Q
                         net (fo=160, routed)         1.295     7.254    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]_0
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.378 f  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry_i_12/O
                         net (fo=12, routed)          0.926     8.305    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry_i_12_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.429 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1_i_4/O
                         net (fo=2, routed)           0.684     9.113    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.639 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.639    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.753    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__2_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.988 f  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__3/O[0]
                         net (fo=33, routed)          0.592    10.581    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2[16]
    SLICE_X12Y33         LUT5 (Prop_lut5_I1_O)        0.299    10.880 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/dout2_re_b[13]_i_1/O
                         net (fo=14, routed)          0.601    11.480    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/dout2_re_b[13]_i_1_n_0
    SLICE_X12Y33         FDSE                                         r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/dout2_re_b_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.000     7.000 r  
    Y9                                                0.000     7.000 r  CLK (IN)
                         net (fo=0)                   0.000     7.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.570    12.053    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X12Y33         FDSE                                         r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/dout2_re_b_reg[10]/C
                         clock pessimism              0.431    12.484    
                         clock uncertainty           -0.035    12.449    
    SLICE_X12Y33         FDSE (Setup_fdse_C_S)       -0.524    11.925    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/dout2_re_b_reg[10]
  -------------------------------------------------------------------
                         required time                         11.925    
                         arrival time                         -11.480    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/butterfly/cplx_but_2MUL_1ADD_1SUB/dout2_re_b_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sys_clk_pin rise@7.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.977ns  (logic 1.878ns (31.421%)  route 4.099ns (68.579%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 12.053 - 7.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.741     5.503    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X15Y29         FDRE                                         r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.456     5.959 f  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]/Q
                         net (fo=160, routed)         1.295     7.254    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]_0
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.378 f  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry_i_12/O
                         net (fo=12, routed)          0.926     8.305    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry_i_12_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.429 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1_i_4/O
                         net (fo=2, routed)           0.684     9.113    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.639 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.639    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.753    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__2_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.988 f  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__3/O[0]
                         net (fo=33, routed)          0.592    10.581    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2[16]
    SLICE_X12Y33         LUT5 (Prop_lut5_I1_O)        0.299    10.880 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/dout2_re_b[13]_i_1/O
                         net (fo=14, routed)          0.601    11.480    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/dout2_re_b[13]_i_1_n_0
    SLICE_X12Y33         FDSE                                         r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/dout2_re_b_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.000     7.000 r  
    Y9                                                0.000     7.000 r  CLK (IN)
                         net (fo=0)                   0.000     7.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.570    12.053    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X12Y33         FDSE                                         r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/dout2_re_b_reg[11]/C
                         clock pessimism              0.431    12.484    
                         clock uncertainty           -0.035    12.449    
    SLICE_X12Y33         FDSE (Setup_fdse_C_S)       -0.524    11.925    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/dout2_re_b_reg[11]
  -------------------------------------------------------------------
                         required time                         11.925    
                         arrival time                         -11.480    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/butterfly/cplx_but_2MUL_1ADD_1SUB/dout2_re_b_reg[12]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sys_clk_pin rise@7.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.977ns  (logic 1.878ns (31.421%)  route 4.099ns (68.579%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 12.053 - 7.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.741     5.503    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X15Y29         FDRE                                         r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.456     5.959 f  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]/Q
                         net (fo=160, routed)         1.295     7.254    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]_0
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.378 f  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry_i_12/O
                         net (fo=12, routed)          0.926     8.305    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry_i_12_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.429 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1_i_4/O
                         net (fo=2, routed)           0.684     9.113    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.639 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.639    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.753    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__2_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.988 f  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__3/O[0]
                         net (fo=33, routed)          0.592    10.581    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2[16]
    SLICE_X12Y33         LUT5 (Prop_lut5_I1_O)        0.299    10.880 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/dout2_re_b[13]_i_1/O
                         net (fo=14, routed)          0.601    11.480    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/dout2_re_b[13]_i_1_n_0
    SLICE_X12Y33         FDSE                                         r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/dout2_re_b_reg[12]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.000     7.000 r  
    Y9                                                0.000     7.000 r  CLK (IN)
                         net (fo=0)                   0.000     7.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.570    12.053    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X12Y33         FDSE                                         r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/dout2_re_b_reg[12]/C
                         clock pessimism              0.431    12.484    
                         clock uncertainty           -0.035    12.449    
    SLICE_X12Y33         FDSE (Setup_fdse_C_S)       -0.524    11.925    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/dout2_re_b_reg[12]
  -------------------------------------------------------------------
                         required time                         11.925    
                         arrival time                         -11.480    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (required time - arrival time)
  Source:                 fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/butterfly/cplx_but_2MUL_1ADD_1SUB/dout2_re_b_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (sys_clk_pin rise@7.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.977ns  (logic 1.878ns (31.421%)  route 4.099ns (68.579%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.053ns = ( 12.053 - 7.000 ) 
    Source Clock Delay      (SCD):    5.503ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.741     5.503    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X15Y29         FDRE                                         r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y29         FDRE (Prop_fdre_C_Q)         0.456     5.959 f  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]/Q
                         net (fo=160, routed)         1.295     7.254    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]_0
    SLICE_X15Y34         LUT2 (Prop_lut2_I1_O)        0.124     7.378 f  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry_i_12/O
                         net (fo=12, routed)          0.926     8.305    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry_i_12_n_0
    SLICE_X12Y31         LUT6 (Prop_lut6_I4_O)        0.124     8.429 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1_i_4/O
                         net (fo=2, routed)           0.684     9.113    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1_i_4_n_0
    SLICE_X13Y32         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.639 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.639    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__1_n_0
    SLICE_X13Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.753 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.753    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__2_n_0
    SLICE_X13Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     9.988 f  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2_carry__3/O[0]
                         net (fo=33, routed)          0.592    10.581    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/sub_1_out2[16]
    SLICE_X12Y33         LUT5 (Prop_lut5_I1_O)        0.299    10.880 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/dout2_re_b[13]_i_1/O
                         net (fo=14, routed)          0.601    11.480    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/dout2_re_b[13]_i_1_n_0
    SLICE_X12Y33         FDSE                                         r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/dout2_re_b_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      7.000     7.000 r  
    Y9                                                0.000     7.000 r  CLK (IN)
                         net (fo=0)                   0.000     7.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.420 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    10.392    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.483 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         1.570    12.053    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/CLK_IBUF_BUFG
    SLICE_X12Y33         FDSE                                         r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/dout2_re_b_reg[1]/C
                         clock pessimism              0.431    12.484    
                         clock uncertainty           -0.035    12.449    
    SLICE_X12Y33         FDSE (Setup_fdse_C_S)       -0.524    11.925    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/dout2_re_b_reg[1]
  -------------------------------------------------------------------
                         required time                         11.925    
                         arrival time                         -11.480    
  -------------------------------------------------------------------
                         slack                                  0.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_2MUL_1ADD_1SUB/reg_dout2_re/o_DATA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/workt_ram_unit_r/RAM_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.293%)  route 0.276ns (62.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.593     1.540    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/reg_dout2_re/CLK_IBUF_BUFG
    SLICE_X10Y40         FDRE                                         r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/reg_dout2_re/o_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/reg_dout2_re/o_DATA_reg[6]/Q
                         net (fo=2, routed)           0.276     1.980    fft/workt_ram_unit_r/i_DATA_B[6]
    RAMB18_X0Y17         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.904     2.099    fft/workt_ram_unit_r/CLK_B
    RAMB18_X0Y17         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.618    
    RAMB18_X0Y17         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.296     1.914    fft/workt_ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_2MUL_1ADD_1SUB/reg_dout2_im/o_DATA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/workt_ram_unit_i/RAM_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.164ns (36.797%)  route 0.282ns (63.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.590     1.537    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/reg_dout2_im/CLK_IBUF_BUFG
    SLICE_X12Y35         FDRE                                         r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/reg_dout2_im/o_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y35         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/reg_dout2_im/o_DATA_reg[6]/Q
                         net (fo=2, routed)           0.282     1.983    fft/workt_ram_unit_i/i_DATA_B[6]
    RAMB18_X0Y16         RAMB18E1                                     r  fft/workt_ram_unit_i/RAM_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.904     2.099    fft/workt_ram_unit_i/CLK_B
    RAMB18_X0Y16         RAMB18E1                                     r  fft/workt_ram_unit_i/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.618    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                      0.296     1.914    fft/workt_ram_unit_i/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_2MUL_1ADD_1SUB/reg_dout2_re/o_DATA_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/workt_ram_unit_r/RAM_reg/DIBDI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.164ns (36.921%)  route 0.280ns (63.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.592     1.539    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/reg_dout2_re/CLK_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/reg_dout2_re/o_DATA_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/reg_dout2_re/o_DATA_reg[13]/Q
                         net (fo=2, routed)           0.280     1.983    fft/workt_ram_unit_r/i_DATA_B[13]
    RAMB18_X0Y17         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/DIBDI[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.904     2.099    fft/workt_ram_unit_r/CLK_B
    RAMB18_X0Y17         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.618    
    RAMB18_X0Y17         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[13])
                                                      0.296     1.914    fft/workt_ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 i_DATA_R_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/in_fifo/ram_unit_r/RAM_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.148ns (39.759%)  route 0.224ns (60.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.590     1.537    CLK_IBUF_BUFG
    SLICE_X8Y36          FDRE                                         r  i_DATA_R_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.148     1.685 r  i_DATA_R_reg[5]/Q
                         net (fo=1, routed)           0.224     1.909    fft/in_fifo/ram_unit_r/RAM_reg_2[5]
    RAMB18_X0Y15         RAMB18E1                                     r  fft/in_fifo/ram_unit_r/RAM_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.903     2.098    fft/in_fifo/ram_unit_r/CLK_IBUF_BUFG
    RAMB18_X0Y15         RAMB18E1                                     r  fft/in_fifo/ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.500     1.597    
    RAMB18_X0Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.243     1.840    fft/in_fifo/ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 i_DATA_R_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/in_fifo/ram_unit_r/RAM_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.148ns (39.700%)  route 0.225ns (60.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.098ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.590     1.537    CLK_IBUF_BUFG
    SLICE_X8Y36          FDRE                                         r  i_DATA_R_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y36          FDRE (Prop_fdre_C_Q)         0.148     1.685 r  i_DATA_R_reg[6]/Q
                         net (fo=1, routed)           0.225     1.910    fft/in_fifo/ram_unit_r/RAM_reg_2[6]
    RAMB18_X0Y15         RAMB18E1                                     r  fft/in_fifo/ram_unit_r/RAM_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.903     2.098    fft/in_fifo/ram_unit_r/CLK_IBUF_BUFG
    RAMB18_X0Y15         RAMB18E1                                     r  fft/in_fifo/ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.500     1.597    
    RAMB18_X0Y15         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.242     1.839    fft/in_fifo/ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_2MUL_1ADD_1SUB/reg_dout2_re/o_DATA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/workt_ram_unit_r/RAM_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.148ns (37.344%)  route 0.248ns (62.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.592     1.539    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/reg_dout2_re/CLK_IBUF_BUFG
    SLICE_X10Y38         FDRE                                         r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/reg_dout2_re/o_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y38         FDRE (Prop_fdre_C_Q)         0.148     1.687 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/reg_dout2_re/o_DATA_reg[4]/Q
                         net (fo=2, routed)           0.248     1.935    fft/workt_ram_unit_r/i_DATA_B[4]
    RAMB18_X0Y17         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.904     2.099    fft/workt_ram_unit_r/CLK_B
    RAMB18_X0Y17         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.618    
    RAMB18_X0Y17         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.242     1.860    fft/workt_ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_2MUL_1ADD_1SUB/reg_dout2_re/o_DATA_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/workt_ram_unit_r/RAM_reg/DIBDI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.097%)  route 0.271ns (67.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.592     1.539    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/reg_dout2_re/CLK_IBUF_BUFG
    SLICE_X11Y39         FDRE                                         r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/reg_dout2_re/o_DATA_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y39         FDRE (Prop_fdre_C_Q)         0.128     1.667 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/reg_dout2_re/o_DATA_reg[12]/Q
                         net (fo=2, routed)           0.271     1.938    fft/workt_ram_unit_r/i_DATA_B[12]
    RAMB18_X0Y17         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.904     2.099    fft/workt_ram_unit_r/CLK_B
    RAMB18_X0Y17         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.618    
    RAMB18_X0Y17         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[12])
                                                      0.243     1.861    fft/workt_ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_2MUL_1ADD_1SUB/reg_dout1_re/o_DATA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/workt_ram_unit_r/RAM_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.164ns (36.170%)  route 0.289ns (63.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.592     1.539    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/reg_dout1_re/CLK_IBUF_BUFG
    SLICE_X12Y39         FDRE                                         r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/reg_dout1_re/o_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/reg_dout1_re/o_DATA_reg[4]/Q
                         net (fo=2, routed)           0.289     1.992    fft/workt_ram_unit_r/i_DATA_A[4]
    RAMB18_X0Y17         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.905     2.100    fft/workt_ram_unit_r/CLK_A
    RAMB18_X0Y17         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.619    
    RAMB18_X0Y17         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.915    fft/workt_ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_2MUL_1ADD_1SUB/reg_dout1_re/o_DATA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/workt_ram_unit_r/RAM_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.121%)  route 0.290ns (63.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.100ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.592     1.539    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/reg_dout1_re/CLK_IBUF_BUFG
    SLICE_X12Y39         FDRE                                         r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/reg_dout1_re/o_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/reg_dout1_re/o_DATA_reg[6]/Q
                         net (fo=2, routed)           0.290     1.993    fft/workt_ram_unit_r/i_DATA_A[6]
    RAMB18_X0Y17         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.905     2.100    fft/workt_ram_unit_r/CLK_A
    RAMB18_X0Y17         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/CLKARDCLK
                         clock pessimism             -0.480     1.619    
    RAMB18_X0Y17         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.915    fft/workt_ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.915    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 fft/butterfly/cplx_but_2MUL_1ADD_1SUB/reg_dout2_re/o_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fft/workt_ram_unit_r/RAM_reg/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.164ns (36.183%)  route 0.289ns (63.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.099ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.592     1.539    fft/butterfly/cplx_but_2MUL_1ADD_1SUB/reg_dout2_re/CLK_IBUF_BUFG
    SLICE_X12Y39         FDRE                                         r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/reg_dout2_re/o_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/reg_dout2_re/o_DATA_reg[0]/Q
                         net (fo=2, routed)           0.289     1.992    fft/workt_ram_unit_r/i_DATA_B[0]
    RAMB18_X0Y17         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  CLK_IBUF_BUFG_inst/O
                         net (fo=380, routed)         0.904     2.099    fft/workt_ram_unit_r/CLK_B
    RAMB18_X0Y17         RAMB18E1                                     r  fft/workt_ram_unit_r/RAM_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.618    
    RAMB18_X0Y17         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.296     1.914    fft/workt_ram_unit_r/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.687         7.000       3.313      DSP48_X0Y13   fft/butterfly/cplx_but_2MUL_1ADD_1SUB/mult_2_out0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         7.000       3.313      DSP48_X1Y12   fft/butterfly/cplx_but_2MUL_1ADD_1SUB/mult_1_out0/CLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         7.000       4.424      RAMB18_X0Y14  fft/in_fifo/ram_unit_i/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         7.000       4.424      RAMB18_X0Y14  fft/in_fifo/ram_unit_i/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         7.000       4.424      RAMB18_X0Y15  fft/in_fifo/ram_unit_r/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         7.000       4.424      RAMB18_X0Y15  fft/in_fifo/ram_unit_r/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         7.000       4.424      RAMB18_X0Y18  fft/out_fifo/ram_unit_i/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         7.000       4.424      RAMB18_X0Y18  fft/out_fifo/ram_unit_i/RAM_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         7.000       4.424      RAMB18_X0Y19  fft/out_fifo/ram_unit_r/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         7.000       4.424      RAMB18_X0Y19  fft/out_fifo/ram_unit_r/RAM_reg/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X6Y29   fft/w_address_gen/addr_reg/o_DATA_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X5Y29   fft/w_address_gen/addr_reg/o_DATA_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X5Y29   fft/w_address_gen/addr_reg/o_DATA_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X5Y29   fft/w_address_gen/addr_reg/o_DATA_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X5Y30   fft/w_address_gen/addr_reg/o_DATA_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X5Y30   fft/w_address_gen/addr_reg/o_DATA_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X5Y30   fft/w_address_gen/addr_reg/o_DATA_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X5Y30   fft/w_address_gen/addr_reg/o_DATA_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X5Y31   fft/w_address_gen/addr_reg/o_DATA_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X4Y29   fft/w_address_gen/ring_reg/Q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X15Y29  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/pipe_cnt_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         3.500       3.000      SLICE_X14Y29  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/re_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X16Y29  fft/a_i_reg/o_DATA_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X16Y29  fft/a_i_reg/o_DATA_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X11Y40  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/reg_dout1_re/o_DATA_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X11Y40  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/reg_dout1_re/o_DATA_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X11Y40  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/reg_dout1_re/o_DATA_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X10Y40  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/reg_dout1_re/o_DATA_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X10Y40  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/reg_dout1_re/o_DATA_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X10Y40  fft/butterfly/cplx_but_2MUL_1ADD_1SUB/reg_dout2_re/o_DATA_reg[1]/C



