#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jun  3 13:50:15 2024
# Process ID: 149796
# Current directory: D:/Computer_Organization/Muti_ALU/Muti_ALU.runs/synth_1
# Command line: vivado.exe -log Muti_ALU.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Muti_ALU.tcl
# Log file: D:/Computer_Organization/Muti_ALU/Muti_ALU.runs/synth_1/Muti_ALU.vds
# Journal file: D:/Computer_Organization/Muti_ALU/Muti_ALU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Muti_ALU.tcl -notrace
Command: synth_design -top Muti_ALU -part xc7a100tfgg484-2L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 153948 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 362.340 ; gain = 100.859
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Muti_ALU' [D:/Computer_Organization/Muti_ALU/Muti_ALU.srcs/sources_1/new/Muti_ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'Input' [D:/Computer_Organization/Muti_ALU/Muti_ALU.srcs/sources_1/new/Muti_ALU.v:49]
INFO: [Synth 8-6155] done synthesizing module 'Input' (1#1) [D:/Computer_Organization/Muti_ALU/Muti_ALU.srcs/sources_1/new/Muti_ALU.v:49]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Computer_Organization/Muti_ALU/Muti_ALU.srcs/sources_1/new/Muti_ALU.v:62]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Computer_Organization/Muti_ALU/Muti_ALU.srcs/sources_1/new/Muti_ALU.v:77]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (2#1) [D:/Computer_Organization/Muti_ALU/Muti_ALU.srcs/sources_1/new/Muti_ALU.v:62]
INFO: [Synth 8-6157] synthesizing module 'Output' [D:/Computer_Organization/Muti_ALU/Muti_ALU.srcs/sources_1/new/Muti_ALU.v:94]
INFO: [Synth 8-6155] done synthesizing module 'Output' (3#1) [D:/Computer_Organization/Muti_ALU/Muti_ALU.srcs/sources_1/new/Muti_ALU.v:94]
INFO: [Synth 8-6157] synthesizing module 'nixie_tube' [D:/Computer_Organization/Muti_ALU/Muti_ALU.srcs/sources_1/new/nixie_tube.v:44]
INFO: [Synth 8-6157] synthesizing module 'Display' [D:/Computer_Organization/Muti_ALU/Muti_ALU.srcs/sources_1/new/nixie_tube.v:62]
INFO: [Synth 8-226] default block is never used [D:/Computer_Organization/Muti_ALU/Muti_ALU.srcs/sources_1/new/nixie_tube.v:88]
INFO: [Synth 8-6155] done synthesizing module 'Display' (4#1) [D:/Computer_Organization/Muti_ALU/Muti_ALU.srcs/sources_1/new/nixie_tube.v:62]
INFO: [Synth 8-6155] done synthesizing module 'nixie_tube' (5#1) [D:/Computer_Organization/Muti_ALU/Muti_ALU.srcs/sources_1/new/nixie_tube.v:44]
INFO: [Synth 8-6155] done synthesizing module 'Muti_ALU' (6#1) [D:/Computer_Organization/Muti_ALU/Muti_ALU.srcs/sources_1/new/Muti_ALU.v:23]
WARNING: [Synth 8-3917] design Muti_ALU has port enable driven by constant 1
WARNING: [Synth 8-3331] design nixie_tube has unconnected port FR[3]
WARNING: [Synth 8-3331] design nixie_tube has unconnected port FR[2]
WARNING: [Synth 8-3331] design nixie_tube has unconnected port FR[1]
WARNING: [Synth 8-3331] design nixie_tube has unconnected port FR[0]
WARNING: [Synth 8-3331] design nixie_tube has unconnected port enable
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 417.586 ; gain = 156.105
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 417.586 ; gain = 156.105
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 417.586 ; gain = 156.105
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Computer_Organization/Muti_ALU/Muti_ALU.srcs/constrs_2/new/constraint1.xdc]
Finished Parsing XDC File [D:/Computer_Organization/Muti_ALU/Muti_ALU.srcs/constrs_2/new/constraint1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Computer_Organization/Muti_ALU/Muti_ALU.srcs/constrs_2/new/constraint1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Muti_ALU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Muti_ALU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 750.285 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 750.285 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 750.285 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 750.285 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 750.285 ; gain = 488.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 750.285 ; gain = 488.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 750.285 ; gain = 488.805
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'F_reg' [D:/Computer_Organization/Muti_ALU/Muti_ALU.srcs/sources_1/new/Muti_ALU.v:78]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 750.285 ; gain = 488.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
+---Muxes : 
	  11 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Muti_ALU 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module Input 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     33 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 2     
+---Muxes : 
	  11 Input      1 Bit        Muxes := 3     
Module Output 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design Muti_ALU has port enable driven by constant 1
INFO: [Synth 8-3886] merging instance 'OUT/F_reg[32]' (FDC) to 'OUT/FR_reg[3]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 750.285 ; gain = 488.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 756.809 ; gain = 495.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 757.180 ; gain = 495.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 770.051 ; gain = 508.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 770.051 ; gain = 508.570
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 770.051 ; gain = 508.570
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 770.051 ; gain = 508.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 770.051 ; gain = 508.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 770.051 ; gain = 508.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 770.051 ; gain = 508.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     6|
|2     |CARRY4 |    30|
|3     |LUT1   |     2|
|4     |LUT2   |    67|
|5     |LUT3   |    52|
|6     |LUT4   |   126|
|7     |LUT5   |    57|
|8     |LUT6   |   229|
|9     |MUXF7  |     4|
|10    |FDCE   |    99|
|11    |FDRE   |    22|
|12    |LD     |    32|
|13    |IBUF   |    38|
|14    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   780|
|2     |  ALU1   |ALU        |    88|
|3     |  F5     |nixie_tube |    29|
|4     |    U1   |Display    |    29|
|5     |  IA     |Input      |   303|
|6     |  IB     |Input_0    |   240|
|7     |  OUT    |Output     |    55|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 770.051 ; gain = 508.570
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 770.051 ; gain = 175.871
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 770.051 ; gain = 508.570
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 781.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  LD => LDCE: 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 781.793 ; gain = 528.301
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 781.793 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Computer_Organization/Muti_ALU/Muti_ALU.runs/synth_1/Muti_ALU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Muti_ALU_utilization_synth.rpt -pb Muti_ALU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jun  3 13:50:37 2024...
