[submodule "limesdr-pcie_xillybus_core"]
	path = limesdr-pcie_xillybus_core
	url = zydrunas@192.168.17.118:/cad/projects/git_repos/limesdr-pcie_xillybus_core.git
