"C:/Efinity/2023.1/bin/efx_map" --project "final" --root "system_top" --write-efx-verilog "C:/Efinity/2023.1/project/final/outflow/final.map.v" --write-premap-module "C:/Efinity/2023.1/project/final/outflow/final.elab.vdb" --binary-db "C:/Efinity/2023.1/project/final/outflow/final.vdb" --device "Ti60F225" --family "Titanium" --allow-const-ram-index "0" --blackbox-error "1" --blast_const_operand_adders "1" --bram_output_regs_packing "1" --create-onehot-fsms "0" --fanout-limit "0" --hdl-compile-unit "1" --infer-clk-enable "3" --infer-sync-set-reset "1" --max_ram "-1" --max_mult "-1" --min-sr-fanout "0" --min-ce-fanout "0" --mult-decomp-retime "0" --mode "speed" --operator-sharing "0" --optimize-adder-tree "0" --optimize-zero-init-rom "1" --retiming "1" --seq_opt "1" --seq-opt-sync-only "0" --dsp-input-regs-packing "1" --dsp-output-regs-packing "1" --dsp-mac-packing "1" --insert-carry-skip "0" --pack-luts-to-comb4 "0" --veri_option "verilog_mode=verilog_2k,vhdl_mode=vhdl_2008" --work-dir "C:/Efinity/2023.1/project/final/work_syn" --output-dir "C:/Efinity/2023.1/project/final/outflow" --project-xml "C:/Efinity/2023.1/project/final/final.xml" --I "C:/Efinity/2023.1/project/final" --I "C:/Efinity/2023.1/project/final/ip/trojan_soc" --I "C:/Efinity/2023.1/project/final/ip/tse_mac_rgmii" --I "C:/Efinity/2023.1/project/final/ip/dma_s2mm"