/*******************************************************************************
* File Name: cyfitter_gpio.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_GPIO_H
#define INCLUDED_CYFITTER_GPIO_H
#include "cy_device_headers.h"

/* A0 */
#define A0_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define A0_0_INBUF_ENABLED 0u
#define A0_0_INIT_DRIVESTATE 1u
#define A0_0_INIT_MUXSEL 0u
#define A0_0_INPUT_SYNC 2u
#define A0_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define A0_0_NUM 0u
#define A0_0_PORT GPIO_PRT10
#define A0_0_SLEWRATE CY_GPIO_SLEW_FAST
#define A0_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define A0_DRIVEMODE CY_GPIO_DM_ANALOG
#define A0_INBUF_ENABLED 0u
#define A0_INIT_DRIVESTATE 1u
#define A0_INIT_MUXSEL 0u
#define A0_INPUT_SYNC 2u
#define A0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define A0_NUM 0u
#define A0_PORT GPIO_PRT10
#define A0_SLEWRATE CY_GPIO_SLEW_FAST
#define A0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* A1 */
#define A1_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define A1_0_INBUF_ENABLED 0u
#define A1_0_INIT_DRIVESTATE 1u
#define A1_0_INIT_MUXSEL 0u
#define A1_0_INPUT_SYNC 2u
#define A1_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define A1_0_NUM 1u
#define A1_0_PORT GPIO_PRT10
#define A1_0_SLEWRATE CY_GPIO_SLEW_FAST
#define A1_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define A1_DRIVEMODE CY_GPIO_DM_ANALOG
#define A1_INBUF_ENABLED 0u
#define A1_INIT_DRIVESTATE 1u
#define A1_INIT_MUXSEL 0u
#define A1_INPUT_SYNC 2u
#define A1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define A1_NUM 1u
#define A1_PORT GPIO_PRT10
#define A1_SLEWRATE CY_GPIO_SLEW_FAST
#define A1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* A2 */
#define A2_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define A2_0_INBUF_ENABLED 0u
#define A2_0_INIT_DRIVESTATE 1u
#define A2_0_INIT_MUXSEL 0u
#define A2_0_INPUT_SYNC 2u
#define A2_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define A2_0_NUM 2u
#define A2_0_PORT GPIO_PRT10
#define A2_0_SLEWRATE CY_GPIO_SLEW_FAST
#define A2_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define A2_DRIVEMODE CY_GPIO_DM_ANALOG
#define A2_INBUF_ENABLED 0u
#define A2_INIT_DRIVESTATE 1u
#define A2_INIT_MUXSEL 0u
#define A2_INPUT_SYNC 2u
#define A2_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define A2_NUM 2u
#define A2_PORT GPIO_PRT10
#define A2_SLEWRATE CY_GPIO_SLEW_FAST
#define A2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* A3 */
#define A3_0_DRIVEMODE CY_GPIO_DM_ANALOG
#define A3_0_INBUF_ENABLED 0u
#define A3_0_INIT_DRIVESTATE 1u
#define A3_0_INIT_MUXSEL 0u
#define A3_0_INPUT_SYNC 2u
#define A3_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define A3_0_NUM 3u
#define A3_0_PORT GPIO_PRT10
#define A3_0_SLEWRATE CY_GPIO_SLEW_FAST
#define A3_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define A3_DRIVEMODE CY_GPIO_DM_ANALOG
#define A3_INBUF_ENABLED 0u
#define A3_INIT_DRIVESTATE 1u
#define A3_INIT_MUXSEL 0u
#define A3_INPUT_SYNC 2u
#define A3_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define A3_NUM 3u
#define A3_PORT GPIO_PRT10
#define A3_SLEWRATE CY_GPIO_SLEW_FAST
#define A3_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* O_0 */
#define O_0_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define O_0_0_INBUF_ENABLED 0u
#define O_0_0_INIT_DRIVESTATE 0u
#define O_0_0_INIT_MUXSEL 0u
#define O_0_0_INPUT_SYNC 2u
#define O_0_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define O_0_0_NUM 6u
#define O_0_0_PORT GPIO_PRT13
#define O_0_0_SLEWRATE CY_GPIO_SLEW_FAST
#define O_0_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define O_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define O_0_INBUF_ENABLED 0u
#define O_0_INIT_DRIVESTATE 0u
#define O_0_INIT_MUXSEL 0u
#define O_0_INPUT_SYNC 2u
#define O_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define O_0_NUM 6u
#define O_0_PORT GPIO_PRT13
#define O_0_SLEWRATE CY_GPIO_SLEW_FAST
#define O_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* O_1 */
#define O_1_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define O_1_0_INBUF_ENABLED 0u
#define O_1_0_INIT_DRIVESTATE 0u
#define O_1_0_INIT_MUXSEL 0u
#define O_1_0_INPUT_SYNC 2u
#define O_1_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define O_1_0_NUM 3u
#define O_1_0_PORT GPIO_PRT6
#define O_1_0_SLEWRATE CY_GPIO_SLEW_FAST
#define O_1_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define O_1_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define O_1_INBUF_ENABLED 0u
#define O_1_INIT_DRIVESTATE 0u
#define O_1_INIT_MUXSEL 0u
#define O_1_INPUT_SYNC 2u
#define O_1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define O_1_NUM 3u
#define O_1_PORT GPIO_PRT6
#define O_1_SLEWRATE CY_GPIO_SLEW_FAST
#define O_1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* O_2 */
#define O_2_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define O_2_0_INBUF_ENABLED 0u
#define O_2_0_INIT_DRIVESTATE 0u
#define O_2_0_INIT_MUXSEL 0u
#define O_2_0_INPUT_SYNC 2u
#define O_2_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define O_2_0_NUM 7u
#define O_2_0_PORT GPIO_PRT9
#define O_2_0_SLEWRATE CY_GPIO_SLEW_FAST
#define O_2_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define O_2_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define O_2_INBUF_ENABLED 0u
#define O_2_INIT_DRIVESTATE 0u
#define O_2_INIT_MUXSEL 0u
#define O_2_INPUT_SYNC 2u
#define O_2_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define O_2_NUM 7u
#define O_2_PORT GPIO_PRT9
#define O_2_SLEWRATE CY_GPIO_SLEW_FAST
#define O_2_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* O_3 */
#define O_3_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define O_3_0_INBUF_ENABLED 0u
#define O_3_0_INIT_DRIVESTATE 0u
#define O_3_0_INIT_MUXSEL 0u
#define O_3_0_INPUT_SYNC 2u
#define O_3_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define O_3_0_NUM 7u
#define O_3_0_PORT GPIO_PRT13
#define O_3_0_SLEWRATE CY_GPIO_SLEW_FAST
#define O_3_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define O_3_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define O_3_INBUF_ENABLED 0u
#define O_3_INIT_DRIVESTATE 0u
#define O_3_INIT_MUXSEL 0u
#define O_3_INPUT_SYNC 2u
#define O_3_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define O_3_NUM 7u
#define O_3_PORT GPIO_PRT13
#define O_3_SLEWRATE CY_GPIO_SLEW_FAST
#define O_3_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* O_4 */
#define O_4_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define O_4_0_INBUF_ENABLED 0u
#define O_4_0_INIT_DRIVESTATE 1u
#define O_4_0_INIT_MUXSEL 3u
#define O_4_0_INPUT_SYNC 2u
#define O_4_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define O_4_0_NUM 6u
#define O_4_0_PORT GPIO_PRT9
#define O_4_0_SLEWRATE CY_GPIO_SLEW_FAST
#define O_4_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define O_4_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define O_4_INBUF_ENABLED 0u
#define O_4_INIT_DRIVESTATE 1u
#define O_4_INIT_MUXSEL 3u
#define O_4_INPUT_SYNC 2u
#define O_4_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define O_4_NUM 6u
#define O_4_PORT GPIO_PRT9
#define O_4_SLEWRATE CY_GPIO_SLEW_FAST
#define O_4_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* O_5 */
#define O_5_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define O_5_0_INBUF_ENABLED 0u
#define O_5_0_INIT_DRIVESTATE 1u
#define O_5_0_INIT_MUXSEL 3u
#define O_5_0_INPUT_SYNC 2u
#define O_5_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define O_5_0_NUM 2u
#define O_5_0_PORT GPIO_PRT6
#define O_5_0_SLEWRATE CY_GPIO_SLEW_FAST
#define O_5_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define O_5_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define O_5_INBUF_ENABLED 0u
#define O_5_INIT_DRIVESTATE 1u
#define O_5_INIT_MUXSEL 3u
#define O_5_INPUT_SYNC 2u
#define O_5_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define O_5_NUM 2u
#define O_5_PORT GPIO_PRT6
#define O_5_SLEWRATE CY_GPIO_SLEW_FAST
#define O_5_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* O_6 */
#define O_6_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define O_6_0_INBUF_ENABLED 0u
#define O_6_0_INIT_DRIVESTATE 1u
#define O_6_0_INIT_MUXSEL 3u
#define O_6_0_INPUT_SYNC 2u
#define O_6_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define O_6_0_NUM 5u
#define O_6_0_PORT GPIO_PRT10
#define O_6_0_SLEWRATE CY_GPIO_SLEW_FAST
#define O_6_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define O_6_1_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define O_6_1_INBUF_ENABLED 0u
#define O_6_1_INIT_DRIVESTATE 1u
#define O_6_1_INIT_MUXSEL 3u
#define O_6_1_INPUT_SYNC 2u
#define O_6_1_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define O_6_1_NUM 6u
#define O_6_1_PORT GPIO_PRT10
#define O_6_1_SLEWRATE CY_GPIO_SLEW_FAST
#define O_6_1_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* O_7 */
#define O_7_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define O_7_0_INBUF_ENABLED 0u
#define O_7_0_INIT_DRIVESTATE 1u
#define O_7_0_INIT_MUXSEL 3u
#define O_7_0_INPUT_SYNC 2u
#define O_7_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define O_7_0_NUM 4u
#define O_7_0_PORT GPIO_PRT10
#define O_7_0_SLEWRATE CY_GPIO_SLEW_FAST
#define O_7_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define O_7_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define O_7_INBUF_ENABLED 0u
#define O_7_INIT_DRIVESTATE 1u
#define O_7_INIT_MUXSEL 3u
#define O_7_INPUT_SYNC 2u
#define O_7_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define O_7_NUM 4u
#define O_7_PORT GPIO_PRT10
#define O_7_SLEWRATE CY_GPIO_SLEW_FAST
#define O_7_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* O_8 */
#define O_8_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define O_8_0_INBUF_ENABLED 0u
#define O_8_0_INIT_DRIVESTATE 1u
#define O_8_0_INIT_MUXSEL 3u
#define O_8_0_INPUT_SYNC 2u
#define O_8_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define O_8_0_NUM 5u
#define O_8_0_PORT GPIO_PRT9
#define O_8_0_SLEWRATE CY_GPIO_SLEW_FAST
#define O_8_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define O_8_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define O_8_INBUF_ENABLED 0u
#define O_8_INIT_DRIVESTATE 1u
#define O_8_INIT_MUXSEL 3u
#define O_8_INPUT_SYNC 2u
#define O_8_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define O_8_NUM 5u
#define O_8_PORT GPIO_PRT9
#define O_8_SLEWRATE CY_GPIO_SLEW_FAST
#define O_8_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* O_9 */
#define O_9_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define O_9_0_INBUF_ENABLED 0u
#define O_9_0_INIT_DRIVESTATE 1u
#define O_9_0_INIT_MUXSEL 3u
#define O_9_0_INPUT_SYNC 2u
#define O_9_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define O_9_0_NUM 4u
#define O_9_0_PORT GPIO_PRT9
#define O_9_0_SLEWRATE CY_GPIO_SLEW_FAST
#define O_9_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define O_9_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define O_9_INBUF_ENABLED 0u
#define O_9_INIT_DRIVESTATE 1u
#define O_9_INIT_MUXSEL 3u
#define O_9_INPUT_SYNC 2u
#define O_9_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define O_9_NUM 4u
#define O_9_PORT GPIO_PRT9
#define O_9_SLEWRATE CY_GPIO_SLEW_FAST
#define O_9_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* RED_PIN */
#define RED_PIN_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define RED_PIN_0_INBUF_ENABLED 0u
#define RED_PIN_0_INIT_DRIVESTATE 1u
#define RED_PIN_0_INIT_MUXSEL 0u
#define RED_PIN_0_INPUT_SYNC 2u
#define RED_PIN_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define RED_PIN_0_NUM 3u
#define RED_PIN_0_PORT GPIO_PRT0
#define RED_PIN_0_SLEWRATE CY_GPIO_SLEW_FAST
#define RED_PIN_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define RED_PIN_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define RED_PIN_INBUF_ENABLED 0u
#define RED_PIN_INIT_DRIVESTATE 1u
#define RED_PIN_INIT_MUXSEL 0u
#define RED_PIN_INPUT_SYNC 2u
#define RED_PIN_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define RED_PIN_NUM 3u
#define RED_PIN_PORT GPIO_PRT0
#define RED_PIN_SLEWRATE CY_GPIO_SLEW_FAST
#define RED_PIN_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_rx */
#define UART_rx_0_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_rx_0_INBUF_ENABLED 1u
#define UART_rx_0_INIT_DRIVESTATE 1u
#define UART_rx_0_INIT_MUXSEL 18u
#define UART_rx_0_INPUT_SYNC 2u
#define UART_rx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_rx_0_NUM 0u
#define UART_rx_0_PORT GPIO_PRT5
#define UART_rx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_rx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_rx_DRIVEMODE CY_GPIO_DM_HIGHZ
#define UART_rx_INBUF_ENABLED 1u
#define UART_rx_INIT_DRIVESTATE 1u
#define UART_rx_INIT_MUXSEL 18u
#define UART_rx_INPUT_SYNC 2u
#define UART_rx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_rx_NUM 0u
#define UART_rx_PORT GPIO_PRT5
#define UART_rx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_rx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* UART_tx */
#define UART_tx_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_tx_0_INBUF_ENABLED 0u
#define UART_tx_0_INIT_DRIVESTATE 1u
#define UART_tx_0_INIT_MUXSEL 18u
#define UART_tx_0_INPUT_SYNC 2u
#define UART_tx_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_tx_0_NUM 1u
#define UART_tx_0_PORT GPIO_PRT5
#define UART_tx_0_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_tx_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define UART_tx_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define UART_tx_INBUF_ENABLED 0u
#define UART_tx_INIT_DRIVESTATE 1u
#define UART_tx_INIT_MUXSEL 18u
#define UART_tx_INPUT_SYNC 2u
#define UART_tx_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define UART_tx_NUM 1u
#define UART_tx_PORT GPIO_PRT5
#define UART_tx_SLEWRATE CY_GPIO_SLEW_FAST
#define UART_tx_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* BLUE_PIN */
#define BLUE_PIN_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define BLUE_PIN_0_INBUF_ENABLED 0u
#define BLUE_PIN_0_INIT_DRIVESTATE 1u
#define BLUE_PIN_0_INIT_MUXSEL 0u
#define BLUE_PIN_0_INPUT_SYNC 2u
#define BLUE_PIN_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define BLUE_PIN_0_NUM 1u
#define BLUE_PIN_0_PORT GPIO_PRT11
#define BLUE_PIN_0_SLEWRATE CY_GPIO_SLEW_FAST
#define BLUE_PIN_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define BLUE_PIN_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define BLUE_PIN_INBUF_ENABLED 0u
#define BLUE_PIN_INIT_DRIVESTATE 1u
#define BLUE_PIN_INIT_MUXSEL 0u
#define BLUE_PIN_INPUT_SYNC 2u
#define BLUE_PIN_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define BLUE_PIN_NUM 1u
#define BLUE_PIN_PORT GPIO_PRT11
#define BLUE_PIN_SLEWRATE CY_GPIO_SLEW_FAST
#define BLUE_PIN_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* mI2C_scl */
#define mI2C_scl_0_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define mI2C_scl_0_INBUF_ENABLED 1u
#define mI2C_scl_0_INIT_DRIVESTATE 1u
#define mI2C_scl_0_INIT_MUXSEL 19u
#define mI2C_scl_0_INPUT_SYNC 2u
#define mI2C_scl_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define mI2C_scl_0_NUM 0u
#define mI2C_scl_0_PORT GPIO_PRT6
#define mI2C_scl_0_SLEWRATE CY_GPIO_SLEW_FAST
#define mI2C_scl_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define mI2C_scl_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define mI2C_scl_INBUF_ENABLED 1u
#define mI2C_scl_INIT_DRIVESTATE 1u
#define mI2C_scl_INIT_MUXSEL 19u
#define mI2C_scl_INPUT_SYNC 2u
#define mI2C_scl_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define mI2C_scl_NUM 0u
#define mI2C_scl_PORT GPIO_PRT6
#define mI2C_scl_SLEWRATE CY_GPIO_SLEW_FAST
#define mI2C_scl_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* mI2C_sda */
#define mI2C_sda_0_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define mI2C_sda_0_INBUF_ENABLED 1u
#define mI2C_sda_0_INIT_DRIVESTATE 1u
#define mI2C_sda_0_INIT_MUXSEL 19u
#define mI2C_sda_0_INPUT_SYNC 2u
#define mI2C_sda_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define mI2C_sda_0_NUM 1u
#define mI2C_sda_0_PORT GPIO_PRT6
#define mI2C_sda_0_SLEWRATE CY_GPIO_SLEW_FAST
#define mI2C_sda_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define mI2C_sda_DRIVEMODE CY_GPIO_DM_OD_DRIVESLOW
#define mI2C_sda_INBUF_ENABLED 1u
#define mI2C_sda_INIT_DRIVESTATE 1u
#define mI2C_sda_INIT_MUXSEL 19u
#define mI2C_sda_INPUT_SYNC 2u
#define mI2C_sda_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define mI2C_sda_NUM 1u
#define mI2C_sda_PORT GPIO_PRT6
#define mI2C_sda_SLEWRATE CY_GPIO_SLEW_FAST
#define mI2C_sda_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

/* GREEN_PIN */
#define GREEN_PIN_0_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define GREEN_PIN_0_INBUF_ENABLED 0u
#define GREEN_PIN_0_INIT_DRIVESTATE 1u
#define GREEN_PIN_0_INIT_MUXSEL 0u
#define GREEN_PIN_0_INPUT_SYNC 2u
#define GREEN_PIN_0_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define GREEN_PIN_0_NUM 1u
#define GREEN_PIN_0_PORT GPIO_PRT1
#define GREEN_PIN_0_SLEWRATE CY_GPIO_SLEW_FAST
#define GREEN_PIN_0_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS
#define GREEN_PIN_DRIVEMODE CY_GPIO_DM_STRONG_IN_OFF
#define GREEN_PIN_INBUF_ENABLED 0u
#define GREEN_PIN_INIT_DRIVESTATE 1u
#define GREEN_PIN_INIT_MUXSEL 0u
#define GREEN_PIN_INPUT_SYNC 2u
#define GREEN_PIN_INTERRUPT_MODE CY_GPIO_INTR_DISABLE
#define GREEN_PIN_NUM 1u
#define GREEN_PIN_PORT GPIO_PRT1
#define GREEN_PIN_SLEWRATE CY_GPIO_SLEW_FAST
#define GREEN_PIN_THRESHOLD_LEVEL CY_GPIO_VTRIP_CMOS

#endif /* INCLUDED_CYFITTER_GPIO_H */
