<dec f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='538' type='842'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.h' l='535'>/// VSRC, CHAIN = LOAD_VEC_BE CHAIN, Ptr - Occurs only for little endian.
    /// Maps directly to one of lxvd2x/lxvw4x/lxvh8x/lxvb16x depending on
    /// the vector type to load vector in big-endian element order.</doc>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='63611' u='r' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/PowerPC/PPCGenDAGISel.inc' l='63611' u='r' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='1549' c='_ZNK4llvm17PPCTargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='14094' u='r' c='_ZNK4llvm17PPCTargetLowering20combineVReverseMemOPEPNS_19ShuffleVectorSDNodeEPNS_12LSBaseSDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
