{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747430537132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747430537137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 16 15:22:16 2025 " "Processing started: Fri May 16 15:22:16 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747430537137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1747430537137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ALU_HDL -c Topmodule " "Command: quartus_sta ALU_HDL -c Topmodule" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1747430537137 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1747430537223 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1747430537731 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1747430537731 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747430537764 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747430537764 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "63 " "The Timing Analyzer is analyzing 63 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1747430538096 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Topmodule.sdc " "Synopsys Design Constraints File file not found: 'Topmodule.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1747430538110 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1747430538111 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1747430538111 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747430538111 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|bit_index_reg\|bit_ff\[1\].ff\|ff\|master\|qn~0\|combout " "Node \"uart_inst\|bit_index_reg\|bit_ff\[1\].ff\|ff\|master\|qn~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747430538112 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|bit_index_reg\|bit_ff\[1\].ff\|ff\|master\|qn~0\|datab " "Node \"uart_inst\|bit_index_reg\|bit_ff\[1\].ff\|ff\|master\|qn~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747430538112 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747430538112 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|bit_index_reg\|bit_ff\[2\].ff\|ff\|master\|qn~0\|combout " "Node \"uart_inst\|bit_index_reg\|bit_ff\[2\].ff\|ff\|master\|qn~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747430538112 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|bit_index_reg\|bit_ff\[2\].ff\|ff\|master\|qn~0\|datad " "Node \"uart_inst\|bit_index_reg\|bit_ff\[2\].ff\|ff\|master\|qn~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747430538112 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747430538112 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[2\].ff\|ff\|slave\|s~0\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[2\].ff\|ff\|slave\|s~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747430538112 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[2\].ff\|ff\|slave\|s~0\|datab " "Node \"uart_inst\|clk_count_reg\|bit_ff\[2\].ff\|ff\|slave\|s~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747430538112 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747430538112 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[10\].ff\|ff\|slave\|s~0\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[10\].ff\|ff\|slave\|s~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747430538112 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[10\].ff\|ff\|slave\|s~0\|datac " "Node \"uart_inst\|clk_count_reg\|bit_ff\[10\].ff\|ff\|slave\|s~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747430538112 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747430538112 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[9\].ff\|ff\|slave\|s~0\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[9\].ff\|ff\|slave\|s~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747430538112 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[9\].ff\|ff\|slave\|s~0\|dataa " "Node \"uart_inst\|clk_count_reg\|bit_ff\[9\].ff\|ff\|slave\|s~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747430538112 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747430538112 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[4\].ff\|ff\|master\|qn~0\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[4\].ff\|ff\|master\|qn~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747430538113 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[4\].ff\|ff\|master\|qn~0\|datad " "Node \"uart_inst\|clk_count_reg\|bit_ff\[4\].ff\|ff\|master\|qn~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747430538113 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747430538113 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[7\].ff\|ff\|master\|qn~0\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[7\].ff\|ff\|master\|qn~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747430538113 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[7\].ff\|ff\|master\|qn~0\|datab " "Node \"uart_inst\|clk_count_reg\|bit_ff\[7\].ff\|ff\|master\|qn~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747430538113 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747430538113 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[11\].ff\|ff\|slave\|s~0\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[11\].ff\|ff\|slave\|s~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747430538113 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[11\].ff\|ff\|slave\|s~0\|datac " "Node \"uart_inst\|clk_count_reg\|bit_ff\[11\].ff\|ff\|slave\|s~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747430538113 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747430538113 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[12\].ff\|ff\|slave\|s~0\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[12\].ff\|ff\|slave\|s~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747430538113 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[12\].ff\|ff\|slave\|s~0\|datad " "Node \"uart_inst\|clk_count_reg\|bit_ff\[12\].ff\|ff\|slave\|s~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747430538113 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747430538113 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[13\].ff\|ff\|slave\|s~0\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[13\].ff\|ff\|slave\|s~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747430538113 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[13\].ff\|ff\|slave\|s~0\|datad " "Node \"uart_inst\|clk_count_reg\|bit_ff\[13\].ff\|ff\|slave\|s~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747430538113 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747430538113 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[14\].ff\|ff\|master\|qn~0\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[14\].ff\|ff\|master\|qn~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747430538113 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[14\].ff\|ff\|master\|qn~0\|datad " "Node \"uart_inst\|clk_count_reg\|bit_ff\[14\].ff\|ff\|master\|qn~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747430538113 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747430538113 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[15\].ff\|ff\|slave\|s~0\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[15\].ff\|ff\|slave\|s~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747430538113 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[15\].ff\|ff\|slave\|s~0\|datac " "Node \"uart_inst\|clk_count_reg\|bit_ff\[15\].ff\|ff\|slave\|s~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747430538113 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747430538113 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[1\].ff\|ff\|slave\|s~0\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[1\].ff\|ff\|slave\|s~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747430538113 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[1\].ff\|ff\|slave\|s~0\|datac " "Node \"uart_inst\|clk_count_reg\|bit_ff\[1\].ff\|ff\|slave\|s~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747430538113 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747430538113 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[8\].ff\|ff\|slave\|s~0\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[8\].ff\|ff\|slave\|s~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747430538113 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[8\].ff\|ff\|slave\|s~0\|dataa " "Node \"uart_inst\|clk_count_reg\|bit_ff\[8\].ff\|ff\|slave\|s~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747430538113 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747430538113 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[6\].ff\|ff\|master\|qn~0\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[6\].ff\|ff\|master\|qn~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747430538113 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[6\].ff\|ff\|master\|qn~0\|datad " "Node \"uart_inst\|clk_count_reg\|bit_ff\[6\].ff\|ff\|master\|qn~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747430538113 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747430538113 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[3\].ff\|ff\|slave\|s~0\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[3\].ff\|ff\|slave\|s~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747430538113 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[3\].ff\|ff\|slave\|s~0\|datac " "Node \"uart_inst\|clk_count_reg\|bit_ff\[3\].ff\|ff\|slave\|s~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747430538113 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 73 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747430538113 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[5\].ff\|ff\|master\|qn~0\|combout " "Node \"uart_inst\|clk_count_reg\|bit_ff\[5\].ff\|ff\|master\|qn~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747430538113 ""} { "Warning" "WSTA_SCC_NODE" "uart_inst\|clk_count_reg\|bit_ff\[5\].ff\|ff\|master\|qn~0\|datad " "Node \"uart_inst\|clk_count_reg\|bit_ff\[5\].ff\|ff\|master\|qn~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1747430538113 ""}  } { { "flip_flop_D_en.sv" "" { Text "C:/Users/jimmy/GitHub/CE1107_PG1/ALU/flip_flop_D_en.sv" 72 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1747430538113 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1747430538114 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747430538114 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1747430538114 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1747430538122 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747430538134 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747430538134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.106 " "Worst-case setup slack is -6.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747430538135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747430538135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.106            -213.325 clk  " "   -6.106            -213.325 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747430538135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747430538135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.694 " "Worst-case hold slack is -0.694" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747430538137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747430538137 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.694              -5.799 clk  " "   -0.694              -5.799 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747430538137 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747430538137 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747430538140 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747430538141 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747430538143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747430538143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -30.753 clk  " "   -0.394             -30.753 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747430538143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747430538143 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1747430538152 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1747430538172 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1747430538721 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747430538754 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747430538759 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747430538759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.097 " "Worst-case setup slack is -6.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747430538761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747430538761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.097            -210.745 clk  " "   -6.097            -210.745 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747430538761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747430538761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.693 " "Worst-case hold slack is -0.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747430538763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747430538763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.693              -6.082 clk  " "   -0.693              -6.082 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747430538763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747430538763 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747430538766 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747430538767 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747430538769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747430538769 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -29.451 clk  " "   -0.394             -29.451 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747430538769 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747430538769 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1747430538777 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1747430538880 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1747430539321 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747430539353 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747430539355 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747430539355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.001 " "Worst-case setup slack is -4.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747430539357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747430539357 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.001            -101.827 clk  " "   -4.001            -101.827 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747430539357 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747430539357 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.766 " "Worst-case hold slack is -0.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747430539359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747430539359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.766              -8.656 clk  " "   -0.766              -8.656 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747430539359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747430539359 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747430539361 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747430539364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.474 " "Worst-case minimum pulse width slack is -0.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747430539365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747430539365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.474             -61.106 clk  " "   -0.474             -61.106 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747430539365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747430539365 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1747430539374 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1747430539475 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1747430539476 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1747430539476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.713 " "Worst-case setup slack is -3.713" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747430539477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747430539477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.713             -89.164 clk  " "   -3.713             -89.164 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747430539477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747430539477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.766 " "Worst-case hold slack is -0.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747430539479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747430539479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.766              -9.062 clk  " "   -0.766              -9.062 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747430539479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747430539479 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747430539482 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1747430539484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.489 " "Worst-case minimum pulse width slack is -0.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747430539485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747430539485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.489             -65.939 clk  " "   -0.489             -65.939 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1747430539485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1747430539485 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1747430540353 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1747430540354 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 58 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5213 " "Peak virtual memory: 5213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747430540392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 16 15:22:20 2025 " "Processing ended: Fri May 16 15:22:20 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747430540392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747430540392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747430540392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1747430540392 ""}
