$date
	Sat Oct 27 15:33:38 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testfsm $end
$var wire 5 ! counter [4:0] $end
$var wire 1 " add_WE $end
$var wire 1 # SR_WE $end
$var wire 1 $ MISO_Buff $end
$var wire 1 % DM_WE $end
$var reg 1 & cs $end
$var reg 1 ' sclk $end
$var reg 1 ( shiftRegOut0 $end
$scope module fsm1 $end
$var wire 1 & cs $end
$var wire 1 ' sclk $end
$var wire 1 ( shiftRegOut0 $end
$var reg 1 % DM_WE $end
$var reg 1 $ MISO_Buff $end
$var reg 1 # SR_WE $end
$var reg 1 " add_WE $end
$var reg 5 ) counter [4:0] $end
$var reg 3 * state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 *
b0 )
1(
0'
1&
0%
0$
0#
0"
b0 !
$end
#10
b0 !
b0 )
1'
#20
0&
0'
0(
#30
b1 !
b1 )
1'
#40
0'
#50
b10 !
b10 )
1'
#60
0'
#70
b11 !
b11 )
1'
#80
0'
#90
b100 !
b100 )
1'
#100
0'
#110
b101 !
b101 )
1'
#120
0'
#130
b110 !
b110 )
1'
#140
0'
#150
b111 !
b111 )
b0 *
1'
#160
0'
#170
b11 *
b0 !
b0 )
1"
1'
#180
0'
#190
b1 !
b1 )
0"
1'
#200
0'
#210
b10 !
b10 )
1'
#220
0'
#230
b11 !
b11 )
1'
#240
0'
#250
b100 !
b100 )
1'
#260
0'
#270
b101 !
b101 )
1'
#280
0'
#290
b110 !
b110 )
1'
#300
0'
#310
b100 *
b111 !
b111 )
1'
#320
0'
#330
b101 *
b1000 !
b1000 )
1%
1'
#340
1&
0'
#350
b0 !
b0 )
0%
1'
#360
0'
#370
b0 !
b0 )
1'
#380
0'
#390
b0 !
b0 )
1'
#400
0&
0'
1(
#410
b1 !
b1 )
1'
#420
0'
#430
b10 !
b10 )
1'
#440
0'
#450
b11 !
b11 )
1'
#460
0'
#470
b100 !
b100 )
1'
#480
0'
#490
b101 !
b101 )
1'
#500
0'
#510
b110 !
b110 )
1'
#520
0'
#530
b111 !
b111 )
b0 *
1'
#540
0'
#550
b1 *
b1000 !
b1000 )
1"
1'
#560
0'
#570
b10 *
b0 !
b0 )
1#
0"
1'
#580
0'
#590
b1 !
b1 )
1$
0#
1'
#600
0'
#610
b10 !
b10 )
1'
#620
0'
#630
b11 !
b11 )
1'
#640
0'
#650
b100 !
b100 )
1'
#660
0'
#670
b101 !
b101 )
1'
#680
0'
#690
b110 !
b110 )
1'
#700
0'
#710
b111 !
b111 )
1'
#720
1&
0'
#730
b101 *
b0 !
b0 )
1'
#740
