<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../code.css">
  </head>
  <body>
    third_party/cores/ariane/src/load_unit.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1">  1</a>
<a href="#l-2">  2</a>
<a href="#l-3">  3</a>
<a href="#l-4">  4</a>
<a href="#l-5">  5</a>
<a href="#l-6">  6</a>
<a href="#l-7">  7</a>
<a href="#l-8">  8</a>
<a href="#l-9">  9</a>
<a href="#l-10"> 10</a>
<a href="#l-11"> 11</a>
<a href="#l-12"> 12</a>
<a href="#l-13"> 13</a>
<a href="#l-14"> 14</a>
<a href="#l-15"> 15</a>
<a href="#l-16"> 16</a>
<a href="#l-17"> 17</a>
<a href="#l-18"> 18</a>
<a href="#l-19"> 19</a>
<a href="#l-20"> 20</a>
<a href="#l-21"> 21</a>
<a href="#l-22"> 22</a>
<a href="#l-23"> 23</a>
<a href="#l-24"> 24</a>
<a href="#l-25"> 25</a>
<a href="#l-26"> 26</a>
<a href="#l-27"> 27</a>
<a href="#l-28"> 28</a>
<a href="#l-29"> 29</a>
<a href="#l-30"> 30</a>
<a href="#l-31"> 31</a>
<a href="#l-32"> 32</a>
<a href="#l-33"> 33</a>
<a href="#l-34"> 34</a>
<a href="#l-35"> 35</a>
<a href="#l-36"> 36</a>
<a href="#l-37"> 37</a>
<a href="#l-38"> 38</a>
<a href="#l-39"> 39</a>
<a href="#l-40"> 40</a>
<a href="#l-41"> 41</a>
<a href="#l-42"> 42</a>
<a href="#l-43"> 43</a>
<a href="#l-44"> 44</a>
<a href="#l-45"> 45</a>
<a href="#l-46"> 46</a>
<a href="#l-47"> 47</a>
<a href="#l-48"> 48</a>
<a href="#l-49"> 49</a>
<a href="#l-50"> 50</a>
<a href="#l-51"> 51</a>
<a href="#l-52"> 52</a>
<a href="#l-53"> 53</a>
<a href="#l-54"> 54</a>
<a href="#l-55"> 55</a>
<a href="#l-56"> 56</a>
<a href="#l-57"> 57</a>
<a href="#l-58"> 58</a>
<a href="#l-59"> 59</a>
<a href="#l-60"> 60</a>
<a href="#l-61"> 61</a>
<a href="#l-62"> 62</a>
<a href="#l-63"> 63</a>
<a href="#l-64"> 64</a>
<a href="#l-65"> 65</a>
<a href="#l-66"> 66</a>
<a href="#l-67"> 67</a>
<a href="#l-68"> 68</a>
<a href="#l-69"> 69</a>
<a href="#l-70"> 70</a>
<a href="#l-71"> 71</a>
<a href="#l-72"> 72</a>
<a href="#l-73"> 73</a>
<a href="#l-74"> 74</a>
<a href="#l-75"> 75</a>
<a href="#l-76"> 76</a>
<a href="#l-77"> 77</a>
<a href="#l-78"> 78</a>
<a href="#l-79"> 79</a>
<a href="#l-80"> 80</a>
<a href="#l-81"> 81</a>
<a href="#l-82"> 82</a>
<a href="#l-83"> 83</a>
<a href="#l-84"> 84</a>
<a href="#l-85"> 85</a>
<a href="#l-86"> 86</a>
<a href="#l-87"> 87</a>
<a href="#l-88"> 88</a>
<a href="#l-89"> 89</a>
<a href="#l-90"> 90</a>
<a href="#l-91"> 91</a>
<a href="#l-92"> 92</a>
<a href="#l-93"> 93</a>
<a href="#l-94"> 94</a>
<a href="#l-95"> 95</a>
<a href="#l-96"> 96</a>
<a href="#l-97"> 97</a>
<a href="#l-98"> 98</a>
<a href="#l-99"> 99</a>
<a href="#l-100">100</a>
<a href="#l-101">101</a>
<a href="#l-102">102</a>
<a href="#l-103">103</a>
<a href="#l-104">104</a>
<a href="#l-105">105</a>
<a href="#l-106">106</a>
<a href="#l-107">107</a>
<a href="#l-108">108</a>
<a href="#l-109">109</a>
<a href="#l-110">110</a>
<a href="#l-111">111</a>
<a href="#l-112">112</a>
<a href="#l-113">113</a>
<a href="#l-114">114</a>
<a href="#l-115">115</a>
<a href="#l-116">116</a>
<a href="#l-117">117</a>
<a href="#l-118">118</a>
<a href="#l-119">119</a>
<a href="#l-120">120</a>
<a href="#l-121">121</a>
<a href="#l-122">122</a>
<a href="#l-123">123</a>
<a href="#l-124">124</a>
<a href="#l-125">125</a>
<a href="#l-126">126</a>
<a href="#l-127">127</a>
<a href="#l-128">128</a>
<a href="#l-129">129</a>
<a href="#l-130">130</a>
<a href="#l-131">131</a>
<a href="#l-132">132</a>
<a href="#l-133">133</a>
<a href="#l-134">134</a>
<a href="#l-135">135</a>
<a href="#l-136">136</a>
<a href="#l-137">137</a>
<a href="#l-138">138</a>
<a href="#l-139">139</a>
<a href="#l-140">140</a>
<a href="#l-141">141</a>
<a href="#l-142">142</a>
<a href="#l-143">143</a>
<a href="#l-144">144</a>
<a href="#l-145">145</a>
<a href="#l-146">146</a>
<a href="#l-147">147</a>
<a href="#l-148">148</a>
<a href="#l-149">149</a>
<a href="#l-150">150</a>
<a href="#l-151">151</a>
<a href="#l-152">152</a>
<a href="#l-153">153</a>
<a href="#l-154">154</a>
<a href="#l-155">155</a>
<a href="#l-156">156</a>
<a href="#l-157">157</a>
<a href="#l-158">158</a>
<a href="#l-159">159</a>
<a href="#l-160">160</a>
<a href="#l-161">161</a>
<a href="#l-162">162</a>
<a href="#l-163">163</a>
<a href="#l-164">164</a>
<a href="#l-165">165</a>
<a href="#l-166">166</a>
<a href="#l-167">167</a>
<a href="#l-168">168</a>
<a href="#l-169">169</a>
<a href="#l-170">170</a>
<a href="#l-171">171</a>
<a href="#l-172">172</a>
<a href="#l-173">173</a>
<a href="#l-174">174</a>
<a href="#l-175">175</a>
<a href="#l-176">176</a>
<a href="#l-177">177</a>
<a href="#l-178">178</a>
<a href="#l-179">179</a>
<a href="#l-180">180</a>
<a href="#l-181">181</a>
<a href="#l-182">182</a>
<a href="#l-183">183</a>
<a href="#l-184">184</a>
<a href="#l-185">185</a>
<a href="#l-186">186</a>
<a href="#l-187">187</a>
<a href="#l-188">188</a>
<a href="#l-189">189</a>
<a href="#l-190">190</a>
<a href="#l-191">191</a>
<a href="#l-192">192</a>
<a href="#l-193">193</a>
<a href="#l-194">194</a>
<a href="#l-195">195</a>
<a href="#l-196">196</a>
<a href="#l-197">197</a>
<a href="#l-198">198</a>
<a href="#l-199">199</a>
<a href="#l-200">200</a>
<a href="#l-201">201</a>
<a href="#l-202">202</a>
<a href="#l-203">203</a>
<a href="#l-204">204</a>
<a href="#l-205">205</a>
<a href="#l-206">206</a>
<a href="#l-207">207</a>
<a href="#l-208">208</a>
<a href="#l-209">209</a>
<a href="#l-210">210</a>
<a href="#l-211">211</a>
<a href="#l-212">212</a>
<a href="#l-213">213</a>
<a href="#l-214">214</a>
<a href="#l-215">215</a>
<a href="#l-216">216</a>
<a href="#l-217">217</a>
<a href="#l-218">218</a>
<a href="#l-219">219</a>
<a href="#l-220">220</a>
<a href="#l-221">221</a>
<a href="#l-222">222</a>
<a href="#l-223">223</a>
<a href="#l-224">224</a>
<a href="#l-225">225</a>
<a href="#l-226">226</a>
<a href="#l-227">227</a>
<a href="#l-228">228</a>
<a href="#l-229">229</a>
<a href="#l-230">230</a>
<a href="#l-231">231</a>
<a href="#l-232">232</a>
<a href="#l-233">233</a>
<a href="#l-234">234</a>
<a href="#l-235">235</a>
<a href="#l-236">236</a>
<a href="#l-237">237</a>
<a href="#l-238">238</a>
<a href="#l-239">239</a>
<a href="#l-240">240</a>
<a href="#l-241">241</a>
<a href="#l-242">242</a>
<a href="#l-243">243</a>
<a href="#l-244">244</a>
<a href="#l-245">245</a>
<a href="#l-246">246</a>
<a href="#l-247">247</a>
<a href="#l-248">248</a>
<a href="#l-249">249</a>
<a href="#l-250">250</a>
<a href="#l-251">251</a>
<a href="#l-252">252</a>
<a href="#l-253">253</a>
<a href="#l-254">254</a>
<a href="#l-255">255</a>
<a href="#l-256">256</a>
<a href="#l-257">257</a>
<a href="#l-258">258</a>
<a href="#l-259">259</a>
<a href="#l-260">260</a>
<a href="#l-261">261</a>
<a href="#l-262">262</a>
<a href="#l-263">263</a>
<a href="#l-264">264</a>
<a href="#l-265">265</a>
<a href="#l-266">266</a>
<a href="#l-267">267</a>
<a href="#l-268">268</a>
<a href="#l-269">269</a>
<a href="#l-270">270</a>
<a href="#l-271">271</a>
<a href="#l-272">272</a>
<a href="#l-273">273</a>
<a href="#l-274">274</a>
<a href="#l-275">275</a>
<a href="#l-276">276</a>
<a href="#l-277">277</a>
<a href="#l-278">278</a>
<a href="#l-279">279</a>
<a href="#l-280">280</a>
<a href="#l-281">281</a>
<a href="#l-282">282</a>
<a href="#l-283">283</a>
<a href="#l-284">284</a>
<a href="#l-285">285</a>
<a href="#l-286">286</a>
<a href="#l-287">287</a>
<a href="#l-288">288</a>
<a href="#l-289">289</a>
<a href="#l-290">290</a>
<a href="#l-291">291</a>
<a href="#l-292">292</a>
<a href="#l-293">293</a>
<a href="#l-294">294</a>
<a href="#l-295">295</a>
<a href="#l-296">296</a>
<a href="#l-297">297</a>
<a href="#l-298">298</a>
<a href="#l-299">299</a>
<a href="#l-300">300</a>
<a href="#l-301">301</a>
<a href="#l-302">302</a>
<a href="#l-303">303</a>
<a href="#l-304">304</a>
<a href="#l-305">305</a>
<a href="#l-306">306</a>
<a href="#l-307">307</a>
<a href="#l-308">308</a>
<a href="#l-309">309</a>
<a href="#l-310">310</a>
<a href="#l-311">311</a>
<a href="#l-312">312</a>
<a href="#l-313">313</a>
<a href="#l-314">314</a>
<a href="#l-315">315</a>
<a href="#l-316">316</a>
<a href="#l-317">317</a>
<a href="#l-318">318</a>
<a href="#l-319">319</a>
<a href="#l-320">320</a>
<a href="#l-321">321</a>
<a href="#l-322">322</a>
<a href="#l-323">323</a>
<a href="#l-324">324</a>
<a href="#l-325">325</a>
<a href="#l-326">326</a>
<a href="#l-327">327</a>
<a href="#l-328">328</a>
<a href="#l-329">329</a>
<a href="#l-330">330</a>
<a href="#l-331">331</a>
<a href="#l-332">332</a>
<a href="#l-333">333</a>
<a href="#l-334">334</a>
<a href="#l-335">335</a>
<a href="#l-336">336</a>
<a href="#l-337">337</a>
<a href="#l-338">338</a>
<a href="#l-339">339</a>
<a href="#l-340">340</a>
<a href="#l-341">341</a>
<a href="#l-342">342</a>
<a href="#l-343">343</a>
<a href="#l-344">344</a>
<a href="#l-345">345</a>
<a href="#l-346">346</a>
<a href="#l-347">347</a>
<a href="#l-348">348</a>
<a href="#l-349">349</a>
<a href="#l-350">350</a>
<a href="#l-351">351</a>
<a href="#l-352">352</a>
<a href="#l-353">353</a>
<a href="#l-354">354</a>
<a href="#l-355">355</a>
<a href="#l-356">356</a>
<a href="#l-357">357</a>
<a href="#l-358">358</a>
<a href="#l-359">359</a>
<a href="#l-360">360</a>
<a href="#l-361">361</a>
<a href="#l-362">362</a>
<a href="#l-363">363</a>
<a href="#l-364">364</a>
<a href="#l-365">365</a>
<a href="#l-366">366</a>
<a href="#l-367">367</a>
<a href="#l-368">368</a>
<a href="#l-369">369</a>
<a href="#l-370">370</a>
<a href="#l-371">371</a>
<a href="#l-372">372</a>
<a href="#l-373">373</a>
<a href="#l-374">374</a>
<a href="#l-375">375</a>
<a href="#l-376">376</a>
<a href="#l-377">377</a>
<a href="#l-378">378</a>
<a href="#l-379">379</a>
<a href="#l-380">380</a>
<a href="#l-381">381</a>
<a href="#l-382">382</a>
<a href="#l-383">383</a>
<a href="#l-384">384</a>
<a href="#l-385">385</a>
<a href="#l-386">386</a>
<a href="#l-387">387</a>
<a href="#l-388">388</a>
<a href="#l-389">389</a>
<a href="#l-390">390</a>
<a href="#l-391">391</a>
<a href="#l-392">392</a>
<a href="#l-393">393</a>
<a href="#l-394">394</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright 2018 ETH Zurich and University of Bologna.</span>
<a name="l-2"></a><span class="c1">// Copyright and related rights are licensed under the Solderpad Hardware</span>
<a name="l-3"></a><span class="c1">// License, Version 0.51 (the &quot;License&quot;); you may not use this file except in</span>
<a name="l-4"></a><span class="c1">// compliance with the License.  You may obtain a copy of the License at</span>
<a name="l-5"></a><span class="c1">// http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law</span>
<a name="l-6"></a><span class="c1">// or agreed to in writing, software, hardware and materials distributed under</span>
<a name="l-7"></a><span class="c1">// this License is distributed on an &quot;AS IS&quot; BASIS, WITHOUT WARRANTIES OR</span>
<a name="l-8"></a><span class="c1">// CONDITIONS OF ANY KIND, either express or implied. See the License for the</span>
<a name="l-9"></a><span class="c1">// specific language governing permissions and limitations under the License.</span>
<a name="l-10"></a><span class="c1">//</span>
<a name="l-11"></a><span class="c1">// Author: Florian Zaruba    &lt;zarubaf@iis.ee.ethz.ch&gt;, ETH Zurich</span>
<a name="l-12"></a><span class="c1">//         Michael Schaffner &lt;schaffner@iis.ee.ethz.ch&gt;, ETH Zurich</span>
<a name="l-13"></a><span class="c1">// Date: 15.08.2018</span>
<a name="l-14"></a><span class="c1">// Description: Load Unit, takes care of all load requests</span>
<a name="l-15"></a>
<a name="l-16"></a><span class="k">module</span> <span class="n">load_unit</span> <span class="k">import</span> <span class="n">ariane_pkg</span><span class="o">::*</span><span class="p">;</span> <span class="p">#(</span>
<a name="l-17"></a>    <span class="k">parameter</span> <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">ariane_cfg_t</span> <span class="n">ArianeCfg</span> <span class="o">=</span> <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">ArianeDefaultConfig</span>
<a name="l-18"></a><span class="p">)</span> <span class="p">(</span>
<a name="l-19"></a>    <span class="k">input</span>  <span class="kt">logic</span>                     <span class="n">clk_i</span><span class="p">,</span>    <span class="c1">// Clock</span>
<a name="l-20"></a>    <span class="k">input</span>  <span class="kt">logic</span>                     <span class="n">rst_ni</span><span class="p">,</span>   <span class="c1">// Asynchronous reset active low</span>
<a name="l-21"></a>    <span class="k">input</span>  <span class="kt">logic</span>                     <span class="n">flush_i</span><span class="p">,</span>
<a name="l-22"></a>    <span class="c1">// load unit input port</span>
<a name="l-23"></a>    <span class="k">input</span>  <span class="kt">logic</span>                     <span class="n">valid_i</span><span class="p">,</span>
<a name="l-24"></a>    <span class="k">input</span>  <span class="n">lsu_ctrl_t</span>                <span class="n">lsu_ctrl_i</span><span class="p">,</span>
<a name="l-25"></a>    <span class="k">output</span> <span class="kt">logic</span>                     <span class="n">pop_ld_o</span><span class="p">,</span>
<a name="l-26"></a>    <span class="c1">// load unit output port</span>
<a name="l-27"></a>    <span class="k">output</span> <span class="kt">logic</span>                     <span class="n">valid_o</span><span class="p">,</span>
<a name="l-28"></a>    <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">TRANS_ID_BITS</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">trans_id_o</span><span class="p">,</span>
<a name="l-29"></a>    <span class="k">output</span> <span class="n">riscv</span><span class="o">::</span><span class="n">xlen_t</span>             <span class="n">result_o</span><span class="p">,</span>
<a name="l-30"></a>    <span class="k">output</span> <span class="n">exception_t</span>               <span class="n">ex_o</span><span class="p">,</span>
<a name="l-31"></a>    <span class="c1">// MMU -&gt; Address Translation</span>
<a name="l-32"></a>    <span class="k">output</span> <span class="kt">logic</span>                     <span class="n">translation_req_o</span><span class="p">,</span>   <span class="c1">// request address translation</span>
<a name="l-33"></a>    <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>   <span class="n">vaddr_o</span><span class="p">,</span>             <span class="c1">// virtual address out</span>
<a name="l-34"></a>    <span class="k">input</span>  <span class="kt">logic</span> <span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">PLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>   <span class="n">paddr_i</span><span class="p">,</span>             <span class="c1">// physical address in</span>
<a name="l-35"></a>    <span class="k">input</span>  <span class="n">exception_t</span>               <span class="n">ex_i</span><span class="p">,</span>                <span class="c1">// exception which may has happened earlier. for example: mis-aligned exception</span>
<a name="l-36"></a>    <span class="k">input</span>  <span class="kt">logic</span>                     <span class="n">dtlb_hit_i</span><span class="p">,</span>          <span class="c1">// hit on the dtlb, send in the same cycle as the request</span>
<a name="l-37"></a>    <span class="k">input</span>  <span class="kt">logic</span> <span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">PPNW</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>   <span class="n">dtlb_ppn_i</span><span class="p">,</span>          <span class="c1">// ppn on the dtlb, send in the same cycle as the request</span>
<a name="l-38"></a>    <span class="c1">// address checker</span>
<a name="l-39"></a>    <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>              <span class="n">page_offset_o</span><span class="p">,</span>
<a name="l-40"></a>    <span class="k">input</span>  <span class="kt">logic</span>                     <span class="n">page_offset_matches_i</span><span class="p">,</span>
<a name="l-41"></a>    <span class="k">input</span>  <span class="kt">logic</span>                     <span class="n">store_buffer_empty_i</span><span class="p">,</span> <span class="c1">// the entire store-buffer is empty</span>
<a name="l-42"></a>    <span class="k">input</span>  <span class="kt">logic</span> <span class="p">[</span><span class="n">TRANS_ID_BITS</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">commit_tran_id_i</span><span class="p">,</span>
<a name="l-43"></a>    <span class="c1">// D$ interface</span>
<a name="l-44"></a>    <span class="k">input</span> <span class="n">dcache_req_o_t</span>             <span class="n">req_port_i</span><span class="p">,</span>
<a name="l-45"></a>    <span class="k">output</span> <span class="n">dcache_req_i_t</span>            <span class="n">req_port_o</span><span class="p">,</span>
<a name="l-46"></a>    <span class="k">input</span>  <span class="kt">logic</span>                     <span class="n">dcache_wbuffer_not_ni_i</span>
<a name="l-47"></a><span class="p">);</span>
<a name="l-48"></a>    <span class="k">enum</span> <span class="kt">logic</span> <span class="p">[</span><span class="mi">3</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="p">{</span> <span class="n">IDLE</span><span class="p">,</span> <span class="n">WAIT_GNT</span><span class="p">,</span> <span class="n">SEND_TAG</span><span class="p">,</span> <span class="n">WAIT_PAGE_OFFSET</span><span class="p">,</span>
<a name="l-49"></a>                       <span class="n">ABORT_TRANSACTION</span><span class="p">,</span> <span class="n">ABORT_TRANSACTION_NI</span><span class="p">,</span> <span class="n">WAIT_TRANSLATION</span><span class="p">,</span> <span class="n">WAIT_FLUSH</span><span class="p">,</span>
<a name="l-50"></a>                       <span class="n">WAIT_WB_EMPTY</span>
<a name="l-51"></a>                     <span class="p">}</span> <span class="n">state_d</span><span class="p">,</span> <span class="n">state_q</span><span class="p">;</span>
<a name="l-52"></a>    <span class="c1">// in order to decouple the response interface from the request interface we need a</span>
<a name="l-53"></a>    <span class="c1">// a queue which can hold all outstanding memory requests</span>
<a name="l-54"></a>    <span class="k">struct</span> <span class="k">packed</span> <span class="p">{</span>
<a name="l-55"></a>        <span class="kt">logic</span> <span class="p">[</span><span class="n">TRANS_ID_BITS</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">trans_id</span><span class="p">;</span>
<a name="l-56"></a>        <span class="kt">logic</span> <span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>               <span class="n">address_offset</span><span class="p">;</span>
<a name="l-57"></a>        <span class="n">fu_op</span>                     <span class="n">operator</span><span class="p">;</span>
<a name="l-58"></a>    <span class="p">}</span> <span class="n">load_data_d</span><span class="p">,</span> <span class="n">load_data_q</span><span class="p">,</span> <span class="n">in_data</span><span class="p">;</span>
<a name="l-59"></a>
<a name="l-60"></a>    <span class="c1">// page offset is defined as the lower 12 bits, feed through for address checker</span>
<a name="l-61"></a>    <span class="k">assign</span> <span class="n">page_offset_o</span> <span class="o">=</span> <span class="n">lsu_ctrl_i</span><span class="p">.</span><span class="n">vaddr</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-62"></a>    <span class="c1">// feed-through the virtual address for VA translation</span>
<a name="l-63"></a>    <span class="k">assign</span> <span class="n">vaddr_o</span> <span class="o">=</span> <span class="n">lsu_ctrl_i</span><span class="p">.</span><span class="n">vaddr</span><span class="p">;</span>
<a name="l-64"></a>    <span class="c1">// this is a read-only interface so set the write enable to 0</span>
<a name="l-65"></a>    <span class="k">assign</span> <span class="n">req_port_o</span><span class="p">.</span><span class="n">data_we</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-66"></a>    <span class="k">assign</span> <span class="n">req_port_o</span><span class="p">.</span><span class="n">data_wdata</span> <span class="o">=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-67"></a>    <span class="c1">// compose the queue data, control is handled in the FSM</span>
<a name="l-68"></a>    <span class="k">assign</span> <span class="n">in_data</span> <span class="o">=</span> <span class="p">{</span><span class="n">lsu_ctrl_i</span><span class="p">.</span><span class="n">trans_id</span><span class="p">,</span> <span class="n">lsu_ctrl_i</span><span class="p">.</span><span class="n">vaddr</span><span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">],</span> <span class="n">lsu_ctrl_i</span><span class="p">.</span><span class="n">operator</span><span class="p">};</span>
<a name="l-69"></a>    <span class="c1">// output address</span>
<a name="l-70"></a>    <span class="c1">// we can now output the lower 12 bit as the index to the cache</span>
<a name="l-71"></a>    <span class="k">assign</span> <span class="n">req_port_o</span><span class="p">.</span><span class="n">address_index</span> <span class="o">=</span> <span class="n">lsu_ctrl_i</span><span class="p">.</span><span class="n">vaddr</span><span class="p">[</span><span class="n">ariane_pkg</span><span class="o">::</span><span class="n">DCACHE_INDEX_WIDTH</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-72"></a>    <span class="c1">// translation from last cycle, again: control is handled in the FSM</span>
<a name="l-73"></a>    <span class="k">assign</span> <span class="n">req_port_o</span><span class="p">.</span><span class="n">address_tag</span>   <span class="o">=</span> <span class="n">paddr_i</span><span class="p">[</span><span class="n">ariane_pkg</span><span class="o">::</span><span class="n">DCACHE_TAG_WIDTH</span>     <span class="o">+</span>
<a name="l-74"></a>                                              <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">DCACHE_INDEX_WIDTH</span><span class="o">-</span><span class="mi">1</span> <span class="o">:</span>
<a name="l-75"></a>                                              <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">DCACHE_INDEX_WIDTH</span><span class="p">];</span>
<a name="l-76"></a>    <span class="c1">// directly output an exception</span>
<a name="l-77"></a>    <span class="k">assign</span> <span class="n">ex_o</span> <span class="o">=</span> <span class="n">ex_i</span><span class="p">;</span>
<a name="l-78"></a>
<a name="l-79"></a>    <span class="c1">// Check that NI operations follow the necessary conditions</span>
<a name="l-80"></a>    <span class="kt">logic</span> <span class="n">paddr_ni</span><span class="p">;</span>
<a name="l-81"></a>    <span class="kt">logic</span> <span class="n">not_commit_time</span><span class="p">;</span>
<a name="l-82"></a>    <span class="kt">logic</span> <span class="n">inflight_stores</span><span class="p">;</span>
<a name="l-83"></a>    <span class="kt">logic</span> <span class="n">stall_ni</span><span class="p">;</span>
<a name="l-84"></a>    <span class="k">assign</span> <span class="n">paddr_ni</span> <span class="o">=</span> <span class="n">is_inside_nonidempotent_regions</span><span class="p">(</span><span class="n">ArianeCfg</span><span class="p">,</span> <span class="p">{</span><span class="n">dtlb_ppn_i</span><span class="p">,</span><span class="mi">12&#39;d0</span><span class="p">});</span>
<a name="l-85"></a>    <span class="k">assign</span> <span class="n">not_commit_time</span> <span class="o">=</span> <span class="n">commit_tran_id_i</span> <span class="o">!=</span> <span class="n">lsu_ctrl_i</span><span class="p">.</span><span class="n">trans_id</span><span class="p">;</span>
<a name="l-86"></a>    <span class="k">assign</span> <span class="n">inflight_stores</span> <span class="o">=</span> <span class="p">(</span><span class="o">!</span><span class="n">dcache_wbuffer_not_ni_i</span> <span class="o">||</span> <span class="o">!</span><span class="n">store_buffer_empty_i</span><span class="p">);</span>
<a name="l-87"></a>    <span class="k">assign</span> <span class="n">stall_ni</span> <span class="o">=</span> <span class="p">(</span><span class="n">inflight_stores</span> <span class="o">||</span> <span class="n">not_commit_time</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">paddr_ni</span><span class="p">;</span>
<a name="l-88"></a>
<a name="l-89"></a>    <span class="c1">// ---------------</span>
<a name="l-90"></a>    <span class="c1">// Load Control</span>
<a name="l-91"></a>    <span class="c1">// ---------------</span>
<a name="l-92"></a>    <span class="k">always_comb</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">load_control</span>
<a name="l-93"></a>        <span class="c1">// default assignments</span>
<a name="l-94"></a>        <span class="n">state_d</span>              <span class="o">=</span> <span class="n">state_q</span><span class="p">;</span>
<a name="l-95"></a>        <span class="n">load_data_d</span>          <span class="o">=</span> <span class="n">load_data_q</span><span class="p">;</span>
<a name="l-96"></a>        <span class="n">translation_req_o</span>    <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-97"></a>        <span class="n">req_port_o</span><span class="p">.</span><span class="n">data_req</span>  <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-98"></a>        <span class="c1">// tag control</span>
<a name="l-99"></a>        <span class="n">req_port_o</span><span class="p">.</span><span class="n">kill_req</span>  <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-100"></a>        <span class="n">req_port_o</span><span class="p">.</span><span class="n">tag_valid</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-101"></a>        <span class="n">req_port_o</span><span class="p">.</span><span class="n">data_be</span>   <span class="o">=</span> <span class="n">lsu_ctrl_i</span><span class="p">.</span><span class="n">be</span><span class="p">;</span>
<a name="l-102"></a>        <span class="n">req_port_o</span><span class="p">.</span><span class="n">data_size</span> <span class="o">=</span> <span class="n">extract_transfer_size</span><span class="p">(</span><span class="n">lsu_ctrl_i</span><span class="p">.</span><span class="n">operator</span><span class="p">);</span>
<a name="l-103"></a>        <span class="n">pop_ld_o</span>             <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-104"></a>
<a name="l-105"></a>        <span class="k">case</span> <span class="p">(</span><span class="n">state_q</span><span class="p">)</span>
<a name="l-106"></a>            <span class="nl">IDLE:</span> <span class="k">begin</span>
<a name="l-107"></a>                <span class="c1">// we&#39;ve got a new load request</span>
<a name="l-108"></a>                <span class="k">if</span> <span class="p">(</span><span class="n">valid_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-109"></a>                    <span class="c1">// start the translation process even though we do not know if the addresses match</span>
<a name="l-110"></a>                    <span class="c1">// this should ease timing</span>
<a name="l-111"></a>                    <span class="n">translation_req_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-112"></a>                    <span class="c1">// check if the page offset matches with a store, if it does then stall and wait</span>
<a name="l-113"></a>                    <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">page_offset_matches_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-114"></a>                        <span class="c1">// make a load request to memory</span>
<a name="l-115"></a>                        <span class="n">req_port_o</span><span class="p">.</span><span class="n">data_req</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-116"></a>                        <span class="c1">// we got no data grant so wait for the grant before sending the tag</span>
<a name="l-117"></a>                        <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">req_port_i</span><span class="p">.</span><span class="n">data_gnt</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-118"></a>                            <span class="n">state_d</span> <span class="o">=</span> <span class="n">WAIT_GNT</span><span class="p">;</span>
<a name="l-119"></a>                        <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-120"></a>                            <span class="k">if</span> <span class="p">(</span><span class="n">dtlb_hit_i</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">stall_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-121"></a>                                <span class="c1">// we got a grant and a hit on the DTLB so we can send the tag in the next cycle</span>
<a name="l-122"></a>                                <span class="n">state_d</span> <span class="o">=</span> <span class="n">SEND_TAG</span><span class="p">;</span>
<a name="l-123"></a>                                <span class="n">pop_ld_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-124"></a>                            <span class="c1">// translation valid but this is to NC and the WB is not yet empty.</span>
<a name="l-125"></a>                            <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dtlb_hit_i</span> <span class="o">&amp;&amp;</span> <span class="n">stall_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-126"></a>                                <span class="n">state_d</span> <span class="o">=</span> <span class="n">ABORT_TRANSACTION_NI</span><span class="p">;</span>
<a name="l-127"></a>                            <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span> <span class="c1">// TLB miss</span>
<a name="l-128"></a>                                <span class="n">state_d</span> <span class="o">=</span> <span class="n">ABORT_TRANSACTION</span><span class="p">;</span>
<a name="l-129"></a>                            <span class="k">end</span>
<a name="l-130"></a>                        <span class="k">end</span>
<a name="l-131"></a>                    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-132"></a>                        <span class="c1">// wait for the store buffer to train and the page offset to not match anymore</span>
<a name="l-133"></a>                        <span class="n">state_d</span> <span class="o">=</span> <span class="n">WAIT_PAGE_OFFSET</span><span class="p">;</span>
<a name="l-134"></a>                    <span class="k">end</span>
<a name="l-135"></a>                <span class="k">end</span>
<a name="l-136"></a>            <span class="k">end</span>
<a name="l-137"></a>
<a name="l-138"></a>            <span class="c1">// wait here for the page offset to not match anymore</span>
<a name="l-139"></a>            <span class="nl">WAIT_PAGE_OFFSET:</span> <span class="k">begin</span>
<a name="l-140"></a>                <span class="c1">// we make a new request as soon as the page offset does not match anymore</span>
<a name="l-141"></a>                <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">page_offset_matches_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-142"></a>                    <span class="n">state_d</span> <span class="o">=</span> <span class="n">WAIT_GNT</span><span class="p">;</span>
<a name="l-143"></a>                <span class="k">end</span>
<a name="l-144"></a>            <span class="k">end</span>
<a name="l-145"></a>
<a name="l-146"></a>            <span class="c1">// abort the previous request - free the D$ arbiter</span>
<a name="l-147"></a>            <span class="c1">// we are here because of a TLB miss, we need to abort the current request and give way for the</span>
<a name="l-148"></a>            <span class="c1">// PTW walker to satisfy the TLB miss</span>
<a name="l-149"></a>            <span class="n">ABORT_TRANSACTION</span><span class="p">,</span> <span class="nl">ABORT_TRANSACTION_NI:</span> <span class="k">begin</span>
<a name="l-150"></a>                <span class="n">req_port_o</span><span class="p">.</span><span class="n">kill_req</span>  <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-151"></a>                <span class="n">req_port_o</span><span class="p">.</span><span class="n">tag_valid</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-152"></a>                <span class="c1">// either re-do the request or wait until the WB is empty (depending on where we came from).</span>
<a name="l-153"></a>                <span class="n">state_d</span> <span class="o">=</span> <span class="p">(</span><span class="n">state_q</span> <span class="o">==</span> <span class="n">ABORT_TRANSACTION_NI</span><span class="p">)</span> <span class="o">?</span> <span class="n">WAIT_WB_EMPTY</span> <span class="o">:</span>  <span class="n">WAIT_TRANSLATION</span><span class="p">;</span>
<a name="l-154"></a>            <span class="k">end</span>
<a name="l-155"></a>
<a name="l-156"></a>            <span class="c1">// Wait until the write-back buffer is empty in the data cache.</span>
<a name="l-157"></a>            <span class="nl">WAIT_WB_EMPTY:</span> <span class="k">begin</span>
<a name="l-158"></a>                <span class="c1">// the write buffer is empty, so lets go and re-do the translation.</span>
<a name="l-159"></a>                <span class="k">if</span> <span class="p">(</span><span class="n">dcache_wbuffer_not_ni_i</span><span class="p">)</span> <span class="n">state_d</span> <span class="o">=</span> <span class="n">WAIT_TRANSLATION</span><span class="p">;</span>
<a name="l-160"></a>            <span class="k">end</span>
<a name="l-161"></a>
<a name="l-162"></a>            <span class="nl">WAIT_TRANSLATION:</span> <span class="k">begin</span>
<a name="l-163"></a>                <span class="n">translation_req_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-164"></a>                <span class="c1">// we&#39;ve got a hit and we can continue with the request process</span>
<a name="l-165"></a>                <span class="k">if</span> <span class="p">(</span><span class="n">dtlb_hit_i</span><span class="p">)</span>
<a name="l-166"></a>                    <span class="n">state_d</span> <span class="o">=</span> <span class="n">WAIT_GNT</span><span class="p">;</span>
<a name="l-167"></a>            <span class="k">end</span>
<a name="l-168"></a>
<a name="l-169"></a>            <span class="nl">WAIT_GNT:</span> <span class="k">begin</span>
<a name="l-170"></a>                <span class="c1">// keep the translation request up</span>
<a name="l-171"></a>                <span class="n">translation_req_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-172"></a>                <span class="c1">// keep the request up</span>
<a name="l-173"></a>                <span class="n">req_port_o</span><span class="p">.</span><span class="n">data_req</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-174"></a>                <span class="c1">// we finally got a data grant</span>
<a name="l-175"></a>                <span class="k">if</span> <span class="p">(</span><span class="n">req_port_i</span><span class="p">.</span><span class="n">data_gnt</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-176"></a>                    <span class="c1">// so we send the tag in the next cycle</span>
<a name="l-177"></a>                    <span class="k">if</span> <span class="p">(</span><span class="n">dtlb_hit_i</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">stall_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-178"></a>                        <span class="n">state_d</span> <span class="o">=</span> <span class="n">SEND_TAG</span><span class="p">;</span>
<a name="l-179"></a>                        <span class="n">pop_ld_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-180"></a>                    <span class="c1">// translation valid but this is to NC and the WB is not yet empty.</span>
<a name="l-181"></a>                    <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dtlb_hit_i</span> <span class="o">&amp;&amp;</span> <span class="n">stall_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-182"></a>                        <span class="n">state_d</span> <span class="o">=</span> <span class="n">ABORT_TRANSACTION_NI</span><span class="p">;</span>
<a name="l-183"></a>                    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-184"></a>                    <span class="c1">// should we not have hit on the TLB abort this transaction an retry later</span>
<a name="l-185"></a>                        <span class="n">state_d</span> <span class="o">=</span> <span class="n">ABORT_TRANSACTION</span><span class="p">;</span>
<a name="l-186"></a>                    <span class="k">end</span>
<a name="l-187"></a>                <span class="k">end</span>
<a name="l-188"></a>                <span class="c1">// otherwise we keep waiting on our grant</span>
<a name="l-189"></a>            <span class="k">end</span>
<a name="l-190"></a>            <span class="c1">// we know for sure that the tag we want to send is valid</span>
<a name="l-191"></a>            <span class="nl">SEND_TAG:</span> <span class="k">begin</span>
<a name="l-192"></a>                <span class="n">req_port_o</span><span class="p">.</span><span class="n">tag_valid</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-193"></a>                <span class="n">state_d</span> <span class="o">=</span> <span class="n">IDLE</span><span class="p">;</span>
<a name="l-194"></a>                <span class="c1">// we can make a new request here if we got one</span>
<a name="l-195"></a>                <span class="k">if</span> <span class="p">(</span><span class="n">valid_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-196"></a>                    <span class="c1">// start the translation process even though we do not know if the addresses match</span>
<a name="l-197"></a>                    <span class="c1">// this should ease timing</span>
<a name="l-198"></a>                    <span class="n">translation_req_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-199"></a>                    <span class="c1">// check if the page offset matches with a store, if it does stall and wait</span>
<a name="l-200"></a>                    <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">page_offset_matches_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-201"></a>                        <span class="c1">// make a load request to memory</span>
<a name="l-202"></a>                        <span class="n">req_port_o</span><span class="p">.</span><span class="n">data_req</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-203"></a>                        <span class="c1">// we got no data grant so wait for the grant before sending the tag</span>
<a name="l-204"></a>                        <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">req_port_i</span><span class="p">.</span><span class="n">data_gnt</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-205"></a>                            <span class="n">state_d</span> <span class="o">=</span> <span class="n">WAIT_GNT</span><span class="p">;</span>
<a name="l-206"></a>                        <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-207"></a>                            <span class="c1">// we got a grant so we can send the tag in the next cycle</span>
<a name="l-208"></a>                            <span class="k">if</span> <span class="p">(</span><span class="n">dtlb_hit_i</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">stall_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-209"></a>                                <span class="c1">// we got a grant and a hit on the DTLB so we can send the tag in the next cycle</span>
<a name="l-210"></a>                                <span class="n">state_d</span> <span class="o">=</span> <span class="n">SEND_TAG</span><span class="p">;</span>
<a name="l-211"></a>                                <span class="n">pop_ld_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-212"></a>                            <span class="c1">// translation valid but this is to NC and the WB is not yet empty.</span>
<a name="l-213"></a>                            <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">dtlb_hit_i</span> <span class="o">&amp;&amp;</span> <span class="n">stall_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-214"></a>                                <span class="n">state_d</span> <span class="o">=</span> <span class="n">ABORT_TRANSACTION_NI</span><span class="p">;</span>
<a name="l-215"></a>                            <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-216"></a>                                <span class="n">state_d</span> <span class="o">=</span> <span class="n">ABORT_TRANSACTION</span><span class="p">;</span><span class="c1">// we missed on the TLB -&gt; wait for the translation</span>
<a name="l-217"></a>                            <span class="k">end</span>
<a name="l-218"></a>                        <span class="k">end</span>
<a name="l-219"></a>                    <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-220"></a>                        <span class="c1">// wait for the store buffer to train and the page offset to not match anymore</span>
<a name="l-221"></a>                        <span class="n">state_d</span> <span class="o">=</span> <span class="n">WAIT_PAGE_OFFSET</span><span class="p">;</span>
<a name="l-222"></a>                    <span class="k">end</span>
<a name="l-223"></a>                <span class="k">end</span>
<a name="l-224"></a>                <span class="c1">// ----------</span>
<a name="l-225"></a>                <span class="c1">// Exception</span>
<a name="l-226"></a>                <span class="c1">// ----------</span>
<a name="l-227"></a>                <span class="c1">// if we got an exception we need to kill the request immediately</span>
<a name="l-228"></a>                <span class="k">if</span> <span class="p">(</span><span class="n">ex_i</span><span class="p">.</span><span class="n">valid</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-229"></a>                    <span class="n">req_port_o</span><span class="p">.</span><span class="n">kill_req</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-230"></a>                <span class="k">end</span>
<a name="l-231"></a>            <span class="k">end</span>
<a name="l-232"></a>
<a name="l-233"></a>            <span class="nl">WAIT_FLUSH:</span> <span class="k">begin</span>
<a name="l-234"></a>                <span class="c1">// the D$ arbiter will take care of presenting this to the memory only in case we</span>
<a name="l-235"></a>                <span class="c1">// have an outstanding request</span>
<a name="l-236"></a>                <span class="n">req_port_o</span><span class="p">.</span><span class="n">kill_req</span>  <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-237"></a>                <span class="n">req_port_o</span><span class="p">.</span><span class="n">tag_valid</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-238"></a>                <span class="c1">// we&#39;ve killed the current request so we can go back to idle</span>
<a name="l-239"></a>                <span class="n">state_d</span> <span class="o">=</span> <span class="n">IDLE</span><span class="p">;</span>
<a name="l-240"></a>            <span class="k">end</span>
<a name="l-241"></a>        <span class="k">endcase</span>
<a name="l-242"></a>
<a name="l-243"></a>        <span class="c1">// we got an exception</span>
<a name="l-244"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">ex_i</span><span class="p">.</span><span class="n">valid</span> <span class="o">&amp;&amp;</span> <span class="n">valid_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-245"></a>            <span class="c1">// the next state will be the idle state</span>
<a name="l-246"></a>            <span class="n">state_d</span> <span class="o">=</span> <span class="n">IDLE</span><span class="p">;</span>
<a name="l-247"></a>            <span class="c1">// pop load - but only if we are not getting an rvalid in here - otherwise we will over-write an incoming transaction</span>
<a name="l-248"></a>            <span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">req_port_i</span><span class="p">.</span><span class="n">data_rvalid</span><span class="p">)</span>
<a name="l-249"></a>                <span class="n">pop_ld_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-250"></a>        <span class="k">end</span>
<a name="l-251"></a>
<a name="l-252"></a>        <span class="c1">// save the load data for later usage -&gt; we should not clutter the load_data register</span>
<a name="l-253"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">pop_ld_o</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">ex_i</span><span class="p">.</span><span class="n">valid</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-254"></a>            <span class="n">load_data_d</span> <span class="o">=</span> <span class="n">in_data</span><span class="p">;</span>
<a name="l-255"></a>        <span class="k">end</span>
<a name="l-256"></a>
<a name="l-257"></a>        <span class="c1">// if we just flushed and the queue is not empty or we are getting an rvalid this cycle wait in a extra stage</span>
<a name="l-258"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">flush_i</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-259"></a>            <span class="n">state_d</span> <span class="o">=</span> <span class="n">WAIT_FLUSH</span><span class="p">;</span>
<a name="l-260"></a>        <span class="k">end</span>
<a name="l-261"></a>    <span class="k">end</span>
<a name="l-262"></a>
<a name="l-263"></a>    <span class="c1">// ---------------</span>
<a name="l-264"></a>    <span class="c1">// Retire Load</span>
<a name="l-265"></a>    <span class="c1">// ---------------</span>
<a name="l-266"></a>    <span class="c1">// decoupled rvalid process</span>
<a name="l-267"></a>    <span class="k">always_comb</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">rvalid_output</span>
<a name="l-268"></a>        <span class="n">valid_o</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-269"></a>        <span class="c1">// output the queue data directly, the valid signal is set corresponding to the process above</span>
<a name="l-270"></a>        <span class="n">trans_id_o</span> <span class="o">=</span> <span class="n">load_data_q</span><span class="p">.</span><span class="n">trans_id</span><span class="p">;</span>
<a name="l-271"></a>        <span class="c1">// we got an rvalid and are currently not flushing and not aborting the request</span>
<a name="l-272"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">req_port_i</span><span class="p">.</span><span class="n">data_rvalid</span> <span class="o">&amp;&amp;</span> <span class="n">state_q</span> <span class="o">!=</span> <span class="n">WAIT_FLUSH</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-273"></a>            <span class="c1">// we killed the request</span>
<a name="l-274"></a>            <span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">req_port_o</span><span class="p">.</span><span class="n">kill_req</span><span class="p">)</span>
<a name="l-275"></a>                <span class="n">valid_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-276"></a>            <span class="c1">// the output is also valid if we got an exception</span>
<a name="l-277"></a>            <span class="k">if</span> <span class="p">(</span><span class="n">ex_i</span><span class="p">.</span><span class="n">valid</span><span class="p">)</span>
<a name="l-278"></a>                <span class="n">valid_o</span> <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-279"></a>        <span class="k">end</span>
<a name="l-280"></a>        <span class="c1">// an exception occurred during translation (we need to check for the valid flag because we could also get an</span>
<a name="l-281"></a>        <span class="c1">// exception from the store unit)</span>
<a name="l-282"></a>        <span class="c1">// exceptions can retire out-of-order -&gt; but we need to give priority to non-excepting load and stores</span>
<a name="l-283"></a>        <span class="c1">// so we simply check if we got an rvalid if so we prioritize it by not retiring the exception - we simply go for another</span>
<a name="l-284"></a>        <span class="c1">// round in the load FSM</span>
<a name="l-285"></a>        <span class="k">if</span> <span class="p">(</span><span class="n">valid_i</span> <span class="o">&amp;&amp;</span> <span class="n">ex_i</span><span class="p">.</span><span class="n">valid</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">req_port_i</span><span class="p">.</span><span class="n">data_rvalid</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-286"></a>            <span class="n">valid_o</span>    <span class="o">=</span> <span class="mb">1&#39;b1</span><span class="p">;</span>
<a name="l-287"></a>            <span class="n">trans_id_o</span> <span class="o">=</span> <span class="n">lsu_ctrl_i</span><span class="p">.</span><span class="n">trans_id</span><span class="p">;</span>
<a name="l-288"></a>        <span class="c1">// if we are waiting for the translation to finish do not give a valid signal yet</span>
<a name="l-289"></a>        <span class="k">end</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">state_q</span> <span class="o">==</span> <span class="n">WAIT_TRANSLATION</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-290"></a>            <span class="n">valid_o</span> <span class="o">=</span> <span class="mb">1&#39;b0</span><span class="p">;</span>
<a name="l-291"></a>        <span class="k">end</span>
<a name="l-292"></a>    <span class="k">end</span>
<a name="l-293"></a>
<a name="l-294"></a>
<a name="l-295"></a>    <span class="c1">// latch physical address for the tag cycle (one cycle after applying the index)</span>
<a name="l-296"></a>    <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-297"></a>        <span class="k">if</span> <span class="p">(</span><span class="o">~</span><span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-298"></a>            <span class="n">state_q</span>     <span class="o">&lt;=</span> <span class="n">IDLE</span><span class="p">;</span>
<a name="l-299"></a>            <span class="n">load_data_q</span> <span class="o">&lt;=</span> <span class="m">&#39;0</span><span class="p">;</span>
<a name="l-300"></a>        <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-301"></a>            <span class="n">state_q</span>     <span class="o">&lt;=</span> <span class="n">state_d</span><span class="p">;</span>
<a name="l-302"></a>            <span class="n">load_data_q</span> <span class="o">&lt;=</span> <span class="n">load_data_d</span><span class="p">;</span>
<a name="l-303"></a>        <span class="k">end</span>
<a name="l-304"></a>    <span class="k">end</span>
<a name="l-305"></a>
<a name="l-306"></a>    <span class="c1">// ---------------</span>
<a name="l-307"></a>    <span class="c1">// Sign Extend</span>
<a name="l-308"></a>    <span class="c1">// ---------------</span>
<a name="l-309"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">63</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">shifted_data</span><span class="p">;</span>
<a name="l-310"></a>
<a name="l-311"></a>    <span class="c1">// realign as needed</span>
<a name="l-312"></a>    <span class="k">assign</span> <span class="n">shifted_data</span>   <span class="o">=</span> <span class="n">req_port_i</span><span class="p">.</span><span class="n">data_rdata</span> <span class="o">&gt;&gt;</span> <span class="p">{</span><span class="n">load_data_q</span><span class="p">.</span><span class="n">address_offset</span><span class="p">,</span> <span class="mb">3&#39;b000</span><span class="p">};</span>
<a name="l-313"></a>
<a name="l-314"></a><span class="cm">/*  // result mux (leaner code, but more logic stages.</span>
<a name="l-315"></a><span class="cm">    // can be used instead of the code below (in between //result mux fast) if timing is not so critical)</span>
<a name="l-316"></a><span class="cm">    always_comb begin</span>
<a name="l-317"></a><span class="cm">        unique case (load_data_q.operator)</span>
<a name="l-318"></a><span class="cm">            LWU:        result_o = shifted_data[31:0];</span>
<a name="l-319"></a><span class="cm">            LHU:        result_o = shifted_data[15:0];</span>
<a name="l-320"></a><span class="cm">            LBU:        result_o = shifted_data[7:0];</span>
<a name="l-321"></a><span class="cm">            LW:         result_o = 64&#39;(signed&#39;(shifted_data[31:0]));</span>
<a name="l-322"></a><span class="cm">            LH:         result_o = 64&#39;(signed&#39;(shifted_data[15:0]));</span>
<a name="l-323"></a><span class="cm">            LB:         result_o = 64&#39;(signed&#39;(shifted_data[ 7:0]));</span>
<a name="l-324"></a><span class="cm">            default:    result_o = shifted_data;</span>
<a name="l-325"></a><span class="cm">        endcase</span>
<a name="l-326"></a><span class="cm">    end  */</span>
<a name="l-327"></a>
<a name="l-328"></a>    <span class="c1">// result mux fast</span>
<a name="l-329"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">sign_bits</span><span class="p">;</span>
<a name="l-330"></a>    <span class="kt">logic</span> <span class="p">[</span><span class="mi">2</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span>  <span class="n">idx_d</span><span class="p">,</span> <span class="n">idx_q</span><span class="p">;</span>
<a name="l-331"></a>    <span class="kt">logic</span>        <span class="n">sign_bit</span><span class="p">,</span> <span class="n">signed_d</span><span class="p">,</span> <span class="n">signed_q</span><span class="p">,</span> <span class="n">fp_sign_d</span><span class="p">,</span> <span class="n">fp_sign_q</span><span class="p">;</span>
<a name="l-332"></a>
<a name="l-333"></a>
<a name="l-334"></a>    <span class="c1">// prepare these signals for faster selection in the next cycle</span>
<a name="l-335"></a>    <span class="k">assign</span> <span class="n">signed_d</span>  <span class="o">=</span> <span class="n">load_data_d</span><span class="p">.</span><span class="n">operator</span>  <span class="ow">inside</span> <span class="p">{</span><span class="n">ariane_pkg</span><span class="o">::</span><span class="n">LW</span><span class="p">,</span>  <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">LH</span><span class="p">,</span>  <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">LB</span><span class="p">};</span>
<a name="l-336"></a>    <span class="k">assign</span> <span class="n">fp_sign_d</span> <span class="o">=</span> <span class="n">load_data_d</span><span class="p">.</span><span class="n">operator</span>  <span class="ow">inside</span> <span class="p">{</span><span class="n">ariane_pkg</span><span class="o">::</span><span class="n">FLW</span><span class="p">,</span> <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">FLH</span><span class="p">,</span> <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">FLB</span><span class="p">};</span>
<a name="l-337"></a>    <span class="k">assign</span> <span class="n">idx_d</span>     <span class="o">=</span> <span class="p">(</span><span class="n">load_data_d</span><span class="p">.</span><span class="n">operator</span> <span class="ow">inside</span> <span class="p">{</span><span class="n">ariane_pkg</span><span class="o">::</span><span class="n">LW</span><span class="p">,</span>  <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">FLW</span><span class="p">})</span> <span class="o">?</span> <span class="n">load_data_d</span><span class="p">.</span><span class="n">address_offset</span> <span class="o">+</span> <span class="mi">3</span> <span class="o">:</span>
<a name="l-338"></a>                       <span class="p">(</span><span class="n">load_data_d</span><span class="p">.</span><span class="n">operator</span> <span class="ow">inside</span> <span class="p">{</span><span class="n">ariane_pkg</span><span class="o">::</span><span class="n">LH</span><span class="p">,</span>  <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">FLH</span><span class="p">})</span> <span class="o">?</span> <span class="n">load_data_d</span><span class="p">.</span><span class="n">address_offset</span> <span class="o">+</span> <span class="mi">1</span> <span class="o">:</span>
<a name="l-339"></a>                                                                                          <span class="n">load_data_d</span><span class="p">.</span><span class="n">address_offset</span><span class="p">;</span>
<a name="l-340"></a>
<a name="l-341"></a>
<a name="l-342"></a>    <span class="k">assign</span> <span class="n">sign_bits</span> <span class="o">=</span> <span class="p">{</span> <span class="n">req_port_i</span><span class="p">.</span><span class="n">data_rdata</span><span class="p">[</span><span class="mi">63</span><span class="p">],</span>
<a name="l-343"></a>                         <span class="n">req_port_i</span><span class="p">.</span><span class="n">data_rdata</span><span class="p">[</span><span class="mi">55</span><span class="p">],</span>
<a name="l-344"></a>                         <span class="n">req_port_i</span><span class="p">.</span><span class="n">data_rdata</span><span class="p">[</span><span class="mi">47</span><span class="p">],</span>
<a name="l-345"></a>                         <span class="n">req_port_i</span><span class="p">.</span><span class="n">data_rdata</span><span class="p">[</span><span class="mi">39</span><span class="p">],</span>
<a name="l-346"></a>                         <span class="n">req_port_i</span><span class="p">.</span><span class="n">data_rdata</span><span class="p">[</span><span class="mi">31</span><span class="p">],</span>
<a name="l-347"></a>                         <span class="n">req_port_i</span><span class="p">.</span><span class="n">data_rdata</span><span class="p">[</span><span class="mi">23</span><span class="p">],</span>
<a name="l-348"></a>                         <span class="n">req_port_i</span><span class="p">.</span><span class="n">data_rdata</span><span class="p">[</span><span class="mi">15</span><span class="p">],</span>
<a name="l-349"></a>                         <span class="n">req_port_i</span><span class="p">.</span><span class="n">data_rdata</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span>  <span class="p">};</span>
<a name="l-350"></a>
<a name="l-351"></a>    <span class="c1">// select correct sign bit in parallel to result shifter above</span>
<a name="l-352"></a>    <span class="c1">// pull to 0 if unsigned</span>
<a name="l-353"></a>    <span class="k">assign</span> <span class="n">sign_bit</span>       <span class="o">=</span> <span class="n">signed_q</span> <span class="o">&amp;</span> <span class="n">sign_bits</span><span class="p">[</span><span class="n">idx_q</span><span class="p">]</span> <span class="o">|</span> <span class="n">fp_sign_q</span><span class="p">;</span>
<a name="l-354"></a>
<a name="l-355"></a>    <span class="c1">// result mux</span>
<a name="l-356"></a>    <span class="k">always_comb</span> <span class="k">begin</span>
<a name="l-357"></a>        <span class="k">unique</span> <span class="k">case</span> <span class="p">(</span><span class="n">load_data_q</span><span class="p">.</span><span class="n">operator</span><span class="p">)</span>
<a name="l-358"></a>            <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">LW</span><span class="p">,</span> <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">LWU</span><span class="p">,</span> <span class="n">ariane_pkg</span><span class="o">::</span><span class="nl">FLW:</span>    <span class="n">result_o</span> <span class="o">=</span> <span class="p">{{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">32</span><span class="p">{</span><span class="n">sign_bit</span><span class="p">}},</span> <span class="n">shifted_data</span><span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]};</span>
<a name="l-359"></a>            <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">LH</span><span class="p">,</span> <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">LHU</span><span class="p">,</span> <span class="n">ariane_pkg</span><span class="o">::</span><span class="nl">FLH:</span>    <span class="n">result_o</span> <span class="o">=</span> <span class="p">{{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">32</span><span class="o">+</span><span class="mi">16</span><span class="p">{</span><span class="n">sign_bit</span><span class="p">}},</span> <span class="n">shifted_data</span><span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">0</span><span class="p">]};</span>
<a name="l-360"></a>            <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">LB</span><span class="p">,</span> <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">LBU</span><span class="p">,</span> <span class="n">ariane_pkg</span><span class="o">::</span><span class="nl">FLB:</span>    <span class="n">result_o</span> <span class="o">=</span> <span class="p">{{</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">32</span><span class="o">+</span><span class="mi">24</span><span class="p">{</span><span class="n">sign_bit</span><span class="p">}},</span> <span class="n">shifted_data</span><span class="p">[</span><span class="mi">7</span><span class="o">:</span><span class="mi">0</span><span class="p">]};</span>
<a name="l-361"></a>            <span class="k">default</span><span class="o">:</span>    <span class="n">result_o</span> <span class="o">=</span> <span class="n">shifted_data</span><span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">XLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">];</span>
<a name="l-362"></a>        <span class="k">endcase</span>
<a name="l-363"></a>    <span class="k">end</span>
<a name="l-364"></a>
<a name="l-365"></a>    <span class="k">always_ff</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk_i</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span> <span class="o">:</span> <span class="n">p_regs</span>
<a name="l-366"></a>        <span class="k">if</span> <span class="p">(</span><span class="o">~</span><span class="n">rst_ni</span><span class="p">)</span> <span class="k">begin</span>
<a name="l-367"></a>            <span class="n">idx_q</span>     <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">;</span>
<a name="l-368"></a>            <span class="n">signed_q</span>  <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">;</span>
<a name="l-369"></a>            <span class="n">fp_sign_q</span> <span class="o">&lt;=</span> <span class="mi">0</span><span class="p">;</span>
<a name="l-370"></a>        <span class="k">end</span> <span class="k">else</span> <span class="k">begin</span>
<a name="l-371"></a>            <span class="n">idx_q</span>     <span class="o">&lt;=</span> <span class="n">idx_d</span><span class="p">;</span>
<a name="l-372"></a>            <span class="n">signed_q</span>  <span class="o">&lt;=</span> <span class="n">signed_d</span><span class="p">;</span>
<a name="l-373"></a>            <span class="n">fp_sign_q</span> <span class="o">&lt;=</span> <span class="n">fp_sign_d</span><span class="p">;</span>
<a name="l-374"></a>        <span class="k">end</span>
<a name="l-375"></a>    <span class="k">end</span>
<a name="l-376"></a>    <span class="c1">// end result mux fast</span>
<a name="l-377"></a>
<a name="l-378"></a><span class="c1">///////////////////////////////////////////////////////</span>
<a name="l-379"></a><span class="c1">// assertions</span>
<a name="l-380"></a><span class="c1">///////////////////////////////////////////////////////</span>
<a name="l-381"></a>
<a name="l-382"></a><span class="c1">//pragma translate_off</span>
<a name="l-383"></a><span class="no">`ifndef</span> <span class="n">VERILATOR</span>
<a name="l-384"></a>    <span class="c1">// check invalid offsets</span>
<a name="l-385"></a>    <span class="nl">addr_offset0:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span> <span class="p">(</span><span class="o">~</span><span class="n">rst_ni</span><span class="p">)</span>
<a name="l-386"></a>        <span class="n">valid_o</span> <span class="o">|-&gt;</span>  <span class="p">(</span><span class="n">load_data_q</span><span class="p">.</span><span class="n">operator</span> <span class="ow">inside</span> <span class="p">{</span><span class="n">ariane_pkg</span><span class="o">::</span><span class="n">LW</span><span class="p">,</span> <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">LWU</span><span class="p">})</span> <span class="o">|-&gt;</span> <span class="n">load_data_q</span><span class="p">.</span><span class="n">address_offset</span> <span class="o">&lt;</span> <span class="mi">5</span><span class="p">)</span> <span class="k">else</span> <span class="p">$</span><span class="n">fatal</span> <span class="p">(</span><span class="mi">1</span><span class="p">,</span><span class="s">&quot;invalid address offset used with {LW, LWU}&quot;</span><span class="p">);</span>
<a name="l-387"></a>    <span class="nl">addr_offset1:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span> <span class="p">(</span><span class="o">~</span><span class="n">rst_ni</span><span class="p">)</span>
<a name="l-388"></a>        <span class="n">valid_o</span> <span class="o">|-&gt;</span>  <span class="p">(</span><span class="n">load_data_q</span><span class="p">.</span><span class="n">operator</span> <span class="ow">inside</span> <span class="p">{</span><span class="n">ariane_pkg</span><span class="o">::</span><span class="n">LH</span><span class="p">,</span> <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">LHU</span><span class="p">})</span> <span class="o">|-&gt;</span> <span class="n">load_data_q</span><span class="p">.</span><span class="n">address_offset</span> <span class="o">&lt;</span> <span class="mi">7</span><span class="p">)</span> <span class="k">else</span> <span class="p">$</span><span class="n">fatal</span> <span class="p">(</span><span class="mi">1</span><span class="p">,</span><span class="s">&quot;invalid address offset used with {LH, LHU}&quot;</span><span class="p">);</span>
<a name="l-389"></a>    <span class="nl">addr_offset2:</span> <span class="k">assert</span> <span class="k">property</span> <span class="p">(@(</span><span class="k">posedge</span> <span class="n">clk_i</span><span class="p">)</span> <span class="k">disable</span> <span class="k">iff</span> <span class="p">(</span><span class="o">~</span><span class="n">rst_ni</span><span class="p">)</span>
<a name="l-390"></a>        <span class="n">valid_o</span> <span class="o">|-&gt;</span>  <span class="p">(</span><span class="n">load_data_q</span><span class="p">.</span><span class="n">operator</span> <span class="ow">inside</span> <span class="p">{</span><span class="n">ariane_pkg</span><span class="o">::</span><span class="n">LB</span><span class="p">,</span> <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">LBU</span><span class="p">})</span> <span class="o">|-&gt;</span> <span class="n">load_data_q</span><span class="p">.</span><span class="n">address_offset</span> <span class="o">&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="k">else</span> <span class="p">$</span><span class="n">fatal</span> <span class="p">(</span><span class="mi">1</span><span class="p">,</span><span class="s">&quot;invalid address offset used with {LB, LBU}&quot;</span><span class="p">);</span>
<a name="l-391"></a><span class="no">`endif</span>
<a name="l-392"></a><span class="c1">//pragma translate_on</span>
<a name="l-393"></a>
<a name="l-394"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>