=====
SETUP
-1.163
19.160
17.998
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.391
6.623
u_v9958/u_timing_control/u_screen_mode/n1017_s22
8.376
8.931
u_v9958/u_command/w_next_0_s2
11.107
11.478
u_v9958/u_command/w_next_1_s4
11.500
11.953
u_v9958/u_command/w_next_dx[1]_1_s
12.646
13.216
u_v9958/u_command/w_next_dx[2]_1_s
13.216
13.251
u_v9958/u_command/w_next_dx[3]_1_s
13.251
13.286
u_v9958/u_command/w_next_dx[4]_1_s
13.286
13.322
u_v9958/u_command/w_next_dx[5]_1_s
13.322
13.357
u_v9958/u_command/w_next_dx[6]_1_s
13.357
13.392
u_v9958/u_command/w_next_dx[7]_1_s
13.392
13.427
u_v9958/u_command/w_next_dx[8]_1_s
13.427
13.462
u_v9958/u_command/w_next_dx[9]_1_s
13.462
13.932
u_v9958/u_command/ff_dy_10_s5
13.937
14.492
u_v9958/u_command/n3912_s16
15.170
15.541
u_v9958/u_command/ff_cache_vram_valid_s13
16.255
16.626
u_v9958/u_command/ff_next_state_1_s13
17.048
17.419
u_v9958/u_command/ff_next_state_0_s12
18.112
18.661
u_v9958/u_command/ff_next_state_0_s0
19.160
=====
SETUP
-1.153
19.150
17.998
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.391
6.623
u_v9958/u_timing_control/u_screen_mode/n1017_s22
8.376
8.931
u_v9958/u_command/w_next_0_s2
11.107
11.478
u_v9958/u_command/w_next_1_s4
11.500
11.953
u_v9958/u_command/w_next_dx[1]_1_s
12.646
13.216
u_v9958/u_command/w_next_dx[2]_1_s
13.216
13.251
u_v9958/u_command/w_next_dx[3]_1_s
13.251
13.286
u_v9958/u_command/w_next_dx[4]_1_s
13.286
13.322
u_v9958/u_command/w_next_dx[5]_1_s
13.322
13.357
u_v9958/u_command/w_next_dx[6]_1_s
13.357
13.392
u_v9958/u_command/w_next_dx[7]_1_s
13.392
13.427
u_v9958/u_command/w_next_dx[8]_1_s
13.427
13.462
u_v9958/u_command/w_next_dx[9]_1_s
13.462
13.932
u_v9958/u_command/ff_dy_10_s5
13.937
14.492
u_v9958/u_command/n3912_s16
15.170
15.541
u_v9958/u_command/ff_cache_vram_valid_s13
16.255
16.626
u_v9958/u_command/ff_cache_vram_write_s22
17.291
17.662
u_v9958/u_command/ff_cache_vram_address_17_s18
17.841
18.168
u_v9958/u_command/ff_cache_vram_address_0_s0
19.150
=====
SETUP
-1.150
19.148
17.998
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.391
6.623
u_v9958/u_timing_control/u_screen_mode/n1017_s22
8.376
8.931
u_v9958/u_command/w_next_0_s2
11.107
11.478
u_v9958/u_command/w_next_1_s4
11.500
11.953
u_v9958/u_command/w_next_dx[1]_1_s
12.646
13.216
u_v9958/u_command/w_next_dx[2]_1_s
13.216
13.251
u_v9958/u_command/w_next_dx[3]_1_s
13.251
13.286
u_v9958/u_command/w_next_dx[4]_1_s
13.286
13.322
u_v9958/u_command/w_next_dx[5]_1_s
13.322
13.357
u_v9958/u_command/w_next_dx[6]_1_s
13.357
13.392
u_v9958/u_command/w_next_dx[7]_1_s
13.392
13.427
u_v9958/u_command/w_next_dx[8]_1_s
13.427
13.462
u_v9958/u_command/w_next_dx[9]_1_s
13.462
13.932
u_v9958/u_command/ff_dy_10_s5
13.937
14.492
u_v9958/u_command/n3912_s16
15.170
15.541
u_v9958/u_command/ff_cache_vram_valid_s13
16.255
16.626
u_v9958/u_command/ff_cache_vram_write_s22
17.291
17.662
u_v9958/u_command/ff_cache_vram_address_17_s18
17.841
18.168
u_v9958/u_command/ff_cache_vram_address_1_s0
19.148
=====
SETUP
-1.147
19.145
17.998
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.391
6.623
u_v9958/u_timing_control/u_screen_mode/n1017_s22
8.376
8.931
u_v9958/u_command/w_next_0_s2
11.107
11.478
u_v9958/u_command/w_next_1_s4
11.500
11.953
u_v9958/u_command/w_next_dx[1]_1_s
12.646
13.216
u_v9958/u_command/w_next_dx[2]_1_s
13.216
13.251
u_v9958/u_command/w_next_dx[3]_1_s
13.251
13.286
u_v9958/u_command/w_next_dx[4]_1_s
13.286
13.322
u_v9958/u_command/w_next_dx[5]_1_s
13.322
13.357
u_v9958/u_command/w_next_dx[6]_1_s
13.357
13.392
u_v9958/u_command/w_next_dx[7]_1_s
13.392
13.427
u_v9958/u_command/w_next_dx[8]_1_s
13.427
13.462
u_v9958/u_command/w_next_dx[9]_1_s
13.462
13.932
u_v9958/u_command/ff_dy_10_s5
13.937
14.492
u_v9958/u_command/n2082_s12
15.139
15.694
u_v9958/u_command/n2082_s5
16.243
16.614
u_v9958/u_command/n2087_s5
17.159
17.676
u_v9958/u_command/n2087_s3
18.575
19.145
u_v9958/u_command/ff_nx_2_s1
19.145
=====
SETUP
-1.141
19.138
17.998
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.391
6.623
u_v9958/u_timing_control/u_screen_mode/n1017_s22
8.376
8.931
u_v9958/u_command/w_next_0_s2
11.107
11.478
u_v9958/u_command/w_next_1_s4
11.500
11.953
u_v9958/u_command/w_next_dx[1]_1_s
12.646
13.216
u_v9958/u_command/w_next_dx[2]_1_s
13.216
13.251
u_v9958/u_command/w_next_dx[3]_1_s
13.251
13.286
u_v9958/u_command/w_next_dx[4]_1_s
13.286
13.322
u_v9958/u_command/w_next_dx[5]_1_s
13.322
13.357
u_v9958/u_command/w_next_dx[6]_1_s
13.357
13.392
u_v9958/u_command/w_next_dx[7]_1_s
13.392
13.427
u_v9958/u_command/w_next_dx[8]_1_s
13.427
13.462
u_v9958/u_command/w_next_dx[9]_1_s
13.462
13.932
u_v9958/u_command/ff_dy_10_s5
13.937
14.492
u_v9958/u_command/n3912_s16
15.170
15.541
u_v9958/u_command/ff_cache_vram_valid_s13
16.255
16.626
u_v9958/u_command/ff_cache_vram_write_s22
17.291
17.662
u_v9958/u_command/ff_cache_vram_address_17_s18
17.841
18.168
u_v9958/u_command/ff_cache_vram_address_5_s0
19.138
=====
SETUP
-1.140
19.138
17.998
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.391
6.623
u_v9958/u_timing_control/u_screen_mode/n1017_s22
8.376
8.931
u_v9958/u_command/w_next_0_s2
11.107
11.478
u_v9958/u_command/w_next_1_s4
11.500
11.953
u_v9958/u_command/w_next_dx[1]_1_s
12.646
13.216
u_v9958/u_command/w_next_dx[2]_1_s
13.216
13.251
u_v9958/u_command/w_next_dx[3]_1_s
13.251
13.286
u_v9958/u_command/w_next_dx[4]_1_s
13.286
13.322
u_v9958/u_command/w_next_dx[5]_1_s
13.322
13.357
u_v9958/u_command/w_next_dx[6]_1_s
13.357
13.392
u_v9958/u_command/w_next_dx[7]_1_s
13.392
13.427
u_v9958/u_command/w_next_dx[8]_1_s
13.427
13.462
u_v9958/u_command/w_next_dx[9]_1_s
13.462
13.932
u_v9958/u_command/ff_dy_10_s5
13.937
14.492
u_v9958/u_command/n3912_s16
15.170
15.541
u_v9958/u_command/ff_cache_vram_valid_s13
16.255
16.626
u_v9958/u_command/ff_cache_vram_write_s22
17.291
17.662
u_v9958/u_command/ff_cache_vram_address_17_s18
17.841
18.168
u_v9958/u_command/ff_cache_vram_address_17_s0
19.138
=====
SETUP
-1.137
19.135
17.998
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.391
6.623
u_v9958/u_timing_control/u_screen_mode/n1017_s22
8.376
8.931
u_v9958/u_command/w_next_0_s2
11.107
11.478
u_v9958/u_command/w_next_1_s4
11.500
11.953
u_v9958/u_command/w_next_dx[1]_1_s
12.646
13.216
u_v9958/u_command/w_next_dx[2]_1_s
13.216
13.251
u_v9958/u_command/w_next_dx[3]_1_s
13.251
13.286
u_v9958/u_command/w_next_dx[4]_1_s
13.286
13.322
u_v9958/u_command/w_next_dx[5]_1_s
13.322
13.357
u_v9958/u_command/w_next_dx[6]_1_s
13.357
13.392
u_v9958/u_command/w_next_dx[7]_1_s
13.392
13.427
u_v9958/u_command/w_next_dx[8]_1_s
13.427
13.462
u_v9958/u_command/w_next_dx[9]_1_s
13.462
13.932
u_v9958/u_command/ff_dy_10_s5
13.937
14.492
u_v9958/u_command/n3912_s16
15.170
15.541
u_v9958/u_command/ff_cache_vram_valid_s13
16.255
16.626
u_v9958/u_command/ff_cache_vram_write_s22
17.291
17.662
u_v9958/u_command/ff_cache_vram_address_17_s18
17.841
18.168
u_v9958/u_command/ff_cache_vram_address_11_s0
19.135
=====
SETUP
-1.120
19.117
17.998
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.391
6.623
u_v9958/u_timing_control/u_screen_mode/n1017_s22
8.376
8.931
u_v9958/u_command/w_next_0_s2
11.107
11.478
u_v9958/u_command/w_next_1_s4
11.500
11.953
u_v9958/u_command/w_next_dx[1]_1_s
12.646
13.216
u_v9958/u_command/w_next_dx[2]_1_s
13.216
13.251
u_v9958/u_command/w_next_dx[3]_1_s
13.251
13.286
u_v9958/u_command/w_next_dx[4]_1_s
13.286
13.322
u_v9958/u_command/w_next_dx[5]_1_s
13.322
13.357
u_v9958/u_command/w_next_dx[6]_1_s
13.357
13.392
u_v9958/u_command/w_next_dx[7]_1_s
13.392
13.427
u_v9958/u_command/w_next_dx[8]_1_s
13.427
13.462
u_v9958/u_command/w_next_dx[9]_1_s
13.462
13.932
u_v9958/u_command/ff_dy_10_s5
13.937
14.492
u_v9958/u_command/n3912_s16
15.170
15.541
u_v9958/u_command/ff_cache_vram_valid_s13
16.255
16.626
u_v9958/u_command/ff_cache_vram_write_s22
17.291
17.662
u_v9958/u_command/ff_xsel_1_s10
17.675
18.245
u_v9958/u_command/ff_xsel_0_s1
19.117
=====
SETUP
-1.120
19.117
17.998
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.391
6.623
u_v9958/u_timing_control/u_screen_mode/n1017_s22
8.376
8.931
u_v9958/u_command/w_next_0_s2
11.107
11.478
u_v9958/u_command/w_next_1_s4
11.500
11.953
u_v9958/u_command/w_next_dx[1]_1_s
12.646
13.216
u_v9958/u_command/w_next_dx[2]_1_s
13.216
13.251
u_v9958/u_command/w_next_dx[3]_1_s
13.251
13.286
u_v9958/u_command/w_next_dx[4]_1_s
13.286
13.322
u_v9958/u_command/w_next_dx[5]_1_s
13.322
13.357
u_v9958/u_command/w_next_dx[6]_1_s
13.357
13.392
u_v9958/u_command/w_next_dx[7]_1_s
13.392
13.427
u_v9958/u_command/w_next_dx[8]_1_s
13.427
13.462
u_v9958/u_command/w_next_dx[9]_1_s
13.462
13.932
u_v9958/u_command/ff_dy_10_s5
13.937
14.492
u_v9958/u_command/n3912_s16
15.170
15.541
u_v9958/u_command/ff_cache_vram_valid_s13
16.255
16.626
u_v9958/u_command/ff_cache_vram_write_s22
17.291
17.662
u_v9958/u_command/ff_xsel_1_s10
17.675
18.245
u_v9958/u_command/ff_xsel_1_s1
19.117
=====
SETUP
-1.087
19.085
17.998
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.391
6.623
u_v9958/u_timing_control/u_screen_mode/n1017_s22
8.376
8.931
u_v9958/u_command/w_next_0_s2
11.107
11.478
u_v9958/u_command/w_next_1_s4
11.500
11.953
u_v9958/u_command/w_next_dx[1]_1_s
12.646
13.216
u_v9958/u_command/w_next_dx[2]_1_s
13.216
13.251
u_v9958/u_command/w_next_dx[3]_1_s
13.251
13.286
u_v9958/u_command/w_next_dx[4]_1_s
13.286
13.322
u_v9958/u_command/w_next_dx[5]_1_s
13.322
13.357
u_v9958/u_command/w_next_dx[6]_1_s
13.357
13.392
u_v9958/u_command/w_next_dx[7]_1_s
13.392
13.427
u_v9958/u_command/w_next_dx[8]_1_s
13.427
13.462
u_v9958/u_command/w_next_dx[9]_1_s
13.462
13.932
u_v9958/u_command/ff_dy_10_s5
13.937
14.492
u_v9958/u_command/n2082_s12
15.139
15.694
u_v9958/u_command/n2082_s5
16.243
16.614
u_v9958/u_command/ff_ny_10_s5
16.641
17.094
u_v9958/u_command/ff_ny_10_s4
17.832
18.402
u_v9958/u_command/ff_ny_9_s0
19.085
=====
SETUP
-1.049
19.046
17.998
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.391
6.623
u_v9958/u_timing_control/u_screen_mode/n1017_s22
8.376
8.931
u_v9958/u_command/w_next_0_s2
11.107
11.478
u_v9958/u_command/w_next_1_s4
11.500
11.953
u_v9958/u_command/w_next_dx[1]_1_s
12.646
13.216
u_v9958/u_command/w_next_dx[2]_1_s
13.216
13.251
u_v9958/u_command/w_next_dx[3]_1_s
13.251
13.286
u_v9958/u_command/w_next_dx[4]_1_s
13.286
13.322
u_v9958/u_command/w_next_dx[5]_1_s
13.322
13.357
u_v9958/u_command/w_next_dx[6]_1_s
13.357
13.392
u_v9958/u_command/w_next_dx[7]_1_s
13.392
13.427
u_v9958/u_command/w_next_dx[8]_1_s
13.427
13.462
u_v9958/u_command/w_next_dx[9]_1_s
13.462
13.932
u_v9958/u_command/ff_dy_10_s5
13.937
14.492
u_v9958/u_command/n2082_s12
15.139
15.694
u_v9958/u_command/n2082_s5
16.243
16.614
u_v9958/u_command/n2080_s7
17.583
18.036
u_v9958/u_command/n2080_s3
18.675
19.046
u_v9958/u_command/ff_nx_9_s1
19.046
=====
SETUP
-1.018
19.016
17.998
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.391
6.623
u_v9958/u_timing_control/u_screen_mode/n1017_s22
8.376
8.931
u_v9958/u_command/w_next_0_s2
11.107
11.478
u_v9958/u_command/w_next_1_s4
11.500
11.953
u_v9958/u_command/w_next_dx[1]_1_s
12.646
13.216
u_v9958/u_command/w_next_dx[2]_1_s
13.216
13.251
u_v9958/u_command/w_next_dx[3]_1_s
13.251
13.286
u_v9958/u_command/w_next_dx[4]_1_s
13.286
13.322
u_v9958/u_command/w_next_dx[5]_1_s
13.322
13.357
u_v9958/u_command/w_next_dx[6]_1_s
13.357
13.392
u_v9958/u_command/w_next_dx[7]_1_s
13.392
13.427
u_v9958/u_command/w_next_dx[8]_1_s
13.427
13.462
u_v9958/u_command/w_next_dx[9]_1_s
13.462
13.932
u_v9958/u_command/ff_dy_10_s5
13.937
14.492
u_v9958/u_command/n2082_s12
15.139
15.694
u_v9958/u_command/n2082_s5
16.243
16.614
u_v9958/u_command/ff_ny_10_s5
16.641
17.094
u_v9958/u_command/ff_ny_7_s3
17.832
18.294
u_v9958/u_command/ff_ny_0_s1
19.016
=====
SETUP
-1.002
18.999
17.998
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.391
6.623
u_v9958/u_timing_control/u_screen_mode/n1017_s22
8.376
8.931
u_v9958/u_command/w_next_0_s2
11.107
11.478
u_v9958/u_command/w_next_1_s4
11.500
11.953
u_v9958/u_command/w_next_dx[1]_1_s
12.646
13.216
u_v9958/u_command/w_next_dx[2]_1_s
13.216
13.251
u_v9958/u_command/w_next_dx[3]_1_s
13.251
13.286
u_v9958/u_command/w_next_dx[4]_1_s
13.286
13.322
u_v9958/u_command/w_next_dx[5]_1_s
13.322
13.357
u_v9958/u_command/w_next_dx[6]_1_s
13.357
13.392
u_v9958/u_command/w_next_dx[7]_1_s
13.392
13.427
u_v9958/u_command/w_next_dx[8]_1_s
13.427
13.462
u_v9958/u_command/w_next_dx[9]_1_s
13.462
13.932
u_v9958/u_command/ff_dy_10_s5
13.937
14.492
u_v9958/u_command/n2082_s12
15.139
15.694
u_v9958/u_command/n2082_s5
16.243
16.614
u_v9958/u_command/ff_ny_10_s5
16.641
17.094
u_v9958/u_command/ff_ny_7_s3
17.832
18.294
u_v9958/u_command/ff_ny_3_s1
18.999
=====
SETUP
-1.002
18.999
17.998
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.391
6.623
u_v9958/u_timing_control/u_screen_mode/n1017_s22
8.376
8.931
u_v9958/u_command/w_next_0_s2
11.107
11.478
u_v9958/u_command/w_next_1_s4
11.500
11.953
u_v9958/u_command/w_next_dx[1]_1_s
12.646
13.216
u_v9958/u_command/w_next_dx[2]_1_s
13.216
13.251
u_v9958/u_command/w_next_dx[3]_1_s
13.251
13.286
u_v9958/u_command/w_next_dx[4]_1_s
13.286
13.322
u_v9958/u_command/w_next_dx[5]_1_s
13.322
13.357
u_v9958/u_command/w_next_dx[6]_1_s
13.357
13.392
u_v9958/u_command/w_next_dx[7]_1_s
13.392
13.427
u_v9958/u_command/w_next_dx[8]_1_s
13.427
13.462
u_v9958/u_command/w_next_dx[9]_1_s
13.462
13.932
u_v9958/u_command/ff_dy_10_s5
13.937
14.492
u_v9958/u_command/n2082_s12
15.139
15.694
u_v9958/u_command/n2082_s5
16.243
16.614
u_v9958/u_command/ff_ny_10_s5
16.641
17.094
u_v9958/u_command/ff_ny_7_s3
17.832
18.294
u_v9958/u_command/ff_ny_7_s1
18.999
=====
SETUP
-1.000
18.998
17.998
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.391
6.623
u_v9958/u_timing_control/u_screen_mode/n1017_s22
8.376
8.931
u_v9958/u_command/w_next_0_s2
11.107
11.478
u_v9958/u_command/w_next_1_s4
11.500
11.953
u_v9958/u_command/w_next_dx[1]_1_s
12.646
13.216
u_v9958/u_command/w_next_dx[2]_1_s
13.216
13.251
u_v9958/u_command/w_next_dx[3]_1_s
13.251
13.286
u_v9958/u_command/w_next_dx[4]_1_s
13.286
13.322
u_v9958/u_command/w_next_dx[5]_1_s
13.322
13.357
u_v9958/u_command/w_next_dx[6]_1_s
13.357
13.392
u_v9958/u_command/w_next_dx[7]_1_s
13.392
13.427
u_v9958/u_command/w_next_dx[8]_1_s
13.427
13.462
u_v9958/u_command/w_next_dx[9]_1_s
13.462
13.932
u_v9958/u_command/ff_dy_10_s5
13.937
14.492
u_v9958/u_command/n2082_s12
15.139
15.694
u_v9958/u_command/n2082_s5
16.243
16.614
u_v9958/u_command/n2081_s5
17.583
18.036
u_v9958/u_command/n2081_s3
18.449
18.998
u_v9958/u_command/ff_nx_8_s1
18.998
=====
SETUP
-0.989
18.987
17.998
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.391
6.623
u_v9958/u_timing_control/u_screen_mode/n1017_s22
8.376
8.931
u_v9958/u_command/w_next_0_s2
11.107
11.478
u_v9958/u_command/w_next_1_s4
11.500
11.953
u_v9958/u_command/w_next_dx[1]_1_s
12.646
13.216
u_v9958/u_command/w_next_dx[2]_1_s
13.216
13.251
u_v9958/u_command/w_next_dx[3]_1_s
13.251
13.286
u_v9958/u_command/w_next_dx[4]_1_s
13.286
13.322
u_v9958/u_command/w_next_dx[5]_1_s
13.322
13.357
u_v9958/u_command/w_next_dx[6]_1_s
13.357
13.392
u_v9958/u_command/w_next_dx[7]_1_s
13.392
13.427
u_v9958/u_command/w_next_dx[8]_1_s
13.427
13.462
u_v9958/u_command/w_next_dx[9]_1_s
13.462
13.932
u_v9958/u_command/ff_dy_10_s5
13.937
14.492
u_v9958/u_command/n2082_s12
15.139
15.694
u_v9958/u_command/n2082_s5
16.243
16.614
u_v9958/u_command/ff_ny_10_s5
16.641
17.094
u_v9958/u_command/ff_ny_7_s3
17.832
18.294
u_v9958/u_command/ff_ny_4_s1
18.987
=====
SETUP
-0.989
18.987
17.998
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.391
6.623
u_v9958/u_timing_control/u_screen_mode/n1017_s22
8.376
8.931
u_v9958/u_command/w_next_0_s2
11.107
11.478
u_v9958/u_command/w_next_1_s4
11.500
11.953
u_v9958/u_command/w_next_dx[1]_1_s
12.646
13.216
u_v9958/u_command/w_next_dx[2]_1_s
13.216
13.251
u_v9958/u_command/w_next_dx[3]_1_s
13.251
13.286
u_v9958/u_command/w_next_dx[4]_1_s
13.286
13.322
u_v9958/u_command/w_next_dx[5]_1_s
13.322
13.357
u_v9958/u_command/w_next_dx[6]_1_s
13.357
13.392
u_v9958/u_command/w_next_dx[7]_1_s
13.392
13.427
u_v9958/u_command/w_next_dx[8]_1_s
13.427
13.462
u_v9958/u_command/w_next_dx[9]_1_s
13.462
13.932
u_v9958/u_command/ff_dy_10_s5
13.937
14.492
u_v9958/u_command/n2082_s12
15.139
15.694
u_v9958/u_command/n2082_s5
16.243
16.614
u_v9958/u_command/ff_ny_10_s5
16.641
17.094
u_v9958/u_command/ff_ny_7_s3
17.832
18.294
u_v9958/u_command/ff_ny_6_s1
18.987
=====
SETUP
-0.986
18.984
17.998
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.391
6.623
u_v9958/u_timing_control/u_screen_mode/n1017_s22
8.376
8.931
u_v9958/u_command/w_next_0_s2
11.107
11.478
u_v9958/u_command/w_next_1_s4
11.500
11.953
u_v9958/u_command/w_next_dx[1]_1_s
12.646
13.216
u_v9958/u_command/w_next_dx[2]_1_s
13.216
13.251
u_v9958/u_command/w_next_dx[3]_1_s
13.251
13.286
u_v9958/u_command/w_next_dx[4]_1_s
13.286
13.322
u_v9958/u_command/w_next_dx[5]_1_s
13.322
13.357
u_v9958/u_command/w_next_dx[6]_1_s
13.357
13.392
u_v9958/u_command/w_next_dx[7]_1_s
13.392
13.427
u_v9958/u_command/w_next_dx[8]_1_s
13.427
13.462
u_v9958/u_command/w_next_dx[9]_1_s
13.462
13.932
u_v9958/u_command/ff_dy_10_s5
13.937
14.492
u_v9958/u_command/n2082_s12
15.139
15.694
u_v9958/u_command/n2082_s5
16.243
16.614
u_v9958/u_command/ff_ny_10_s5
16.641
17.094
u_v9958/u_command/ff_ny_7_s3
17.832
18.294
u_v9958/u_command/ff_ny_5_s1
18.984
=====
SETUP
-0.973
18.970
17.998
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.391
6.623
u_v9958/u_timing_control/u_screen_mode/n1017_s22
8.376
8.931
u_v9958/u_command/w_next_0_s2
11.107
11.478
u_v9958/u_command/w_next_1_s4
11.500
11.953
u_v9958/u_command/w_next_dx[1]_1_s
12.646
13.216
u_v9958/u_command/w_next_dx[2]_1_s
13.216
13.251
u_v9958/u_command/w_next_dx[3]_1_s
13.251
13.286
u_v9958/u_command/w_next_dx[4]_1_s
13.286
13.322
u_v9958/u_command/w_next_dx[5]_1_s
13.322
13.357
u_v9958/u_command/w_next_dx[6]_1_s
13.357
13.392
u_v9958/u_command/w_next_dx[7]_1_s
13.392
13.427
u_v9958/u_command/w_next_dx[8]_1_s
13.427
13.462
u_v9958/u_command/w_next_dx[9]_1_s
13.462
13.932
u_v9958/u_command/ff_dy_10_s5
13.937
14.492
u_v9958/u_command/n3912_s16
15.170
15.541
u_v9958/u_command/ff_cache_vram_valid_s13
16.255
16.626
u_v9958/u_command/ff_cache_vram_write_s22
17.291
17.662
u_v9958/u_command/ff_cache_vram_address_17_s18
17.841
18.168
u_v9958/u_command/ff_cache_vram_address_4_s0
18.970
=====
SETUP
-0.973
18.970
17.998
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.391
6.623
u_v9958/u_timing_control/u_screen_mode/n1017_s22
8.376
8.931
u_v9958/u_command/w_next_0_s2
11.107
11.478
u_v9958/u_command/w_next_1_s4
11.500
11.953
u_v9958/u_command/w_next_dx[1]_1_s
12.646
13.216
u_v9958/u_command/w_next_dx[2]_1_s
13.216
13.251
u_v9958/u_command/w_next_dx[3]_1_s
13.251
13.286
u_v9958/u_command/w_next_dx[4]_1_s
13.286
13.322
u_v9958/u_command/w_next_dx[5]_1_s
13.322
13.357
u_v9958/u_command/w_next_dx[6]_1_s
13.357
13.392
u_v9958/u_command/w_next_dx[7]_1_s
13.392
13.427
u_v9958/u_command/w_next_dx[8]_1_s
13.427
13.462
u_v9958/u_command/w_next_dx[9]_1_s
13.462
13.932
u_v9958/u_command/ff_dy_10_s5
13.937
14.492
u_v9958/u_command/n3912_s16
15.170
15.541
u_v9958/u_command/ff_cache_vram_valid_s13
16.255
16.626
u_v9958/u_command/ff_cache_vram_write_s22
17.291
17.662
u_v9958/u_command/ff_cache_vram_address_17_s18
17.841
18.168
u_v9958/u_command/ff_cache_vram_address_12_s0
18.970
=====
SETUP
-0.973
18.970
17.998
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.391
6.623
u_v9958/u_timing_control/u_screen_mode/n1017_s22
8.376
8.931
u_v9958/u_command/w_next_0_s2
11.107
11.478
u_v9958/u_command/w_next_1_s4
11.500
11.953
u_v9958/u_command/w_next_dx[1]_1_s
12.646
13.216
u_v9958/u_command/w_next_dx[2]_1_s
13.216
13.251
u_v9958/u_command/w_next_dx[3]_1_s
13.251
13.286
u_v9958/u_command/w_next_dx[4]_1_s
13.286
13.322
u_v9958/u_command/w_next_dx[5]_1_s
13.322
13.357
u_v9958/u_command/w_next_dx[6]_1_s
13.357
13.392
u_v9958/u_command/w_next_dx[7]_1_s
13.392
13.427
u_v9958/u_command/w_next_dx[8]_1_s
13.427
13.462
u_v9958/u_command/w_next_dx[9]_1_s
13.462
13.932
u_v9958/u_command/ff_dy_10_s5
13.937
14.492
u_v9958/u_command/n3912_s16
15.170
15.541
u_v9958/u_command/ff_cache_vram_valid_s13
16.255
16.626
u_v9958/u_command/ff_cache_vram_write_s22
17.291
17.662
u_v9958/u_command/ff_cache_vram_address_17_s18
17.841
18.168
u_v9958/u_command/ff_cache_vram_address_15_s0
18.970
=====
SETUP
-0.969
18.967
17.998
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.391
6.623
u_v9958/u_timing_control/u_screen_mode/n1017_s22
8.376
8.931
u_v9958/u_command/w_next_0_s2
11.107
11.478
u_v9958/u_command/w_next_1_s4
11.500
11.953
u_v9958/u_command/w_next_dx[1]_1_s
12.646
13.216
u_v9958/u_command/w_next_dx[2]_1_s
13.216
13.251
u_v9958/u_command/w_next_dx[3]_1_s
13.251
13.286
u_v9958/u_command/w_next_dx[4]_1_s
13.286
13.322
u_v9958/u_command/w_next_dx[5]_1_s
13.322
13.357
u_v9958/u_command/w_next_dx[6]_1_s
13.357
13.392
u_v9958/u_command/w_next_dx[7]_1_s
13.392
13.427
u_v9958/u_command/w_next_dx[8]_1_s
13.427
13.462
u_v9958/u_command/w_next_dx[9]_1_s
13.462
13.932
u_v9958/u_command/ff_dy_10_s5
13.937
14.492
u_v9958/u_command/n3912_s16
15.170
15.541
u_v9958/u_command/ff_cache_vram_valid_s13
16.255
16.626
u_v9958/u_command/ff_cache_vram_write_s22
17.291
17.662
u_v9958/u_command/ff_cache_vram_address_17_s18
17.841
18.168
u_v9958/u_command/ff_cache_vram_address_10_s0
18.967
=====
SETUP
-0.966
18.964
17.998
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.391
6.623
u_v9958/u_timing_control/u_screen_mode/n1017_s22
8.376
8.931
u_v9958/u_command/w_next_0_s2
11.107
11.478
u_v9958/u_command/w_next_1_s4
11.500
11.953
u_v9958/u_command/w_next_dx[1]_1_s
12.646
13.216
u_v9958/u_command/w_next_dx[2]_1_s
13.216
13.251
u_v9958/u_command/w_next_dx[3]_1_s
13.251
13.286
u_v9958/u_command/w_next_dx[4]_1_s
13.286
13.322
u_v9958/u_command/w_next_dx[5]_1_s
13.322
13.357
u_v9958/u_command/w_next_dx[6]_1_s
13.357
13.392
u_v9958/u_command/w_next_dx[7]_1_s
13.392
13.427
u_v9958/u_command/w_next_dx[8]_1_s
13.427
13.462
u_v9958/u_command/w_next_dx[9]_1_s
13.462
13.932
u_v9958/u_command/ff_dy_10_s5
13.937
14.492
u_v9958/u_command/n3912_s16
15.170
15.541
u_v9958/u_command/ff_cache_vram_valid_s13
16.255
16.626
u_v9958/u_command/ff_cache_vram_write_s22
17.291
17.662
u_v9958/u_command/ff_cache_vram_address_17_s18
17.841
18.168
u_v9958/u_command/ff_cache_vram_address_9_s0
18.964
=====
SETUP
-0.948
18.946
17.998
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.391
6.623
u_v9958/u_timing_control/u_screen_mode/n1017_s22
8.376
8.931
u_v9958/u_command/w_next_0_s2
11.107
11.478
u_v9958/u_command/w_next_1_s4
11.500
11.953
u_v9958/u_command/w_next_dx[1]_1_s
12.646
13.216
u_v9958/u_command/w_next_dx[2]_1_s
13.216
13.251
u_v9958/u_command/w_next_dx[3]_1_s
13.251
13.286
u_v9958/u_command/w_next_dx[4]_1_s
13.286
13.322
u_v9958/u_command/w_next_dx[5]_1_s
13.322
13.357
u_v9958/u_command/w_next_dx[6]_1_s
13.357
13.392
u_v9958/u_command/w_next_dx[7]_1_s
13.392
13.427
u_v9958/u_command/w_next_dx[8]_1_s
13.427
13.462
u_v9958/u_command/w_next_dx[9]_1_s
13.462
13.932
u_v9958/u_command/ff_dy_10_s5
13.937
14.492
u_v9958/u_command/n2082_s12
15.139
15.694
u_v9958/u_command/n2082_s5
16.243
16.614
u_v9958/u_command/ff_ny_10_s5
16.641
17.094
u_v9958/u_command/ff_ny_10_s4
17.832
18.402
u_v9958/u_command/ff_ny_8_s0
18.946
=====
SETUP
-0.948
18.946
17.998
u_v9958/u_cpu_interface/ff_screen_mode_0_s0
6.391
6.623
u_v9958/u_timing_control/u_screen_mode/n1017_s22
8.376
8.931
u_v9958/u_command/w_next_0_s2
11.107
11.478
u_v9958/u_command/w_next_1_s4
11.500
11.953
u_v9958/u_command/w_next_dx[1]_1_s
12.646
13.216
u_v9958/u_command/w_next_dx[2]_1_s
13.216
13.251
u_v9958/u_command/w_next_dx[3]_1_s
13.251
13.286
u_v9958/u_command/w_next_dx[4]_1_s
13.286
13.322
u_v9958/u_command/w_next_dx[5]_1_s
13.322
13.357
u_v9958/u_command/w_next_dx[6]_1_s
13.357
13.392
u_v9958/u_command/w_next_dx[7]_1_s
13.392
13.427
u_v9958/u_command/w_next_dx[8]_1_s
13.427
13.462
u_v9958/u_command/w_next_dx[9]_1_s
13.462
13.932
u_v9958/u_command/ff_dy_10_s5
13.937
14.492
u_v9958/u_command/n2082_s12
15.139
15.694
u_v9958/u_command/n2082_s5
16.243
16.614
u_v9958/u_command/ff_ny_10_s5
16.641
17.094
u_v9958/u_command/ff_ny_10_s4
17.832
18.402
u_v9958/u_command/ff_ny_10_s0
18.946
=====
HOLD
0.080
5.959
5.880
u_v9958/u_color_palette/ff_vdp_b_3_s0
5.631
5.832
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
5.959
=====
HOLD
0.203
6.083
5.880
u_v9958/u_color_palette/ff_vdp_g_5_s0
5.631
5.833
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
6.083
=====
HOLD
0.203
6.083
5.880
u_v9958/u_color_palette/ff_vdp_g_0_s0
5.631
5.833
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
6.083
=====
HOLD
0.210
5.958
5.749
u_v9958/u_video_out/u_double_buffer/ff_address_odd_6_s0
5.631
5.833
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_1_s
5.958
=====
HOLD
0.211
5.960
5.749
u_v9958/u_video_out/u_double_buffer/ff_address_even_8_s0
5.631
5.832
u_v9958/u_video_out/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
5.960
=====
HOLD
0.215
6.094
5.880
u_v9958/u_color_palette/ff_vdp_g_7_s0
5.631
5.833
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
6.094
=====
HOLD
0.215
6.094
5.880
u_v9958/u_color_palette/ff_vdp_b_7_s0
5.631
5.833
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
6.094
=====
HOLD
0.215
6.094
5.880
u_v9958/u_color_palette/ff_vdp_b_4_s0
5.631
5.833
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
6.094
=====
HOLD
0.225
6.105
5.880
u_v9958/u_color_palette/ff_vdp_b_5_s0
5.631
5.833
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
6.105
=====
HOLD
0.227
6.106
5.880
u_v9958/u_color_palette/ff_vdp_g_2_s0
5.631
5.833
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
6.106
=====
HOLD
0.227
6.106
5.880
u_v9958/u_color_palette/ff_vdp_b_0_s0
5.631
5.833
u_v9958/u_upscan/u_even_line_buffer/ff_imem_ff_imem_0_0_s
6.106
=====
HOLD
0.313
5.953
5.641
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_27_s0
5.631
5.832
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_6_s
5.953
=====
HOLD
0.313
5.953
5.641
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_24_s0
5.631
5.832
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_6_s
5.953
=====
HOLD
0.315
5.956
5.641
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_28_s0
5.631
5.833
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_7_s
5.956
=====
HOLD
0.315
5.956
5.641
u_v9958/u_timing_control/u_sprite/u_select_visible_planes/ff_attribute_14_s0
5.631
5.833
u_v9958/u_timing_control/u_sprite/u_info_collect/ff_selected_ram[0]_ff_selected_ram[0]_0_3_s
5.956
=====
HOLD
0.325
6.205
5.880
u_v9958/u_color_palette/ff_vdp_g_3_s0
5.631
5.833
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
6.205
=====
HOLD
0.325
6.205
5.880
u_v9958/u_color_palette/ff_vdp_g_1_s0
5.631
5.833
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
6.205
=====
HOLD
0.326
5.967
5.642
u_v9958/u_color_palette/ff_palette_num_8_s1
5.631
5.833
u_v9958/u_color_palette/ff_palette_num_7_s0
5.967
=====
HOLD
0.335
6.215
5.880
u_v9958/u_color_palette/ff_vdp_g_6_s0
5.631
5.833
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
6.215
=====
HOLD
0.336
6.084
5.749
u_v9958/u_video_out/u_double_buffer/ff_address_odd_9_s0
5.631
5.833
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
6.084
=====
HOLD
0.336
6.084
5.749
u_v9958/u_video_out/u_double_buffer/ff_address_odd_1_s0
5.631
5.833
u_v9958/u_video_out/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
6.084
=====
HOLD
0.336
5.976
5.641
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s2
5.631
5.832
u_v9958/u_timing_control/u_sprite/u_makeup_pixel/ff_pixel_color_d0_0_s53
5.976
=====
HOLD
0.337
6.216
5.880
u_v9958/u_color_palette/ff_vdp_b_3_s0
5.631
5.833
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
6.216
=====
HOLD
0.337
6.216
5.880
u_v9958/u_color_palette/ff_vdp_g_4_s0
5.631
5.833
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
6.216
=====
HOLD
0.337
6.216
5.880
u_v9958/u_color_palette/ff_vdp_g_2_s0
5.631
5.833
u_v9958/u_upscan/u_odd_line_buffer/ff_imem_ff_imem_0_0_s
6.216
