<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE patent-application-publication SYSTEM "pap-v16-2002-01-01.dtd" [
<!ENTITY US20030005389A1-20030102-D00000.TIF SYSTEM "US20030005389A1-20030102-D00000.TIF" NDATA TIF>
<!ENTITY US20030005389A1-20030102-D00001.TIF SYSTEM "US20030005389A1-20030102-D00001.TIF" NDATA TIF>
<!ENTITY US20030005389A1-20030102-D00002.TIF SYSTEM "US20030005389A1-20030102-D00002.TIF" NDATA TIF>
<!ENTITY US20030005389A1-20030102-D00003.TIF SYSTEM "US20030005389A1-20030102-D00003.TIF" NDATA TIF>
<!ENTITY US20030005389A1-20030102-D00004.TIF SYSTEM "US20030005389A1-20030102-D00004.TIF" NDATA TIF>
<!ENTITY US20030005389A1-20030102-D00005.TIF SYSTEM "US20030005389A1-20030102-D00005.TIF" NDATA TIF>
<!ENTITY US20030005389A1-20030102-D00006.TIF SYSTEM "US20030005389A1-20030102-D00006.TIF" NDATA TIF>
<!ENTITY US20030005389A1-20030102-D00007.TIF SYSTEM "US20030005389A1-20030102-D00007.TIF" NDATA TIF>
]>
<patent-application-publication>
<subdoc-bibliographic-information>
<document-id>
<doc-number>20030005389</doc-number>
<kind-code>A1</kind-code>
<document-date>20030102</document-date>
</document-id>
<publication-filing-type>new</publication-filing-type>
<domestic-filing-data>
<application-number>
<doc-number>10140223</doc-number>
</application-number>
<application-number-series-code>10</application-number-series-code>
<filing-date>20020507</filing-date>
</domestic-filing-data>
<foreign-priority-data>
<priority-application-number>
<doc-number>10122619.5</doc-number>
</priority-application-number>
<filing-date>20010510</filing-date>
<country-code>DE</country-code>
</foreign-priority-data>
<technical-information>
<classification-ipc>
<classification-ipc-primary>
<ipc>G06F011/00</ipc>
</classification-ipc-primary>
<classification-ipc-edition>07</classification-ipc-edition>
</classification-ipc>
<classification-us>
<classification-us-primary>
<uspc>
<class>714</class>
<subclass>798000</subclass>
</uspc>
</classification-us-primary>
</classification-us>
<title-of-invention>Test circuit for testing a synchronous circuit</title-of-invention>
</technical-information>
<inventors>
<first-named-inventor>
<name>
<given-name>Wolfgang</given-name>
<family-name>Ernst</family-name>
</name>
<residence>
<residence-non-us>
<city>Munchen</city>
<country-code>DE</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</first-named-inventor>
<inventor>
<name>
<given-name>Gunnar</given-name>
<family-name>Krause</family-name>
</name>
<residence>
<residence-non-us>
<city>Marht Schwaben</city>
<country-code>DE</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Justus</given-name>
<family-name>Kuhn</family-name>
</name>
<residence>
<residence-non-us>
<city>Munchen</city>
<country-code>DE</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Jens</given-name>
<family-name>Luepke</family-name>
</name>
<residence>
<residence-non-us>
<city>Munchen</city>
<country-code>DE</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Jochen</given-name>
<family-name>Mueller</family-name>
</name>
<residence>
<residence-non-us>
<city>Munchen</city>
<country-code>DE</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Peter</given-name>
<family-name>Poechmueller</family-name>
</name>
<residence>
<residence-us>
<city>Colchester</city>
<state>VT</state>
<country-code>US</country-code>
</residence-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
<inventor>
<name>
<given-name>Michael</given-name>
<family-name>Schittenhelm</family-name>
</name>
<residence>
<residence-non-us>
<city>Poing</city>
<country-code>DE</country-code>
</residence-non-us>
</residence>
<authority-applicant>INV</authority-applicant>
</inventor>
</inventors>
<correspondence-address>
<name-1>JENKINS &amp; WILSON, PA</name-1>
<name-2></name-2>
<address>
<address-1>3100 TOWER BLVD</address-1>
<address-2>SUITE 1400</address-2>
<city>DURHAM</city>
<state>NC</state>
<postalcode>27707</postalcode>
<country>
<country-code>US</country-code>
</country>
</address>
</correspondence-address>
</subdoc-bibliographic-information>
<subdoc-abstract>
<paragraph id="A-0001" lvl="0">Test circuit for testing a synchronous circuit (<highlight><bold>3</bold></highlight>) which is clocked with an operating clock signal with a high operating clock frequency, having: </paragraph>
<paragraph id="A-0002" lvl="1">(a) a frequency multiplication circuit (<highlight><bold>8</bold></highlight>), which receives a clock signal from an external test unit (<highlight><bold>2</bold></highlight>) and multiplies the low clock frequency of said clock signal by a specific factor for the purpose of generating the operating clock signal; </paragraph>
<paragraph id="A-0003" lvl="1">(b) a data comparison circuit (<highlight><bold>49</bold></highlight>), which is clocked with the operating clock signal, receives a data block read from the synchronous circuit (<highlight><bold>3</bold></highlight>) to be tested, which data block has a specific number (n) of data words n each comprising m data bits, and compares it with associated desired data words, each comprising m desired data, for the purpose of generating a corresponding number (n) of error data words each comprising m error data; </paragraph>
<paragraph id="A-0004" lvl="1">(c) a data register array (<highlight><bold>56</bold></highlight>), which has a plurality of data registers for buffer-storing the error data words generated; </paragraph>
<paragraph id="A-0005" lvl="1">(d) a first error compression circuit (<highlight><bold>58</bold></highlight>), which logically ORs the error data words buffer-stored in the data register array (<highlight><bold>56</bold></highlight>) to form a compressed error data word comprising m error bit &lsqb;sic&rsqb;, which is buffer-stored in an error register; </paragraph>
<paragraph id="A-0006" lvl="1">(e) and having a second error compression circuit (<highlight><bold>60</bold></highlight>), which logically ORs the m error data contained in the compressed error data word to form an indication datum, the indication datum being output to the external test unit (<highlight><bold>2</bold></highlight>) with the low clock frequency, and indicating whether at least one data error has occurred in the data block read from the synchronous circuit (<highlight><bold>3</bold></highlight>) to be tested. </paragraph>
</subdoc-abstract>
<subdoc-description>
<summary-of-invention>
<paragraph id="P-0001" lvl="0"><number>&lsqb;0001&rsqb;</number> The invention relates to a test circuit for testing a synchronous circuit which is clocked with an operating clock signal with a high operating clock frequency, and in particular to a test circuit for testing a synchronous memory. </paragraph>
<paragraph id="P-0002" lvl="0"><number>&lsqb;0002&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> shows a test arrangement according to the prior art. </paragraph>
<paragraph id="P-0003" lvl="0"><number>&lsqb;0003&rsqb;</number> A DUT (Device Under Test) to be tested is tested in respect of its functionality by an external test unit after the production process. For this purpose, the test unit applies control signals via a control bus, addresses memory cells of the circuit to be tested and, via a data bus, exchanges data with the memory module to be tested. The test unit generates test data patterns which are applied to addressed memory cells via the data bus. Afterward, the memory cells from the circuit to be tested are read and output via the data bus to the test unit. The test unit internally compares the applied test data patterns with the test data read from the memory module and checks whether or not the read-out test data corresponds to the expected test data. If the data do not correspond, non-functional memory cells are identified and, if appropriate, replaced by built-in, redundant memory cells in the memory module to be tested. If the number of discrepancies that occur is large, the memory module to be tested is identified as non-functional and is not supplied. </paragraph>
<paragraph id="P-0004" lvl="0"><number>&lsqb;0004&rsqb;</number> The synchronous memory module DUT to be tested is clocked with an operating clock signal which has a specific operating clock frequency. The operating clock frequencies at which dynamic memory modules operate are always increasing and are a few hundred megahertz. Conventional test units are unable to reliably test memory modules operated at such a high frequency. </paragraph>
<paragraph id="P-0005" lvl="0"><number>&lsqb;0005&rsqb;</number> Therefore, the object of the present invention is to provide a test circuit for a synchronous circuit operated with a high operating clock frequency by means of which the synchronous circuit can be tested reliably and with little additional outlay on circuitry by a conventional test unit. </paragraph>
<paragraph id="P-0006" lvl="0"><number>&lsqb;0006&rsqb;</number> This object is achieved according to the invention by means of a test circuit having the features specified in patent claim 1. </paragraph>
<paragraph id="P-0007" lvl="0"><number>&lsqb;0007&rsqb;</number> The invention provides a test circuit for testing a synchronous circuit which is clocked with an operating clock signal with a high operating clock frequency, having: </paragraph>
<paragraph id="P-0008" lvl="1"><number>&lsqb;0008&rsqb;</number> a frequency multiplication circuit, which receives a clock signal from an external test unit and multiplies the low clock frequency of said clock signal by a specific factor for the purpose of generating the operating clock signal, </paragraph>
<paragraph id="P-0009" lvl="1"><number>&lsqb;0009&rsqb;</number> a data comparison circuit, which is clocked with the operating clock signal, receives a data block read from the synchronous circuit to be tested, which data block has a specific number n of data words each comprising m data bits, and compares it with associated desired data words, each comprising m desired data, for the purpose of generating a corresponding number n of error data words each comprising m error data, </paragraph>
<paragraph id="P-0010" lvl="1"><number>&lsqb;0010&rsqb;</number> a data register array, which has a plurality of data registers for buffer-storing the error data words generated, </paragraph>
<paragraph id="P-0011" lvl="1"><number>&lsqb;0011&rsqb;</number> a first error compression circuit, which logically ORs the error data words buffer-stored in the data register array to form a compressed error data word comprising m error bits, the error data word being buffer-stored in an error register, </paragraph>
<paragraph id="P-0012" lvl="1"><number>&lsqb;0012&rsqb;</number> and having a second error compression circuit, which logically ORs the m error data contained in the error data word to form an indication datum, the indication datum being output to the external test unit with the low clock frequency, and indicating whether at least one data error has occurred in the data block read from the synchronous circuit to be tested. </paragraph>
<paragraph id="P-0013" lvl="0"><number>&lsqb;0013&rsqb;</number> One advantage of the test circuit according to the invention is that only one indication datum is output via a feedback message signal to the external test unit for each synchronous circuit to be tested, so that the outlay on circuitry for the external test unit is very low. </paragraph>
<paragraph id="P-0014" lvl="0"><number>&lsqb;0014&rsqb;</number> A further considerable advantage of the test circuit according to the invention is that the external test unit can be operated with a very much lower clock frequency than the synchronous circuit to be tested. Comparatively simple test units can therefore be used. </paragraph>
<paragraph id="P-0015" lvl="0"><number>&lsqb;0015&rsqb;</number> In one preferred embodiment of the test circuit according to the invention, the desired data words are generated by a test data pattern generator contained in the test circuit. </paragraph>
<paragraph id="P-0016" lvl="0"><number>&lsqb;0016&rsqb;</number> In a further preferred embodiment of the test circuit according to the invention, the data registers of the data register array can be read via n data lines for error analysis by the test unit. </paragraph>
<paragraph id="P-0017" lvl="0"><number>&lsqb;0017&rsqb;</number> The advantage here is that, after the occurrence of a data error in a read-out data block, the test unit can exactly analyze the &lsqb;sic&rsqb; location at which the data error occurred. </paragraph>
<paragraph id="P-0018" lvl="0"><number>&lsqb;0018&rsqb;</number> In a further preferred embodiment of the test circuit according to the invention, the error register can be read via a data line for error analysis by the test unit. </paragraph>
<paragraph id="P-0019" lvl="0"><number>&lsqb;0019&rsqb;</number> In the test circuit according to the invention, the data comparison circuit is preferably connected via an internal data bus having a width of m bits to the data register array, the first error compression circuit and the second error compression circuit. </paragraph>
<paragraph id="P-0020" lvl="0"><number>&lsqb;0020&rsqb;</number> The data register array preferably has a plurality of demultiplexers for writing error data words present on the internal data bus in parallel to the various data registers. </paragraph>
<paragraph id="P-0021" lvl="0"><number>&lsqb;0021&rsqb;</number> The data registers of the data register array are preferably parallel-loadable shift registers which can be read serially for error analysis to a first input of a multiplexer. </paragraph>
<paragraph id="P-0022" lvl="0"><number>&lsqb;0022&rsqb;</number> The error register contained in the first error compression circuit is preferably a parallel-loadable shift register which can be read serially for error analysis to a second input of the multiplexer. </paragraph>
<paragraph id="P-0023" lvl="0"><number>&lsqb;0023&rsqb;</number> The indication datum generated by the second error compression circuit is preferably applied to a third input of the multiplexer via a line. </paragraph>
<paragraph id="P-0024" lvl="0"><number>&lsqb;0024&rsqb;</number> In a preferred embodiment of the test circuit according to the invention, the multiplexer has an output connected to the external test unit. </paragraph>
<paragraph id="P-0025" lvl="0"><number>&lsqb;0025&rsqb;</number> In a particularly preferred embodiment of the test circuit according to the invention, the test circuit has an internal controller for driving the data register array, the first error compression circuit, the second error compression circuit and the multiplexer. </paragraph>
<paragraph id="P-0026" lvl="0"><number>&lsqb;0026&rsqb;</number> In one embodiment, the test circuit according to the invention is integrated in the synchronous circuit to be tested. </paragraph>
<paragraph id="P-0027" lvl="0"><number>&lsqb;0027&rsqb;</number> The test circuit according to the invention is preferably used for testing a synchronous memory module. </paragraph>
<paragraph id="P-0028" lvl="0"><number>&lsqb;0028&rsqb;</number> The invention furthermore provides a method for testing a synchronous circuit having the following steps, namely </paragraph>
<paragraph id="P-0029" lvl="1"><number>&lsqb;0029&rsqb;</number> reading-in of a data block from the circuit to be tested with a high operating clock frequency, </paragraph>
<paragraph id="P-0030" lvl="1"><number>&lsqb;0030&rsqb;</number> comparison of the data of the data block read in with desired data for the purpose of generating error data, </paragraph>
<paragraph id="P-0031" lvl="1"><number>&lsqb;0031&rsqb;</number> buffer-storage of the error data in a data register array, </paragraph>
<paragraph id="P-0032" lvl="1"><number>&lsqb;0032&rsqb;</number> compression of the error data buffer-stored in the data register array to form an indication datum which indicates whether at least one data error is contained in the data block read in, and </paragraph>
<paragraph id="P-0033" lvl="1"><number>&lsqb;0033&rsqb;</number> transmission of the indication datum to a test unit with a low clock frequency for further error analysis.</paragraph>
</summary-of-invention>
<brief-description-of-drawings>
<paragraph id="P-0034" lvl="0"><number>&lsqb;0034&rsqb;</number> Preferred embodiments of the test circuit according to the invention for testing a synchronous circuit and of the test method according to the invention are described below with reference to the accompanying figures. </paragraph>
<paragraph id="P-0035" lvl="0"><number>&lsqb;0035&rsqb;</number> In the figures: </paragraph>
<paragraph id="P-0036" lvl="0"><number>&lsqb;0036&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 1</cross-reference> shows a test arrangement according to the prior art; </paragraph>
<paragraph id="P-0037" lvl="0"><number>&lsqb;0037&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> shows a particularly preferred embodiment of the test circuit according to the invention; </paragraph>
<paragraph id="P-0038" lvl="0"><number>&lsqb;0038&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> shows a block diagram of a particularly preferred embodiment of the data register array contained in the test circuit according to the invention; </paragraph>
<paragraph id="P-0039" lvl="0"><number>&lsqb;0039&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> shows a particularly preferred embodiment of the first error compression circuit contained in the test circuit according to the invention; </paragraph>
<paragraph id="P-0040" lvl="0"><number>&lsqb;0040&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> shows a block diagram of the particularly preferred embodiment of the second error compression circuit contained in the test circuit according to the invention; </paragraph>
<paragraph id="P-0041" lvl="0"><number>&lsqb;0041&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> shows a flow diagram for elucidating the test method according to the invention; </paragraph>
<paragraph id="P-0042" lvl="0"><number>&lsqb;0042&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7</cross-reference> shows a flow diagram for elucidating the error analysis within the test method according to the invention; </paragraph>
<paragraph id="P-0043" lvl="0"><number>&lsqb;0043&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 8</cross-reference> shows a further flow diagram for elucidating the processing of a data block within the test method according to the invention.</paragraph>
</brief-description-of-drawings>
<detailed-description>
<paragraph id="P-0044" lvl="0"><number>&lsqb;0044&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 2</cross-reference> shows a preferred embodiment of the test circuit according to the invention for testing a synchronous circuit. The test circuit <highlight><bold>1</bold></highlight> according to the invention is provided between an external test unit <highlight><bold>2</bold></highlight> and a synchronous circuit <highlight><bold>3</bold></highlight> to be tested. The test circuit <highlight><bold>1</bold></highlight> has a clock input <highlight><bold>4</bold></highlight>, which receives a relatively low-frequency clock signal from the external test unit <highlight><bold>2</bold></highlight> via a clock line <highlight><bold>5</bold></highlight> and outputs it to an input <highlight><bold>7</bold></highlight> of an internal frequency multiplication circuit <highlight><bold>8</bold></highlight> via an internal clock line <highlight><bold>6</bold></highlight>. The frequency multiplication circuit <highlight><bold>8</bold></highlight> multiplies the low clock frequency of the clock signal output by the external test unit <highlight><bold>2</bold></highlight> by a specific factor k in order to achieve the operating clock frequency of the synchronous circuit <highlight><bold>3</bold></highlight> to be tested. The test unit <highlight><bold>2</bold></highlight> outputs, for example, a relatively low-frequency clock signal with a clock frequency of 100 MHz, which is increased by a factor of four by the frequency multiplication circuit <highlight><bold>8</bold></highlight>. The frequency multiplication circuit <highlight><bold>8</bold></highlight> outputs the operating clock signal of 400 MHz, for example, to a clock output <highlight><bold>11</bold></highlight> of the test circuit <highlight><bold>1</bold></highlight> according to the invention via an output <highlight><bold>9</bold></highlight> and an internal clock line <highlight><bold>10</bold></highlight>. The clock output <highlight><bold>11</bold></highlight> is connected via a clock line <highlight><bold>12</bold></highlight> to a clock input <highlight><bold>13</bold></highlight> of the circuit <highlight><bold>3</bold></highlight> to be tested. </paragraph>
<paragraph id="P-0045" lvl="0"><number>&lsqb;0045&rsqb;</number> In a preferred embodiment, the frequency multiplication factor k of the frequency multiplication circuit <highlight><bold>8</bold></highlight> can be set via a setting line. </paragraph>
<paragraph id="P-0046" lvl="0"><number>&lsqb;0046&rsqb;</number> In addition to the clock input <highlight><bold>4</bold></highlight>, the test circuit <highlight><bold>1</bold></highlight> has a control input <highlight><bold>14</bold></highlight>, which receives relatively low-frequency control signals from the external test unit <highlight><bold>2</bold></highlight> via a control bus <highlight><bold>15</bold></highlight> and applies them to an input <highlight><bold>17</bold></highlight> of a parallel/serial converter circuit <highlight><bold>18</bold></highlight> and to an input <highlight><bold>19</bold></highlight> of an evaluation logic circuit <highlight><bold>20</bold></highlight> via an internal control bus <highlight><bold>16</bold></highlight>. Each control signal output by the external test unit <highlight><bold>2</bold></highlight> is simultaneously output via a plurality of control lines of the control signal bus <highlight><bold>15</bold></highlight> and output by the parallel/serial converter circuit <highlight><bold>18</bold></highlight> as a high-frequency control signal via a control line to the circuit <highlight><bold>3</bold></highlight> to be tested. The parallel/serial converter circuit <highlight><bold>18</bold></highlight> has a clock input <highlight><bold>21</bold></highlight> and receives the operating clock signal with a high clock frequency of 400 MHz, for example, via a clock line <highlight><bold>22</bold></highlight>. The parallel/serial converter circuit <highlight><bold>18</bold></highlight> has an output <highlight><bold>23</bold></highlight>, which is connected to a control output <highlight><bold>25</bold></highlight> of the test circuit <highlight><bold>1</bold></highlight> via an internal control signal bus <highlight><bold>24</bold></highlight>. The control output <highlight><bold>25</bold></highlight> of the test circuit <highlight><bold>1</bold></highlight> is connected via a control bus <highlight><bold>26</bold></highlight> to a control bus <highlight><bold>27</bold></highlight> of the circuit <highlight><bold>3</bold></highlight> to be tested. </paragraph>
<paragraph id="P-0047" lvl="0"><number>&lsqb;0047&rsqb;</number> The evaluation logic <highlight><bold>20</bold></highlight> likewise has a clock signal input <highlight><bold>28</bold></highlight>, which receives the high-frequency operating clock signal via a control line <highlight><bold>29</bold></highlight>. The evaluation logic <highlight><bold>20</bold></highlight> receives the low-frequency control signals from the external test unit <highlight><bold>2</bold></highlight> via the input <highlight><bold>19</bold></highlight> and generates internal control signals for internal circuits of the test circuit <highlight><bold>1</bold></highlight> in a manner dependent on the external control signals. The generated internal control signals are applied via a control output <highlight><bold>30</bold></highlight> of the evaluation logic <highlight><bold>20</bold></highlight> and an internal control bus <highlight><bold>31</bold></highlight> for the control of internal structural components of the test circuit <highlight><bold>1</bold></highlight>. In the embodiment illustrated in <cross-reference target="DRAWINGS">FIG. 2</cross-reference>, the evaluation logic <highlight><bold>20</bold></highlight> is applied via the internal control bus <highlight><bold>31</bold></highlight> to a control input <highlight><bold>32</bold></highlight> of a data output driver <highlight><bold>33</bold></highlight> and a control input <highlight><bold>34</bold></highlight> of a data input driver <highlight><bold>35</bold></highlight>. The internal evaluation logic <highlight><bold>20</bold></highlight> of the test circuit <highlight><bold>1</bold></highlight> makes it possible to obviate additional control lines from the test unit <highlight><bold>2</bold></highlight> to the test circuit <highlight><bold>1</bold></highlight> for driving internal structural components of the test circuit <highlight><bold>1</bold></highlight>. </paragraph>
<paragraph id="P-0048" lvl="0"><number>&lsqb;0048&rsqb;</number> The test circuit <highlight><bold>1</bold></highlight> according to the invention furthermore contains a test data generator <highlight><bold>36</bold></highlight> for generating test data patterns, which is likewise clocked with the high-frequency operating clock signal via a clock input <highlight><bold>37</bold></highlight> and an internal clock line <highlight><bold>38</bold></highlight>. Via data control lines <highlight><bold>38</bold></highlight>, the test unit <highlight><bold>2</bold></highlight> applies control signals for controlling the test data pattern generator <highlight><bold>36</bold></highlight> to a control input <highlight><bold>39</bold></highlight> of the test circuit <highlight><bold>1</bold></highlight>, which input is connected via data control lines <highlight><bold>40</bold></highlight> to a control input <highlight><bold>41</bold></highlight> of the test data pattern generator <highlight><bold>36</bold></highlight>. The test data pattern generator <highlight><bold>36</bold></highlight> generates data for testing the synchronous circuit <highlight><bold>3</bold></highlight> in a manner dependent on the low-frequency data control signals present at the control input <highlight><bold>41</bold></highlight>. In this case, the test data patterns are preferably already stored in data registers and are output by the test data pattern generator <highlight><bold>36</bold></highlight> with the high operating clock frequency via a data output <highlight><bold>42</bold></highlight><highlight><italic>a </italic></highlight>to an internal data bus <highlight><bold>42</bold></highlight>&mdash;having a width of m bits&mdash;of the test circuit <highlight><bold>1</bold></highlight>. In a writing operating mode of the test circuit <highlight><bold>1</bold></highlight> according to the invention, in which the data output driver <highlight><bold>33</bold></highlight> is activated by the evaluation logic <highlight><bold>20</bold></highlight>, the generated test data are output from the data output driver <highlight><bold>33</bold></highlight> via a data bus <highlight><bold>43</bold></highlight> to a data output <highlight><bold>44</bold></highlight> of the test circuit <highlight><bold>1</bold></highlight> and from there via an external data bus <highlight><bold>45</bold></highlight> to a data input <highlight><bold>46</bold></highlight> of the circuit <highlight><bold>3</bold></highlight> to be tested. In a reading operating mode of the test circuit <highlight><bold>1</bold></highlight> according to the invention, the data input driver <highlight><bold>35</bold></highlight> is activated by the evaluation logic <highlight><bold>20</bold></highlight> via the internal control bus <highlight><bold>31</bold></highlight>, and data which are read from the circuit <highlight><bold>3</bold></highlight> to be tested are applied to a data input <highlight><bold>48</bold></highlight> of a data comparison circuit <highlight><bold>49</bold></highlight> by the data input driver <highlight><bold>35</bold></highlight> via an internal data bus <highlight><bold>47</bold></highlight>. The data comparison circuit <highlight><bold>49</bold></highlight> has a further data input <highlight><bold>50</bold></highlight>, which is connected via the internal data bus <highlight><bold>42</bold></highlight> to the data output <highlight><bold>42</bold></highlight><highlight><italic>a </italic></highlight>of the test data pattern generator <highlight><bold>36</bold></highlight>. The clocked data comparison circuit <highlight><bold>49</bold></highlight> has a clock input <highlight><bold>51</bold></highlight> and is likewise supplied with the high-frequency operating clock signal via a clock line <highlight><bold>52</bold></highlight>. The data comparison circuit <highlight><bold>49</bold></highlight> furthermore has a data output <highlight><bold>53</bold></highlight>, which is connected via an internal data bus <highlight><bold>54</bold></highlight><highlight><italic>a </italic></highlight>of the test circuit <highlight><bold>1</bold></highlight> to a data input <highlight><bold>55</bold></highlight> of a data register array <highlight><bold>56</bold></highlight> and to a data input <highlight><bold>57</bold></highlight> of a first error compression circuit <highlight><bold>58</bold></highlight>, which is connected via an internal data bus <highlight><bold>54</bold></highlight><highlight><italic>b </italic></highlight>to a data input <highlight><bold>59</bold></highlight> of a second error compression circuit <highlight><bold>60</bold></highlight>. The data register array <highlight><bold>56</bold></highlight> has a clock input <highlight><bold>61</bold></highlight> and is clocked with the high-frequency operating clock signal. </paragraph>
<paragraph id="P-0049" lvl="0"><number>&lsqb;0049&rsqb;</number> The first error compression circuit <highlight><bold>58</bold></highlight> and the second error compression circuit <highlight><bold>60</bold></highlight> likewise each have a clock input <highlight><bold>62</bold></highlight>, <highlight><bold>63</bold></highlight> for receiving the high-frequency clock signal of 400 MHz, for example. The data register array <highlight><bold>56</bold></highlight>, the first error compression circuit <highlight><bold>58</bold></highlight> and the second error compression circuit <highlight><bold>60</bold></highlight> each have control inputs <highlight><bold>64</bold></highlight>, <highlight><bold>65</bold></highlight>, <highlight><bold>66</bold></highlight> and are driven via control lines <highlight><bold>67</bold></highlight>, <highlight><bold>68</bold></highlight>, <highlight><bold>69</bold></highlight> by an internal controller <highlight><bold>70</bold></highlight> for data block evaluation, the internal controller <highlight><bold>70</bold></highlight> likewise being clocked with the high-frequency operating clock signal via a clock input <highlight><bold>71</bold></highlight>. The data register array <highlight><bold>56</bold></highlight> has a data output <highlight><bold>72</bold></highlight>, which is connected to a first input <highlight><bold>74</bold></highlight> of a multiplexer <highlight><bold>75</bold></highlight> via an internal data bus <highlight><bold>73</bold></highlight> having a width of n bits. The first error compression circuit <highlight><bold>58</bold></highlight> likewise has an output <highlight><bold>76</bold></highlight>, which is connected via a data line <highlight><bold>77</bold></highlight> and a further data input <highlight><bold>78</bold></highlight> of the multiplexer <highlight><bold>75</bold></highlight>. </paragraph>
<paragraph id="P-0050" lvl="0"><number>&lsqb;0050&rsqb;</number> The second error compression circuit <highlight><bold>60</bold></highlight> is connected via a data output <highlight><bold>78</bold></highlight> and a data line <highlight><bold>79</bold></highlight> to a third input <highlight><bold>80</bold></highlight> of the multiplexer <highlight><bold>75</bold></highlight>. The multiplexer <highlight><bold>75</bold></highlight> furthermore has a control input <highlight><bold>81</bold></highlight>, which is driven by the internal controller <highlight><bold>70</bold></highlight> via a control line <highlight><bold>82</bold></highlight>. The multiplexer <highlight><bold>75</bold></highlight> has an output <highlight><bold>83</bold></highlight>, which is connected via lines <highlight><bold>84</bold></highlight> to an output <highlight><bold>85</bold></highlight> of the test circuit <highlight><bold>1</bold></highlight> according to the invention. The output <highlight><bold>85</bold></highlight> of the test circuit <highlight><bold>1</bold></highlight> is connected to the external test unit <highlight><bold>2</bold></highlight> via lines <highlight><bold>86</bold></highlight>. </paragraph>
<paragraph id="P-0051" lvl="0"><number>&lsqb;0051&rsqb;</number> The test circuit <highlight><bold>1</bold></highlight> preferably furthermore contains an address generator <highlight><bold>87</bold></highlight>, which is connected to a control input <highlight><bold>90</bold></highlight> of the test circuit <highlight><bold>1</bold></highlight> via an input <highlight><bold>88</bold></highlight> and internal address control lines <highlight><bold>89</bold></highlight>. The control input <highlight><bold>90</bold></highlight> of the test circuit <highlight><bold>1</bold></highlight> receives low-frequency address control signals from the external test unit <highlight><bold>2</bold></highlight> via address control lines <highlight><bold>91</bold></highlight> and forwards said signals to the address generator <highlight><bold>87</bold></highlight>. In a manner dependent on the address control signals present, the address generator <highlight><bold>87</bold></highlight> generates address signals for addressing memory cells within the circuit <highlight><bold>3</bold></highlight> to be tested and outputs these addresses via an output <highlight><bold>92</bold></highlight> and an internal address bus <highlight><bold>93</bold></highlight> to an address output <highlight><bold>94</bold></highlight> of the test circuit <highlight><bold>1</bold></highlight>. The address output <highlight><bold>94</bold></highlight> of the test circuit <highlight><bold>1</bold></highlight> is connected via an external address bus <highlight><bold>95</bold></highlight> to an address input <highlight><bold>96</bold></highlight> of the circuit <highlight><bold>3</bold></highlight> to be tested. </paragraph>
<paragraph id="P-0052" lvl="0"><number>&lsqb;0052&rsqb;</number> The data comparison circuit <highlight><bold>49</bold></highlight> clocked with the operating clock signal receives data, which are read from the synchronous circuit <highlight><bold>3</bold></highlight> to be tested, as a data block which has a specific number of data words each comprising m data bits. The received data words are applied to the first input <highlight><bold>48</bold></highlight> of the data comparison circuit <highlight><bold>49</bold></highlight> and compared with the expected desired data words which are present at the data input <highlight><bold>50</bold></highlight> and are generated by the test data pattern generator <highlight><bold>36</bold></highlight>. Depending on the comparison result, error data words each having a width of m bits are output to the internal data bus <highlight><bold>54</bold></highlight><highlight><italic>a </italic></highlight>by the data comparison circuit <highlight><bold>49</bold></highlight>. The data comparison by the data comparison circuit <highlight><bold>49</bold></highlight> is effected bit by bit, in which case, by way of example, each discrepancy is identified by a logic high data bit of the error data word, while correspondences between the generated test data pattern and the test data read out are identified by a logic low error data bit. </paragraph>
<paragraph id="P-0053" lvl="0"><number>&lsqb;0053&rsqb;</number> The error data words generated for each data block read in are written from the data comparison circuit <highlight><bold>49</bold></highlight> via the internal data bus <highlight><bold>54</bold></highlight><highlight><italic>a </italic></highlight>to the data register array <highlight><bold>56</bold></highlight>, which contains a plurality of data registers, and buffer-stored there. Each error data word is buffer-stored in a corresponding data register for further data compression. </paragraph>
<paragraph id="P-0054" lvl="0"><number>&lsqb;0054&rsqb;</number> The first error compression circuit <highlight><bold>58</bold></highlight> compresses the error data words buffer-stored in the data register array <highlight><bold>56</bold></highlight> to form a compressed error data word, comprising m error bits, by logic ORing, the compressed error data word being buffer-stored in an error register of the first error compression circuit <highlight><bold>58</bold></highlight>. </paragraph>
<paragraph id="P-0055" lvl="0"><number>&lsqb;0055&rsqb;</number> The second error compression circuit <highlight><bold>66</bold></highlight> again compresses the error data or error bits contained in the already compressed error data word by means of a further logic ORing to form an indication datum. The indication datum is output from the second error compression circuit <highlight><bold>60</bold></highlight> via the third input <highlight><bold>80</bold></highlight> of the multiplexer <highlight><bold>75</bold></highlight> and via the output <highlight><bold>83</bold></highlight> thereof to the external test unit <highlight><bold>2</bold></highlight> with a low clock frequency and indicates whether or not at least one data error has occurred in the last data block read from the synchronous circuit <highlight><bold>3</bold></highlight> to be tested. </paragraph>
<paragraph id="P-0056" lvl="0"><number>&lsqb;0056&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 3</cross-reference> shows a particularly preferred embodiment of the data register array <highlight><bold>56</bold></highlight>. The error data words present via the internal data bus <highlight><bold>54</bold></highlight><highlight><italic>a </italic></highlight>having a width of m bits are written via m demultiplexers <highlight><bold>97</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>97</bold></highlight>-<highlight><italic>m </italic></highlight>to parallel-loadable shift registers <highlight><bold>98</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>98</bold></highlight>-<highlight><italic>n </italic></highlight>and buffer-stored there. </paragraph>
<paragraph id="P-0057" lvl="0"><number>&lsqb;0057&rsqb;</number> For each of the n clock cycles of a received data burst, i.e. the number n of data words contained in the data block, a dedicated data register <highlight><bold>98</bold></highlight> is provided in the data register array <highlight><bold>56</bold></highlight>. The demultiplexers <highlight><bold>97</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>97</bold></highlight>-<highlight><italic>m </italic></highlight>each have control inputs <highlight><bold>99</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>99</bold></highlight>-<highlight><italic>m </italic></highlight>and are driven by the internal controller <highlight><bold>70</bold></highlight>. The internal controller <highlight><bold>70</bold></highlight> furthermore drives the data registers <highlight><bold>98</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>98</bold></highlight>-<highlight><italic>n </italic></highlight>via control inputs <highlight><bold>100</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>100</bold></highlight>-<highlight><italic>n. </italic></highlight>The data registers <highlight><bold>98</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>98</bold></highlight>-<highlight><italic>n, </italic></highlight>designed as shift registers, each have an output <highlight><bold>101</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>101</bold></highlight>-<highlight><italic>n </italic></highlight>for reading out the data words&mdash;contained therein&mdash;of the received data word. Each bit of a received data word is written by a multiplexer <highlight><bold>97</bold></highlight>-<highlight><italic>i </italic></highlight>via lines <highlight><bold>102</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>102</bold></highlight>-<highlight><italic>n </italic></highlight>in accordance with the clock cycle i to the associated data register <highlight><bold>98</bold></highlight>-<highlight><italic>i </italic></highlight>and subsequently read out for further data compression. The data registers <highlight><bold>98</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>98</bold></highlight>-<highlight><italic>n </italic></highlight>buffer-store the error data words generated by the data comparison circuit <highlight><bold>49</bold></highlight>, in which case preferably a logic high error data bit is buffer-stored for each discrepancy in the data register array <highlight><bold>56</bold></highlight>, while a logic low data bit is buffer-stored for each correspondence. If the data block read in from the circuit <highlight><bold>3</bold></highlight> to be tested does not deviate at any location from the expected test data pattern, exclusively logic low error bits are written in the data registers <highlight><bold>98</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>98</bold></highlight>-<highlight><italic>n. </italic></highlight>Each logic high error bit indicates a discrepancy that has occurred between the expected test data pattern and the read-in data block. </paragraph>
<paragraph id="P-0058" lvl="0"><number>&lsqb;0058&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 4</cross-reference> shows a particularly preferred embodiment of the first error compression circuit <highlight><bold>58</bold></highlight> contained in the test circuit <highlight><bold>1</bold></highlight> according to the invention. Via the input <highlight><bold>57</bold></highlight>, the error compression circuit <highlight><bold>58</bold></highlight> receives the error data words output to the internal data bus <highlight><bold>54</bold></highlight><highlight><italic>a </italic></highlight>by the data comparison circuit <highlight><bold>49</bold></highlight> and applies the error bits contained in the error data word via internal lines <highlight><bold>103</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>103</bold></highlight>-<highlight><italic>m </italic></highlight>to inputs <highlight><bold>104</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>104</bold></highlight>-<highlight><italic>m </italic></highlight>of OR gates <highlight><bold>105</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>106</bold></highlight>-<highlight><italic>m </italic></highlight>&lsqb;sic&rsqb; of an OR logic circuit <highlight><bold>105</bold></highlight>. The outputs <highlight><bold>106</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>106</bold></highlight>-<highlight><italic>n </italic></highlight>are connected via internal lines <highlight><bold>107</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>107</bold></highlight>-<highlight><italic>m </italic></highlight>&lsqb;lacuna&rsqb; data inputs <highlight><bold>108</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>108</bold></highlight> -<highlight><italic>m </italic></highlight>of clocked flip-flops <highlight><bold>109</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>109</bold></highlight>-<highlight><italic>m. </italic></highlight>The flip-flops <highlight><bold>109</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>109</bold></highlight>-<highlight><italic>m </italic></highlight>each have clock inputs <highlight><bold>110</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>110</bold></highlight>-<highlight><italic>m, </italic></highlight>which receive the high-frequency operating clock signal from the internal controller <highlight><bold>70</bold></highlight> via clock lines <highlight><bold>111</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>111</bold></highlight>-<highlight><italic>m. </italic></highlight>The clocked flip-flops furthermore have reset inputs <highlight><bold>112</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>112</bold></highlight>-<highlight><italic>m, </italic></highlight>which receive a reset signal from the internal controller <highlight><bold>70</bold></highlight> via reset lines <highlight><bold>113</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>113</bold></highlight>-<highlight><italic>m. </italic></highlight>The flip-flops <highlight><bold>109</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>109</bold></highlight>-<highlight><italic>m </italic></highlight>furthermore each have an output <highlight><bold>114</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>114</bold></highlight>-<highlight><italic>m, </italic></highlight>which is connected via a feedback line <highlight><bold>115</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>115</bold></highlight>-<highlight><italic>m </italic></highlight>to a further input <highlight><bold>116</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>116</bold></highlight>-<highlight><italic>m </italic></highlight>of an OR gate <highlight><bold>105</bold></highlight>-<highlight><bold>1</bold></highlight> to <highlight><bold>105</bold></highlight>-<highlight><italic>m. </italic></highlight>The output <highlight><bold>114</bold></highlight>-<highlight><italic>i </italic></highlight>of a clocked flip-flop <highlight><bold>109</bold></highlight>-<highlight><italic>i </italic></highlight>is furthermore connected via an associated data line <highlight><bold>117</bold></highlight>-<highlight><italic>i </italic></highlight>to a data input <highlight><bold>118</bold></highlight>-<highlight><italic>i </italic></highlight>of the parallel-loadable shift register <highlight><bold>119</bold></highlight>. The parallel-loadable shift register <highlight><bold>119</bold></highlight> can be read serially via an output <highlight><bold>120</bold></highlight> to a line <highlight><bold>121</bold></highlight> to a data output <highlight><bold>76</bold></highlight> of the first error compression circuit <highlight><bold>58</bold></highlight>. The error data words present at the input <highlight><bold>57</bold></highlight> over a plurality of clock cycles are logically ORed by the first error compression circuit <highlight><bold>58</bold></highlight> and compressed to form a single compressed or cumulated error data word. The compressed error data word is preferably read out after n clock cycles from the error register <highlight><bold>119</bold></highlight> for further compression by the second error compression circuit <highlight><bold>60</bold></highlight>. For this purpose, the error register <highlight><bold>119</bold></highlight> is driven by the internal controller <highlight><bold>70</bold></highlight> via a control line <highlight><bold>122</bold></highlight>. </paragraph>
<paragraph id="P-0059" lvl="0"><number>&lsqb;0059&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 5</cross-reference> shows a particularly preferred embodiment of the second error compression circuit <highlight><bold>60</bold></highlight>. </paragraph>
<paragraph id="P-0060" lvl="0"><number>&lsqb;0060&rsqb;</number> Via a further data bus <highlight><bold>54</bold></highlight><highlight><italic>b</italic></highlight>, at a data input <highlight><bold>59</bold></highlight>, the second error compression circuit <highlight><bold>60</bold></highlight> receives the already compressed error data word comprising m bits from the first compression circuit <highlight><bold>58</bold></highlight>. The compressed error data word is applied via internal data lines <highlight><bold>123</bold></highlight> to an input <highlight><bold>124</bold></highlight> of an OR logic circuit <highlight><bold>125</bold></highlight>, which logically ORs the various error bits of the compressed error data word present with one another. The OR logic <highlight><bold>125</bold></highlight> has an output <highlight><bold>126</bold></highlight>, which is connected via a line <highlight><bold>127</bold></highlight> to an input <highlight><bold>128</bold></highlight> of the clocked flip-flop <highlight><bold>129</bold></highlight>. The flip-flop <highlight><bold>129</bold></highlight> has a clock input <highlight><bold>130</bold></highlight> and receives the high-frequency operating clock signal of 400 MHz, for example, via an internal clock line <highlight><bold>131</bold></highlight> from the internal controller <highlight><bold>70</bold></highlight>. The flip-flop <highlight><bold>129</bold></highlight> furthermore has a reset input <highlight><bold>132</bold></highlight>, which can be driven by the internal controller <highlight><bold>70</bold></highlight> via a reset line <highlight><bold>133</bold></highlight>. The flip-flop <highlight><bold>129</bold></highlight> has a data output <highlight><bold>134</bold></highlight>, which is connected via a feedback line <highlight><bold>135</bold></highlight> to an input <highlight><bold>136</bold></highlight> of the OR logic <highlight><bold>125</bold></highlight>. The data output <highlight><bold>134</bold></highlight> of the flip-flop <highlight><bold>129</bold></highlight> is furthermore connected via a data line <highlight><bold>137</bold></highlight> to a data input <highlight><bold>138</bold></highlight> of a further clocked flip-flop <highlight><bold>139</bold></highlight> having a clock input <highlight><bold>140</bold></highlight>. The clock input <highlight><bold>140</bold></highlight> of the second flip-flop <highlight><bold>139</bold></highlight> is connected via an internal clock line <highlight><bold>141</bold></highlight> to an output <highlight><bold>142</bold></highlight> of a frequency divider <highlight><bold>143</bold></highlight>. The frequency divider <highlight><bold>143</bold></highlight> receives the high-frequency operating clock signal of 400 MHz, for example, from the internal controller <highlight><bold>70</bold></highlight> via an internal clock line <highlight><bold>144</bold></highlight> and a clock input <highlight><bold>145</bold></highlight> and divides the clock frequency of said signal down by a constant factor k. This constant factor k corresponds to the frequency multiplication factor of the frequency multiplication circuit <highlight><bold>8</bold></highlight>. The high-frequency operating clock signal present is divided down by a factor of four, for example, to a low-frequency clock frequency of 100 MHz by the frequency divider <highlight><bold>143</bold></highlight>. The error compression circuit <highlight><bold>60</bold></highlight> logically ORs the error data or error bits contained in the compressed error data word to form a single indication datum or indication bit, the indication datum being output to the external test unit with the low clock frequency of 100 MHz, for example, and indicating whether or not at least one data error has occurred in the entire data block received from the circuit <highlight><bold>3</bold></highlight> to be tested. There is thus an identification of whether, in the last n clock cycles or in the last n data words, a discrepancy has occurred between the expected data and the received data and there is thus a defective memory cell within the memory module <highlight><bold>3</bold></highlight> to be tested. </paragraph>
<paragraph id="P-0061" lvl="0"><number>&lsqb;0061&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 6</cross-reference> shows a flow diagram for elucidating the test method according to the invention for the testing of the synchronous circuit <highlight><bold>3</bold></highlight> by the test circuit <highlight><bold>1</bold></highlight> according to the invention. </paragraph>
<paragraph id="P-0062" lvl="0"><number>&lsqb;0062&rsqb;</number> After a start step S<highlight><bold>0</bold></highlight>, after the resetting of an error counter, in a step S<highlight><bold>1</bold></highlight>, the test circuit <highlight><bold>1</bold></highlight> can apply the test data output by the test data pattern generator <highlight><bold>36</bold></highlight> via the activated data output driver <highlight><bold>33</bold></highlight> and the data bus <highlight><bold>45</bold></highlight> to the synchronous circuit <highlight><bold>3</bold></highlight> to be tested. </paragraph>
<paragraph id="P-0063" lvl="0"><number>&lsqb;0063&rsqb;</number> In a step S<highlight><bold>2</bold></highlight>, a data block from the synchronous circuit <highlight><bold>3</bold></highlight> is read in via the data bus <highlight><bold>45</bold></highlight> and the data input driver <highlight><bold>35</bold></highlight> of the test circuit <highlight><bold>1</bold></highlight>, the data block comprising n data words each comprising m bits. </paragraph>
<paragraph id="P-0064" lvl="0"><number>&lsqb;0064&rsqb;</number> In a step S<highlight><bold>3</bold></highlight>, the read-in data block is subjected to data processing by the test circuit <highlight><bold>1</bold></highlight>. The data processing by the test circuit <highlight><bold>1</bold></highlight> is illustrated in detail in <cross-reference target="DRAWINGS">FIG. 8</cross-reference>. </paragraph>
<paragraph id="P-0065" lvl="0"><number>&lsqb;0065&rsqb;</number> After a start step S<highlight><bold>3</bold></highlight>-<highlight><bold>0</bold></highlight>, in a step S<highlight><bold>3</bold></highlight>-<highlight><bold>1</bold></highlight>, a bit-by-bit data comparison is effected between the data block read from the synchronous circuit <highlight><bold>3</bold></highlight> and the associated desired data block comprising the expected data. In this case, the n data words of the read-out data block are compared in corresponding m desired data words by the data comparison circuit <highlight><bold>49</bold></highlight>, and, in a step S<highlight><bold>3</bold></highlight>-<highlight><bold>2</bold></highlight>, the data comparison circuit <highlight><bold>49</bold></highlight> generates n difference or error data words, which are buffer-stored in the data register array <highlight><bold>56</bold></highlight> via the internal data bus <highlight><bold>54</bold></highlight><highlight><italic>a </italic></highlight>in a step S<highlight><bold>3</bold></highlight>-<highlight><bold>3</bold></highlight>. </paragraph>
<paragraph id="P-0066" lvl="0"><number>&lsqb;0066&rsqb;</number> In a further step S<highlight><bold>3</bold></highlight>-<highlight><bold>4</bold></highlight>, a first error compression is effected by the first error compression circuit <highlight><bold>58</bold></highlight>. In this case, the n error data words buffer-stored in the data register array are logically ORed to form a single compressed error data word comprising m error bits and buffer-stored in an error register in a step S<highlight><bold>3</bold></highlight>-<highlight><bold>5</bold></highlight>. </paragraph>
<paragraph id="P-0067" lvl="0"><number>&lsqb;0067&rsqb;</number> In a further step S<highlight><bold>3</bold></highlight>-<highlight><bold>6</bold></highlight>, the data bit groups of all the error data words are ORed with associated data bits from an address error register array and buffer-stored in a step S<highlight><bold>3</bold></highlight>-<highlight><bold>7</bold></highlight>. </paragraph>
<paragraph id="P-0068" lvl="0"><number>&lsqb;0068&rsqb;</number> In a step S<highlight><bold>3</bold></highlight>-<highlight><bold>8</bold></highlight>, the second error compression circuit <highlight><bold>60</bold></highlight> cumulates or compresses all m error data bits of the cumulated error data word to form an indication datum by logic ORing. </paragraph>
<paragraph id="P-0069" lvl="0"><number>&lsqb;0069&rsqb;</number> In a further step S<highlight><bold>3</bold></highlight>-<highlight><bold>9</bold></highlight>, the indication datum is applied to the third input <highlight><bold>80</bold></highlight> of the multiplexer <highlight><bold>75</bold></highlight> by the second error compression circuit. The subroutine is then left in a step S<highlight><bold>3</bold></highlight>-<highlight><bold>10</bold></highlight>. </paragraph>
<paragraph id="P-0070" lvl="0"><number>&lsqb;0070&rsqb;</number> As can be seen in <cross-reference target="DRAWINGS">FIG. 6</cross-reference>, after the data processing of the read-in data block in step S<highlight><bold>3</bold></highlight>, which lasts n clock cycles, in a step S<highlight><bold>4</bold></highlight>, the indication datum which is generated by the second error compression circuit <highlight><bold>60</bold></highlight> and indicates whether or not the read-in data block is free of errors is applied to the test unit <highlight><bold>2</bold></highlight> via a line <highlight><bold>86</bold></highlight>. </paragraph>
<paragraph id="P-0071" lvl="0"><number>&lsqb;0071&rsqb;</number> In a step S<highlight><bold>5</bold></highlight>, the test unit <highlight><bold>2</bold></highlight> uses the indication datum present to check whether or not the read-in data block is free of errors. If the indication datum is logic high and thus indicates that at least one data error has occurred in the read-in data block, the test unit <highlight><bold>2</bold></highlight> initiates an error analysis of the data block <highlight><bold>1</bold></highlight> in a step S<highlight><bold>6</bold></highlight>. </paragraph>
<paragraph id="P-0072" lvl="0"><number>&lsqb;0072&rsqb;</number> <cross-reference target="DRAWINGS">FIG. 7</cross-reference> shows the error analysis in detail. After a start step S<highlight><bold>6</bold></highlight>-<highlight><bold>0</bold></highlight>, the test circuit <highlight><bold>1</bold></highlight> according to the invention is put into an error analysis operating mode by the external test unit <highlight><bold>2</bold></highlight> in a step S<highlight><bold>6</bold></highlight>-<highlight><bold>1</bold></highlight>. Afterward, in a step S<highlight><bold>6</bold></highlight>-<highlight><bold>2</bold></highlight>, the data content of the data register array <highlight><bold>56</bold></highlight> is read out via the lines <highlight><bold>73</bold></highlight> and the multiplexer <highlight><bold>75</bold></highlight>, and, in a step S<highlight><bold>6</bold></highlight>-<highlight><bold>3</bold></highlight>, an internal error counter is incremented by the number of set error bits contained in the data register array <highlight><bold>56</bold></highlight>. Optionally, in a step S<highlight><bold>6</bold></highlight>-<highlight><bold>4</bold></highlight>, an address information item with regard to the set error bits is output by the test unit <highlight><bold>2</bold></highlight> and buffer-stored. Afterward, in a step S<highlight><bold>6</bold></highlight>-<highlight><bold>5</bold></highlight>, the test circuit <highlight><bold>1</bold></highlight> according to the invention is changed over from the error analysis mode back into a test mode. The subroutine is thereupon left in a step S<highlight><bold>6</bold></highlight>-<highlight><bold>7</bold></highlight>. </paragraph>
<paragraph id="P-0073" lvl="0"><number>&lsqb;0073&rsqb;</number> As can be seen from <cross-reference target="DRAWINGS">FIG. 6</cross-reference>, in a further step S<highlight><bold>7</bold></highlight>, a check is made to determine whether or not the number of errors that have occurred has reached a threshold value. </paragraph>
<paragraph id="P-0074" lvl="0"><number>&lsqb;0074&rsqb;</number> If the threshold value has not yet been reached, in a step S<highlight><bold>8</bold></highlight>, a check is made to determine whether or not an end of test has been reached. If the test is not yet at an end, the procedure returns to step S<highlight><bold>2</bold></highlight>, otherwise the error register is read in a step S<highlight><bold>9</bold></highlight>. </paragraph>
<paragraph id="P-0075" lvl="0"><number>&lsqb;0075&rsqb;</number> In a step S<highlight><bold>10</bold></highlight>, the test unit checks whether the circuit <highlight><bold>3</bold></highlight> to be tested is functional, i.e. whether or not the number of data errors that have occurred lies within a repairable threshold value. If the number of errors that have occurred lies below the threshold value, step S<highlight><bold>11</bold></highlight> effects indication that the circuit <highlight><bold>3</bold></highlight> to be tested is functional and released for supply. If the number of data errors that have occurred has exceeded the threshold value, the circuit <highlight><bold>3</bold></highlight> to be tested is identified as non-functional and, in a step S<highlight><bold>12</bold></highlight>, an error log is output to the test unit. Finally, the test method is ended in a step S<highlight><bold>13</bold></highlight>. </paragraph>
<paragraph id="P-0076" lvl="0"><number>&lsqb;0076&rsqb;</number> The test circuit <highlight><bold>1</bold></highlight> according to the invention results in a reduction of the requirements made of the test unit <highlight><bold>2</bold></highlight> with regard to the data bandwidth and the number of channels for each circuit <highlight><bold>3</bold></highlight> to be tested. The test unit <highlight><bold>2</bold></highlight> can operate with a relatively low clock frequency compared with the high-frequency operating clock of the memory module <highlight><bold>3</bold></highlight> to be tested. In this case, it receives from the test circuit <highlight><bold>1</bold></highlight> only one feedback message signal or indication datum which indicates whether or not the data block read in last is free of errors. If this compressed information indicates that the data block is defective, the location at which the data error occurred or the memory cell within the memory module <highlight><bold>3</bold></highlight> which is defective will be ascertained exactly in an error analysis mode. The transfer frequency with which the indication datum is &lsqb;lacuna&rsqb; from the error compression circuit to the test unit <highlight><bold>2</bold></highlight> likewise lies distinctly below the operating clock frequency of the memory module <highlight><bold>3</bold></highlight> to be tested. The data register array <highlight><bold>56</bold></highlight> enables a bit-accurate error analysis which was previously possible only without compression with a relatively wide data bus between the test unit <highlight><bold>2</bold></highlight> and the memory module <highlight><bold>3</bold></highlight> to be tested. The error register directly acquires the defective data bits throughout the course of the test, in which case the error register has to be read only relatively infrequently by the test unit <highlight><bold>2</bold></highlight> and so a small bandwidth is required for the signal transfer. The compressed indication datum or pass-fail signal enables highly parallel testing, only one input channel for each circuit to be tested having to be provided on the test unit <highlight><bold>2</bold></highlight> with a relatively low data transfer rate. The test circuit <highlight><bold>1</bold></highlight> is preferably arranged as near as possible to the circuit <highlight><bold>3</bold></highlight> to be tested, so that the lines for transmitting the high-frequency control data and address signals are as short as possible and thus relatively insensitive to signal interference. In a particularly preferred embodiment, the test circuit <highlight><bold>1</bold></highlight> according to the invention is integrated directly into the memory module <highlight><bold>3</bold></highlight> to be tested. </paragraph>
<paragraph id="P-0077" lvl="0"><number>&lsqb;0077&rsqb;</number> The test circuit <highlight><bold>1</bold></highlight> according to the invention enables the use of relatively simple conventional test units <highlight><bold>2</bold></highlight> for reliably testing memory modules <highlight><bold>3</bold></highlight> which operate at far higher operating clock frequencies. In this case, the outlay on circuitry for the additional test circuit <highlight><bold>1</bold></highlight> is relatively low.  
<table-cwu id="TABLE-US-00001">
<number>1</number>
<table frame="none" colsep="0" rowsep="0">
<tgroup align="left" colsep="0" rowsep="0" cols="1">
<colspec colname="1" colwidth="217PT" align="center"/>
<thead>
<row>
<entry></entry>
</row>
<row><entry namest="1" nameend="1" align="center" rowsep="1"></entry>
</row>
<row>
<entry>List of reference symbols</entry>
</row>
<row><entry namest="1" nameend="1" align="center" rowsep="1"></entry>
</row>
</thead>
<tbody valign="top">
<row>
<entry></entry>
</row>
</tbody>
</tgroup>
<tgroup align="left" colsep="0" rowsep="0" cols="2">
<colspec colname="1" colwidth="63PT" align="left"/>
<colspec colname="2" colwidth="154PT" align="left"/>
<tbody valign="top">
<row>
<entry>&emsp;1</entry>
<entry>Test circuit</entry>
</row>
<row>
<entry>&emsp;2</entry>
<entry>Test unit</entry>
</row>
<row>
<entry>&emsp;3</entry>
<entry>Synchronous circuit to be tested</entry>
</row>
<row>
<entry>&emsp;4</entry>
<entry>Clock input</entry>
</row>
<row>
<entry>&emsp;5</entry>
<entry>Clock line</entry>
</row>
<row>
<entry>&emsp;6</entry>
<entry>Clock line</entry>
</row>
<row>
<entry>&emsp;7</entry>
<entry>Input</entry>
</row>
<row>
<entry>&emsp;8</entry>
<entry>Frequency multiplication circuit</entry>
</row>
<row>
<entry>&emsp;9</entry>
<entry>Output</entry>
</row>
<row>
<entry>&ensp;10</entry>
<entry>Clock signal line</entry>
</row>
<row>
<entry>&ensp;11</entry>
<entry>Clock output</entry>
</row>
<row>
<entry>&ensp;12</entry>
<entry>Clock line</entry>
</row>
<row>
<entry>&ensp;13</entry>
<entry>Clock input of the synchronous circuit (3)</entry>
</row>
<row>
<entry>&ensp;14</entry>
<entry>New input</entry>
</row>
<row>
<entry>&ensp;15</entry>
<entry>New signal bus</entry>
</row>
<row>
<entry>&ensp;16</entry>
<entry>Internal control signal bus</entry>
</row>
<row>
<entry>&ensp;17</entry>
<entry>Control input</entry>
</row>
<row>
<entry>&ensp;18</entry>
<entry>Parallel/serial converter</entry>
</row>
<row>
<entry>&ensp;19</entry>
<entry>Input</entry>
</row>
<row>
<entry>&ensp;20</entry>
<entry>Evaluation logic</entry>
</row>
<row>
<entry>&ensp;21</entry>
<entry>Clock input</entry>
</row>
<row>
<entry>&ensp;22</entry>
<entry>Clock line</entry>
</row>
<row>
<entry>&ensp;23</entry>
<entry>Output</entry>
</row>
<row>
<entry>&ensp;24</entry>
<entry>Control lines</entry>
</row>
<row>
<entry>&ensp;25</entry>
<entry>Control output</entry>
</row>
<row>
<entry>&ensp;26</entry>
<entry>Control lines</entry>
</row>
<row>
<entry>&ensp;27</entry>
<entry>Control input of the synchronous circuit (3)</entry>
</row>
<row>
<entry>&ensp;28</entry>
<entry>Clock input</entry>
</row>
<row>
<entry>&ensp;29</entry>
<entry>Clock line</entry>
</row>
<row>
<entry>&ensp;30</entry>
<entry>Output</entry>
</row>
<row>
<entry>&ensp;31</entry>
<entry>Internal control bus</entry>
</row>
<row>
<entry>&ensp;32</entry>
<entry>Control input</entry>
</row>
<row>
<entry>&ensp;33</entry>
<entry>Data output driver</entry>
</row>
<row>
<entry>&ensp;34</entry>
<entry>Control input</entry>
</row>
<row>
<entry>&ensp;35</entry>
<entry>Data input driver</entry>
</row>
<row>
<entry>&ensp;36</entry>
<entry>Test data generator</entry>
</row>
<row>
<entry>&ensp;37</entry>
<entry>Clock input</entry>
</row>
<row>
<entry>&ensp;39</entry>
<entry>Clock line</entry>
</row>
<row>
<entry>&ensp;39</entry>
<entry>Control input</entry>
</row>
<row>
<entry>&ensp;39a</entry>
<entry>Control lines</entry>
</row>
<row>
<entry>&ensp;40</entry>
<entry>Internal control lines</entry>
</row>
<row>
<entry>&ensp;41</entry>
<entry>Control input</entry>
</row>
<row>
<entry>&ensp;42</entry>
<entry>Internal data bus</entry>
</row>
<row>
<entry>&ensp;42a</entry>
<entry>Output</entry>
</row>
<row>
<entry>&ensp;43</entry>
<entry>Internal data bus</entry>
</row>
<row>
<entry>&ensp;44</entry>
<entry>Data output</entry>
</row>
<row>
<entry>&ensp;45</entry>
<entry>Data bus</entry>
</row>
<row>
<entry>&ensp;46</entry>
<entry>Data input of the synchronous circuit (3)</entry>
</row>
<row>
<entry>&ensp;47</entry>
<entry>Internal data bus</entry>
</row>
<row>
<entry>&ensp;48</entry>
<entry>Data input</entry>
</row>
<row>
<entry>&ensp;49</entry>
<entry>Data comparison circuit</entry>
</row>
<row>
<entry>&ensp;50</entry>
<entry>Data input</entry>
</row>
<row>
<entry>&ensp;51</entry>
<entry>Clock input</entry>
</row>
<row>
<entry>&ensp;52</entry>
<entry>Clock line</entry>
</row>
<row>
<entry>&ensp;53</entry>
<entry>Data output</entry>
</row>
<row>
<entry>&ensp;54a,b</entry>
<entry>Internal data buses</entry>
</row>
<row>
<entry>&ensp;55</entry>
<entry>Data input</entry>
</row>
<row>
<entry>&ensp;56</entry>
<entry>Data register array</entry>
</row>
<row>
<entry>&ensp;57</entry>
<entry>Data input</entry>
</row>
<row>
<entry>&ensp;58</entry>
<entry>First error compression circuit</entry>
</row>
<row>
<entry>&ensp;59</entry>
<entry>Data input</entry>
</row>
<row>
<entry>&ensp;60</entry>
<entry>Second error compression circuit</entry>
</row>
<row>
<entry>&ensp;61</entry>
<entry>Clock input</entry>
</row>
<row>
<entry>&ensp;62</entry>
<entry>Clock input</entry>
</row>
<row>
<entry>&ensp;63</entry>
<entry>Clock input</entry>
</row>
<row>
<entry>&ensp;64</entry>
<entry>Control input</entry>
</row>
<row>
<entry>&ensp;65</entry>
<entry>Control input</entry>
</row>
<row>
<entry>&ensp;66</entry>
<entry>Control input</entry>
</row>
<row>
<entry>&ensp;67</entry>
<entry>Control line</entry>
</row>
<row>
<entry>&ensp;68</entry>
<entry>Control line</entry>
</row>
<row>
<entry>&ensp;69</entry>
<entry>Control line</entry>
</row>
<row>
<entry>&ensp;70</entry>
<entry>Internal controller</entry>
</row>
<row>
<entry>&ensp;71</entry>
<entry>Clock input</entry>
</row>
<row>
<entry>&ensp;72</entry>
<entry>Data output</entry>
</row>
<row>
<entry>&ensp;73</entry>
<entry>Data lines</entry>
</row>
<row>
<entry>&ensp;74</entry>
<entry>Multiplexer input</entry>
</row>
<row>
<entry>&ensp;75</entry>
<entry>Multiplexer</entry>
</row>
<row>
<entry>&ensp;76</entry>
<entry>Output</entry>
</row>
<row>
<entry>&ensp;77</entry>
<entry>Data lines</entry>
</row>
<row>
<entry>&ensp;78</entry>
<entry>Multiplexer input</entry>
</row>
<row>
<entry>&ensp;79</entry>
<entry>Data line</entry>
</row>
<row>
<entry>&ensp;80</entry>
<entry>Multiplexer input</entry>
</row>
<row>
<entry>&ensp;81</entry>
<entry>Control input</entry>
</row>
<row>
<entry>&ensp;82</entry>
<entry>Control line</entry>
</row>
<row>
<entry>&ensp;83</entry>
<entry>Multiplexer output</entry>
</row>
<row>
<entry>&ensp;84</entry>
<entry>Lines</entry>
</row>
<row>
<entry>&ensp;85</entry>
<entry>Output</entry>
</row>
<row>
<entry>&ensp;86</entry>
<entry>Lines</entry>
</row>
<row>
<entry>&ensp;87</entry>
<entry>Address generator</entry>
</row>
<row>
<entry>&ensp;88</entry>
<entry>Input</entry>
</row>
<row>
<entry>&ensp;89</entry>
<entry>Control lines</entry>
</row>
<row>
<entry>&ensp;90</entry>
<entry>Control input</entry>
</row>
<row>
<entry>&ensp;91</entry>
<entry>Address control lines</entry>
</row>
<row>
<entry>&ensp;92</entry>
<entry>Output</entry>
</row>
<row>
<entry>&ensp;93</entry>
<entry>Internal address bus</entry>
</row>
<row>
<entry>&ensp;94</entry>
<entry>Address output</entry>
</row>
<row>
<entry>&ensp;95</entry>
<entry>Address bus</entry>
</row>
<row>
<entry>&ensp;96</entry>
<entry>Address input of the synchronous circuit (3)</entry>
</row>
<row>
<entry>&ensp;97</entry>
<entry>Demultiplexer</entry>
</row>
<row>
<entry>&ensp;98</entry>
<entry>Data register</entry>
</row>
<row>
<entry>&ensp;99</entry>
<entry>Control inputs</entry>
</row>
<row>
<entry>100</entry>
<entry>Control inputs</entry>
</row>
<row>
<entry>101</entry>
<entry>Register outputs</entry>
</row>
<row>
<entry>102</entry>
<entry>Data lines</entry>
</row>
<row>
<entry>103</entry>
<entry>Data lines</entry>
</row>
<row>
<entry>104</entry>
<entry>Inputs</entry>
</row>
<row>
<entry>105</entry>
<entry>OR gate</entry>
</row>
<row>
<entry>106</entry>
<entry>Outputs</entry>
</row>
<row>
<entry>107</entry>
<entry>Data lines</entry>
</row>
<row>
<entry>108</entry>
<entry>Inputs</entry>
</row>
<row>
<entry>109</entry>
<entry>Flip-flops</entry>
</row>
<row>
<entry>110</entry>
<entry>Clock inputs</entry>
</row>
<row>
<entry>111</entry>
<entry>Clock lines</entry>
</row>
<row>
<entry>112</entry>
<entry>Reset inputs</entry>
</row>
<row>
<entry>113</entry>
<entry>Reset lines</entry>
</row>
<row>
<entry>114</entry>
<entry>Outputs</entry>
</row>
<row>
<entry>115</entry>
<entry>Feedback lines</entry>
</row>
<row>
<entry>116</entry>
<entry>Inputs</entry>
</row>
<row>
<entry>117</entry>
<entry>Data lines</entry>
</row>
<row>
<entry>118</entry>
<entry>Inputs</entry>
</row>
<row>
<entry>119</entry>
<entry>Error register</entry>
</row>
<row>
<entry>120</entry>
<entry>Register output</entry>
</row>
<row>
<entry>121</entry>
<entry>Output line</entry>
</row>
<row>
<entry>122</entry>
<entry>Control line</entry>
</row>
<row>
<entry>123</entry>
<entry>Data lines</entry>
</row>
<row>
<entry>124</entry>
<entry>Inputs</entry>
</row>
<row>
<entry>125</entry>
<entry>OR logic</entry>
</row>
<row>
<entry>126</entry>
<entry>Output</entry>
</row>
<row>
<entry>127</entry>
<entry>Line</entry>
</row>
<row>
<entry>128</entry>
<entry>Input</entry>
</row>
<row>
<entry>129</entry>
<entry>Flip-flop</entry>
</row>
<row>
<entry>130</entry>
<entry>Clock input</entry>
</row>
<row>
<entry>131</entry>
<entry>Clock line</entry>
</row>
<row>
<entry>132</entry>
<entry>Reset input</entry>
</row>
<row>
<entry>133</entry>
<entry>Reset line</entry>
</row>
<row>
<entry>134</entry>
<entry>Output</entry>
</row>
<row>
<entry>135</entry>
<entry>Feedback line</entry>
</row>
<row>
<entry>136</entry>
<entry>Input</entry>
</row>
<row>
<entry>137</entry>
<entry>Line</entry>
</row>
<row>
<entry>138</entry>
<entry>Line</entry>
</row>
<row>
<entry>139</entry>
<entry>Flip-flop</entry>
</row>
<row>
<entry>140</entry>
<entry>Clock input</entry>
</row>
<row>
<entry>141</entry>
<entry>Clock line</entry>
</row>
<row>
<entry>142</entry>
<entry>Output</entry>
</row>
<row>
<entry>143</entry>
<entry>Frequency divider</entry>
</row>
<row>
<entry>144</entry>
<entry>Clock line</entry>
</row>
<row>
<entry>145</entry>
<entry>Input</entry>
</row>
<row><entry namest="1" nameend="2" align="center" rowsep="1"></entry>
</row>
</tbody>
</tgroup>
</table>
</table-cwu>
</paragraph>
</detailed-description>
</subdoc-description>
<subdoc-claims>
<claim id="CLM-00001">
<claim-text><highlight><bold>1</bold></highlight>. Test circuit for testing a synchronous circuit (<highlight><bold>3</bold></highlight>) which is clocked with an operating clock signal with a high operating clock frequency, having: 
<claim-text>(a) a frequency multiplication circuit (<highlight><bold>8</bold></highlight>), which receives a clock signal from an external test unit (<highlight><bold>2</bold></highlight>) and multiplies the low clock frequency of said clock signal by a specific factor for the purpose of generating the operating clock signal; </claim-text>
<claim-text>(b) a data comparison circuit (<highlight><bold>49</bold></highlight>), which is clocked with the operating clock signal, receives a data block read from the synchronous circuit (<highlight><bold>3</bold></highlight>) to be tested, which data block has a specific number (n) of data words n each comprising m data bits, and compares it with associated desired data words, each comprising m desired data, for the purpose of generating a corresponding number (n) of error data words each comprising m error data; </claim-text>
<claim-text>(c) a data register array (<highlight><bold>56</bold></highlight>), which has a plurality of data registers for buffer-storing the error data words generated; </claim-text>
<claim-text>(d) a first error compression circuit (<highlight><bold>58</bold></highlight>), which logically ORs the error data words buffer-stored in the data register array (<highlight><bold>56</bold></highlight>) to form a compressed error data word comprising m error bit &lsqb;sic&rsqb;, which is buffer-stored in an error register; </claim-text>
<claim-text>(e) and having a second error compression circuit (<highlight><bold>60</bold></highlight>), which logically ORs the m error data contained in the compressed error data word to form an indication datum, the indication datum being output to the external test unit (<highlight><bold>2</bold></highlight>) with the low clock frequency, and indicating whether at least one data error has occurred in the data block read from the synchronous circuit (<highlight><bold>3</bold></highlight>) to be tested. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00002">
<claim-text><highlight><bold>2</bold></highlight>. Test circuit according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference>, </claim-text>
<claim-text>characterized 
<claim-text>in that the desired data words are generated by a test data pattern generator (<highlight><bold>36</bold></highlight>) contained in the test circuit (<highlight><bold>1</bold></highlight>). </claim-text>
</claim-text>
</claim>
<claim id="CLM-00003">
<claim-text><highlight><bold>3</bold></highlight>. Test circuit according to <dependent-claim-reference depends_on="CLM-00001">claim 1</dependent-claim-reference> or <highlight><bold>2</bold></highlight>, </claim-text>
<claim-text>characterized 
<claim-text>in that the data registers of the data register array (<highlight><bold>56</bold></highlight>) can be read via data lines (<highlight><bold>72</bold></highlight>, <highlight><bold>84</bold></highlight>, <highlight><bold>86</bold></highlight>) for error analysis by the test unit (<highlight><bold>2</bold></highlight>). </claim-text>
</claim-text>
</claim>
<claim id="CLM-00004">
<claim-text><highlight><bold>4</bold></highlight>. Test circuit according to one of the preceding claims, </claim-text>
<claim-text>characterized 
<claim-text>in that the error register (<highlight><bold>119</bold></highlight>) can be read via a data line (<highlight><bold>77</bold></highlight>) for error analysis by the test unit (<highlight><bold>2</bold></highlight>). </claim-text>
</claim-text>
</claim>
<claim id="CLM-00005">
<claim-text><highlight><bold>5</bold></highlight>. Test circuit according to one of the preceding claims, </claim-text>
<claim-text>characterized 
<claim-text>in that the data comparison circuit (<highlight><bold>49</bold></highlight>) is connected via a first internal data bus (<highlight><bold>54</bold></highlight><highlight><italic>a</italic></highlight>) to the data register array (<highlight><bold>56</bold></highlight>) and the first error compression circuit (<highlight><bold>58</bold></highlight>), which is connected via a second internal data bus (<highlight><bold>54</bold></highlight><highlight><italic>b</italic></highlight>) to the second error compression circuit (<highlight><bold>60</bold></highlight>). </claim-text>
</claim-text>
</claim>
<claim id="CLM-00006">
<claim-text><highlight><bold>6</bold></highlight>. Test circuit according to one of the preceding claims, </claim-text>
<claim-text>characterized 
<claim-text>in that the data register array (<highlight><bold>56</bold></highlight>) has a plurality of demultiplexers (<highlight><bold>97</bold></highlight>) for writing error data words present on the internal data bus (<highlight><bold>54</bold></highlight>) in parallel to the various data registers (<highlight><bold>98</bold></highlight>). </claim-text>
</claim-text>
</claim>
<claim id="CLM-00007">
<claim-text><highlight><bold>7</bold></highlight>. Test circuit according to one of the preceding claims, </claim-text>
<claim-text>characterized 
<claim-text>in that the data registers (<highlight><bold>98</bold></highlight>) of the data register array (<highlight><bold>56</bold></highlight>) are parallel-loadable shift registers which can be read serially for error analysis at a first input of a multiplexer (<highlight><bold>75</bold></highlight>). </claim-text>
</claim-text>
</claim>
<claim id="CLM-00008">
<claim-text><highlight><bold>8</bold></highlight>. Test circuit according to one of the preceding claims, </claim-text>
<claim-text>characterized 
<claim-text>in that the error register (<highlight><bold>119</bold></highlight>) of the first error compression circuit (<highlight><bold>58</bold></highlight>) is a parallel-loadable shift register which can be read serially for error analysis to a second input (<highlight><bold>78</bold></highlight>) of the multiplexer (<highlight><bold>75</bold></highlight>). </claim-text>
</claim-text>
</claim>
<claim id="CLM-00009">
<claim-text><highlight><bold>9</bold></highlight>. Test circuit according to one of the preceding claims, </claim-text>
<claim-text>characterized 
<claim-text>in that the indication datum generated by the second error compression circuit (<highlight><bold>60</bold></highlight>) is present at a third input (<highlight><bold>80</bold></highlight>) of the multiplexer via a line (<highlight><bold>79</bold></highlight>). </claim-text>
</claim-text>
</claim>
<claim id="CLM-00010">
<claim-text><highlight><bold>10</bold></highlight>. Test circuit according to one of the preceding claims, </claim-text>
<claim-text>characterized 
<claim-text>in that the multiplexer (<highlight><bold>75</bold></highlight>) has an output (<highlight><bold>83</bold></highlight>) connected to the external test unit (<highlight><bold>2</bold></highlight>). </claim-text>
</claim-text>
</claim>
<claim id="CLM-00011">
<claim-text><highlight><bold>11</bold></highlight>. Test circuit according to one of the preceding claims, </claim-text>
<claim-text>characterized 
<claim-text>in that the test circuit (<highlight><bold>1</bold></highlight>) has an internal controller (<highlight><bold>70</bold></highlight>) for driving the data register array (<highlight><bold>56</bold></highlight>) &lsqb;lacuna&rsqb; the first error compression circuit (<highlight><bold>58</bold></highlight>), the second error compression circuit (<highlight><bold>60</bold></highlight>) and the multiplexer (<highlight><bold>75</bold></highlight>). </claim-text>
</claim-text>
</claim>
<claim id="CLM-00012">
<claim-text><highlight><bold>12</bold></highlight>. Test circuit according to one of the preceding claims, </claim-text>
<claim-text>characterized 
<claim-text>in that the test circuit (<highlight><bold>1</bold></highlight>) is integrated in the synchronous circuit (<highlight><bold>3</bold></highlight>) to be tested. </claim-text>
</claim-text>
</claim>
<claim id="CLM-00013">
<claim-text><highlight><bold>13</bold></highlight>. Use of the test circuit according to one of the preceding <dependent-claim-reference depends_on="CLM-00001">claims 1</dependent-claim-reference> to <dependent-claim-reference depends_on="CLM-00012">12</dependent-claim-reference> for testing a synchronous memory. </claim-text>
</claim>
<claim id="CLM-00014">
<claim-text><highlight><bold>14</bold></highlight>. Method for testing a synchronous circuit having the following steps: 
<claim-text>(a) reading-in of a data block from the circuit (<highlight><bold>3</bold></highlight>) to be tested with a high operating clock frequency; </claim-text>
<claim-text>(b) comparison of the data of the data block read in with desired data for the purpose of generating error data; </claim-text>
<claim-text>(c) buffer-storage of the error data in a data register array (<highlight><bold>56</bold></highlight>); </claim-text>
<claim-text>(d) compression of the error data buffer-stored in the data register array (<highlight><bold>56</bold></highlight>) to form an indication datum which indicates whether at least one data error is contained in the data block read in; </claim-text>
<claim-text>(e) transmission of the indication datum to a test unit (<highlight><bold>2</bold></highlight>) with a low clock frequency for further error analysis.</claim-text>
</claim-text>
</claim>
</subdoc-claims>
<subdoc-drawings id="DRAWINGS">
<heading lvl="0" align="CENTER">Drawings</heading>
<representative-figure>2</representative-figure>
<figure id="figure-D00000">
<image id="EMI-D00000" file="US20030005389A1-20030102-D00000.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00001">
<image id="EMI-D00001" file="US20030005389A1-20030102-D00001.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00002">
<image id="EMI-D00002" file="US20030005389A1-20030102-D00002.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00003">
<image id="EMI-D00003" file="US20030005389A1-20030102-D00003.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00004">
<image id="EMI-D00004" file="US20030005389A1-20030102-D00004.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00005">
<image id="EMI-D00005" file="US20030005389A1-20030102-D00005.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00006">
<image id="EMI-D00006" file="US20030005389A1-20030102-D00006.TIF" imf="TIFF" ti="DR"/>
</figure>
<figure id="figure-D00007">
<image id="EMI-D00007" file="US20030005389A1-20030102-D00007.TIF" imf="TIFF" ti="DR"/>
</figure>
</subdoc-drawings>
</patent-application-publication>
