
../compcert-repos/stcorp-coda-3a25f25/CMakeFiles/coda_static.dir/libcoda/zlib/adler32.c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <coda_adler32>:
   0:	push	{fp}		; (str fp, [sp, #-4]!)
   4:	add	fp, sp, #0
   8:	sub	sp, sp, #28
   c:	str	r0, [fp, #-16]
  10:	str	r1, [fp, #-20]	; 0xffffffec
  14:	str	r2, [fp, #-24]	; 0xffffffe8
  18:	ldr	r3, [fp, #-16]
  1c:	lsr	r3, r3, #16
  20:	str	r3, [fp, #-8]
  24:	ldr	r3, [fp, #-16]
  28:	uxth	r3, r3
  2c:	str	r3, [fp, #-16]
  30:	ldr	r3, [fp, #-24]	; 0xffffffe8
  34:	cmp	r3, #1
  38:	bne	b8 <coda_adler32+0xb8>
  3c:	ldr	r3, [fp, #-20]	; 0xffffffec
  40:	ldrb	r3, [r3]
  44:	mov	r2, r3
  48:	ldr	r3, [fp, #-16]
  4c:	add	r3, r3, r2
  50:	str	r3, [fp, #-16]
  54:	ldr	r3, [fp, #-16]
  58:	movw	r2, #65520	; 0xfff0
  5c:	cmp	r3, r2
  60:	bls	74 <coda_adler32+0x74>
  64:	ldr	r3, [fp, #-16]
  68:	sub	r3, r3, #65280	; 0xff00
  6c:	sub	r3, r3, #241	; 0xf1
  70:	str	r3, [fp, #-16]
  74:	ldr	r2, [fp, #-8]
  78:	ldr	r3, [fp, #-16]
  7c:	add	r3, r2, r3
  80:	str	r3, [fp, #-8]
  84:	ldr	r3, [fp, #-8]
  88:	movw	r2, #65520	; 0xfff0
  8c:	cmp	r3, r2
  90:	bls	a4 <coda_adler32+0xa4>
  94:	ldr	r3, [fp, #-8]
  98:	sub	r3, r3, #65280	; 0xff00
  9c:	sub	r3, r3, #241	; 0xf1
  a0:	str	r3, [fp, #-8]
  a4:	ldr	r3, [fp, #-8]
  a8:	lsl	r2, r3, #16
  ac:	ldr	r3, [fp, #-16]
  b0:	orr	r3, r2, r3
  b4:	b	858 <coda_adler32+0x858>
  b8:	ldr	r3, [fp, #-20]	; 0xffffffec
  bc:	cmp	r3, #0
  c0:	bne	cc <coda_adler32+0xcc>
  c4:	mov	r3, #1
  c8:	b	858 <coda_adler32+0x858>
  cc:	ldr	r3, [fp, #-24]	; 0xffffffe8
  d0:	cmp	r3, #15
  d4:	bhi	4b8 <coda_adler32+0x4b8>
  d8:	b	10c <coda_adler32+0x10c>
  dc:	ldr	r3, [fp, #-20]	; 0xffffffec
  e0:	add	r2, r3, #1
  e4:	str	r2, [fp, #-20]	; 0xffffffec
  e8:	ldrb	r3, [r3]
  ec:	mov	r2, r3
  f0:	ldr	r3, [fp, #-16]
  f4:	add	r3, r3, r2
  f8:	str	r3, [fp, #-16]
  fc:	ldr	r2, [fp, #-8]
 100:	ldr	r3, [fp, #-16]
 104:	add	r3, r2, r3
 108:	str	r3, [fp, #-8]
 10c:	ldr	r3, [fp, #-24]	; 0xffffffe8
 110:	sub	r2, r3, #1
 114:	str	r2, [fp, #-24]	; 0xffffffe8
 118:	cmp	r3, #0
 11c:	bne	dc <coda_adler32+0xdc>
 120:	ldr	r3, [fp, #-16]
 124:	movw	r2, #65520	; 0xfff0
 128:	cmp	r3, r2
 12c:	bls	140 <coda_adler32+0x140>
 130:	ldr	r3, [fp, #-16]
 134:	sub	r3, r3, #65280	; 0xff00
 138:	sub	r3, r3, #241	; 0xf1
 13c:	str	r3, [fp, #-16]
 140:	ldr	r2, [fp, #-8]
 144:	movw	r3, #32881	; 0x8071
 148:	movt	r3, #32775	; 0x8007
 14c:	umull	r1, r3, r3, r2
 150:	lsr	r3, r3, #15
 154:	movw	r1, #65521	; 0xfff1
 158:	mul	r3, r1, r3
 15c:	sub	r3, r2, r3
 160:	str	r3, [fp, #-8]
 164:	ldr	r3, [fp, #-8]
 168:	lsl	r2, r3, #16
 16c:	ldr	r3, [fp, #-16]
 170:	orr	r3, r2, r3
 174:	b	858 <coda_adler32+0x858>
 178:	ldr	r3, [fp, #-24]	; 0xffffffe8
 17c:	sub	r3, r3, #5504	; 0x1580
 180:	sub	r3, r3, #48	; 0x30
 184:	str	r3, [fp, #-24]	; 0xffffffe8
 188:	movw	r3, #347	; 0x15b
 18c:	str	r3, [fp, #-12]
 190:	ldr	r3, [fp, #-20]	; 0xffffffec
 194:	ldrb	r3, [r3]
 198:	mov	r2, r3
 19c:	ldr	r3, [fp, #-16]
 1a0:	add	r3, r3, r2
 1a4:	str	r3, [fp, #-16]
 1a8:	ldr	r2, [fp, #-8]
 1ac:	ldr	r3, [fp, #-16]
 1b0:	add	r3, r2, r3
 1b4:	str	r3, [fp, #-8]
 1b8:	ldr	r3, [fp, #-20]	; 0xffffffec
 1bc:	add	r3, r3, #1
 1c0:	ldrb	r3, [r3]
 1c4:	mov	r2, r3
 1c8:	ldr	r3, [fp, #-16]
 1cc:	add	r3, r3, r2
 1d0:	str	r3, [fp, #-16]
 1d4:	ldr	r2, [fp, #-8]
 1d8:	ldr	r3, [fp, #-16]
 1dc:	add	r3, r2, r3
 1e0:	str	r3, [fp, #-8]
 1e4:	ldr	r3, [fp, #-20]	; 0xffffffec
 1e8:	add	r3, r3, #2
 1ec:	ldrb	r3, [r3]
 1f0:	mov	r2, r3
 1f4:	ldr	r3, [fp, #-16]
 1f8:	add	r3, r3, r2
 1fc:	str	r3, [fp, #-16]
 200:	ldr	r2, [fp, #-8]
 204:	ldr	r3, [fp, #-16]
 208:	add	r3, r2, r3
 20c:	str	r3, [fp, #-8]
 210:	ldr	r3, [fp, #-20]	; 0xffffffec
 214:	add	r3, r3, #3
 218:	ldrb	r3, [r3]
 21c:	mov	r2, r3
 220:	ldr	r3, [fp, #-16]
 224:	add	r3, r3, r2
 228:	str	r3, [fp, #-16]
 22c:	ldr	r2, [fp, #-8]
 230:	ldr	r3, [fp, #-16]
 234:	add	r3, r2, r3
 238:	str	r3, [fp, #-8]
 23c:	ldr	r3, [fp, #-20]	; 0xffffffec
 240:	add	r3, r3, #4
 244:	ldrb	r3, [r3]
 248:	mov	r2, r3
 24c:	ldr	r3, [fp, #-16]
 250:	add	r3, r3, r2
 254:	str	r3, [fp, #-16]
 258:	ldr	r2, [fp, #-8]
 25c:	ldr	r3, [fp, #-16]
 260:	add	r3, r2, r3
 264:	str	r3, [fp, #-8]
 268:	ldr	r3, [fp, #-20]	; 0xffffffec
 26c:	add	r3, r3, #5
 270:	ldrb	r3, [r3]
 274:	mov	r2, r3
 278:	ldr	r3, [fp, #-16]
 27c:	add	r3, r3, r2
 280:	str	r3, [fp, #-16]
 284:	ldr	r2, [fp, #-8]
 288:	ldr	r3, [fp, #-16]
 28c:	add	r3, r2, r3
 290:	str	r3, [fp, #-8]
 294:	ldr	r3, [fp, #-20]	; 0xffffffec
 298:	add	r3, r3, #6
 29c:	ldrb	r3, [r3]
 2a0:	mov	r2, r3
 2a4:	ldr	r3, [fp, #-16]
 2a8:	add	r3, r3, r2
 2ac:	str	r3, [fp, #-16]
 2b0:	ldr	r2, [fp, #-8]
 2b4:	ldr	r3, [fp, #-16]
 2b8:	add	r3, r2, r3
 2bc:	str	r3, [fp, #-8]
 2c0:	ldr	r3, [fp, #-20]	; 0xffffffec
 2c4:	add	r3, r3, #7
 2c8:	ldrb	r3, [r3]
 2cc:	mov	r2, r3
 2d0:	ldr	r3, [fp, #-16]
 2d4:	add	r3, r3, r2
 2d8:	str	r3, [fp, #-16]
 2dc:	ldr	r2, [fp, #-8]
 2e0:	ldr	r3, [fp, #-16]
 2e4:	add	r3, r2, r3
 2e8:	str	r3, [fp, #-8]
 2ec:	ldr	r3, [fp, #-20]	; 0xffffffec
 2f0:	add	r3, r3, #8
 2f4:	ldrb	r3, [r3]
 2f8:	mov	r2, r3
 2fc:	ldr	r3, [fp, #-16]
 300:	add	r3, r3, r2
 304:	str	r3, [fp, #-16]
 308:	ldr	r2, [fp, #-8]
 30c:	ldr	r3, [fp, #-16]
 310:	add	r3, r2, r3
 314:	str	r3, [fp, #-8]
 318:	ldr	r3, [fp, #-20]	; 0xffffffec
 31c:	add	r3, r3, #9
 320:	ldrb	r3, [r3]
 324:	mov	r2, r3
 328:	ldr	r3, [fp, #-16]
 32c:	add	r3, r3, r2
 330:	str	r3, [fp, #-16]
 334:	ldr	r2, [fp, #-8]
 338:	ldr	r3, [fp, #-16]
 33c:	add	r3, r2, r3
 340:	str	r3, [fp, #-8]
 344:	ldr	r3, [fp, #-20]	; 0xffffffec
 348:	add	r3, r3, #10
 34c:	ldrb	r3, [r3]
 350:	mov	r2, r3
 354:	ldr	r3, [fp, #-16]
 358:	add	r3, r3, r2
 35c:	str	r3, [fp, #-16]
 360:	ldr	r2, [fp, #-8]
 364:	ldr	r3, [fp, #-16]
 368:	add	r3, r2, r3
 36c:	str	r3, [fp, #-8]
 370:	ldr	r3, [fp, #-20]	; 0xffffffec
 374:	add	r3, r3, #11
 378:	ldrb	r3, [r3]
 37c:	mov	r2, r3
 380:	ldr	r3, [fp, #-16]
 384:	add	r3, r3, r2
 388:	str	r3, [fp, #-16]
 38c:	ldr	r2, [fp, #-8]
 390:	ldr	r3, [fp, #-16]
 394:	add	r3, r2, r3
 398:	str	r3, [fp, #-8]
 39c:	ldr	r3, [fp, #-20]	; 0xffffffec
 3a0:	add	r3, r3, #12
 3a4:	ldrb	r3, [r3]
 3a8:	mov	r2, r3
 3ac:	ldr	r3, [fp, #-16]
 3b0:	add	r3, r3, r2
 3b4:	str	r3, [fp, #-16]
 3b8:	ldr	r2, [fp, #-8]
 3bc:	ldr	r3, [fp, #-16]
 3c0:	add	r3, r2, r3
 3c4:	str	r3, [fp, #-8]
 3c8:	ldr	r3, [fp, #-20]	; 0xffffffec
 3cc:	add	r3, r3, #13
 3d0:	ldrb	r3, [r3]
 3d4:	mov	r2, r3
 3d8:	ldr	r3, [fp, #-16]
 3dc:	add	r3, r3, r2
 3e0:	str	r3, [fp, #-16]
 3e4:	ldr	r2, [fp, #-8]
 3e8:	ldr	r3, [fp, #-16]
 3ec:	add	r3, r2, r3
 3f0:	str	r3, [fp, #-8]
 3f4:	ldr	r3, [fp, #-20]	; 0xffffffec
 3f8:	add	r3, r3, #14
 3fc:	ldrb	r3, [r3]
 400:	mov	r2, r3
 404:	ldr	r3, [fp, #-16]
 408:	add	r3, r3, r2
 40c:	str	r3, [fp, #-16]
 410:	ldr	r2, [fp, #-8]
 414:	ldr	r3, [fp, #-16]
 418:	add	r3, r2, r3
 41c:	str	r3, [fp, #-8]
 420:	ldr	r3, [fp, #-20]	; 0xffffffec
 424:	add	r3, r3, #15
 428:	ldrb	r3, [r3]
 42c:	mov	r2, r3
 430:	ldr	r3, [fp, #-16]
 434:	add	r3, r3, r2
 438:	str	r3, [fp, #-16]
 43c:	ldr	r2, [fp, #-8]
 440:	ldr	r3, [fp, #-16]
 444:	add	r3, r2, r3
 448:	str	r3, [fp, #-8]
 44c:	ldr	r3, [fp, #-20]	; 0xffffffec
 450:	add	r3, r3, #16
 454:	str	r3, [fp, #-20]	; 0xffffffec
 458:	ldr	r3, [fp, #-12]
 45c:	sub	r3, r3, #1
 460:	str	r3, [fp, #-12]
 464:	ldr	r3, [fp, #-12]
 468:	cmp	r3, #0
 46c:	bne	190 <coda_adler32+0x190>
 470:	ldr	r2, [fp, #-16]
 474:	movw	r3, #32881	; 0x8071
 478:	movt	r3, #32775	; 0x8007
 47c:	umull	r1, r3, r3, r2
 480:	lsr	r3, r3, #15
 484:	movw	r1, #65521	; 0xfff1
 488:	mul	r3, r1, r3
 48c:	sub	r3, r2, r3
 490:	str	r3, [fp, #-16]
 494:	ldr	r2, [fp, #-8]
 498:	movw	r3, #32881	; 0x8071
 49c:	movt	r3, #32775	; 0x8007
 4a0:	umull	r1, r3, r3, r2
 4a4:	lsr	r3, r3, #15
 4a8:	movw	r1, #65521	; 0xfff1
 4ac:	mul	r3, r1, r3
 4b0:	sub	r3, r2, r3
 4b4:	str	r3, [fp, #-8]
 4b8:	ldr	r3, [fp, #-24]	; 0xffffffe8
 4bc:	movw	r2, #5551	; 0x15af
 4c0:	cmp	r3, r2
 4c4:	bhi	178 <coda_adler32+0x178>
 4c8:	ldr	r3, [fp, #-24]	; 0xffffffe8
 4cc:	cmp	r3, #0
 4d0:	beq	848 <coda_adler32+0x848>
 4d4:	b	7ac <coda_adler32+0x7ac>
 4d8:	ldr	r3, [fp, #-24]	; 0xffffffe8
 4dc:	sub	r3, r3, #16
 4e0:	str	r3, [fp, #-24]	; 0xffffffe8
 4e4:	ldr	r3, [fp, #-20]	; 0xffffffec
 4e8:	ldrb	r3, [r3]
 4ec:	mov	r2, r3
 4f0:	ldr	r3, [fp, #-16]
 4f4:	add	r3, r3, r2
 4f8:	str	r3, [fp, #-16]
 4fc:	ldr	r2, [fp, #-8]
 500:	ldr	r3, [fp, #-16]
 504:	add	r3, r2, r3
 508:	str	r3, [fp, #-8]
 50c:	ldr	r3, [fp, #-20]	; 0xffffffec
 510:	add	r3, r3, #1
 514:	ldrb	r3, [r3]
 518:	mov	r2, r3
 51c:	ldr	r3, [fp, #-16]
 520:	add	r3, r3, r2
 524:	str	r3, [fp, #-16]
 528:	ldr	r2, [fp, #-8]
 52c:	ldr	r3, [fp, #-16]
 530:	add	r3, r2, r3
 534:	str	r3, [fp, #-8]
 538:	ldr	r3, [fp, #-20]	; 0xffffffec
 53c:	add	r3, r3, #2
 540:	ldrb	r3, [r3]
 544:	mov	r2, r3
 548:	ldr	r3, [fp, #-16]
 54c:	add	r3, r3, r2
 550:	str	r3, [fp, #-16]
 554:	ldr	r2, [fp, #-8]
 558:	ldr	r3, [fp, #-16]
 55c:	add	r3, r2, r3
 560:	str	r3, [fp, #-8]
 564:	ldr	r3, [fp, #-20]	; 0xffffffec
 568:	add	r3, r3, #3
 56c:	ldrb	r3, [r3]
 570:	mov	r2, r3
 574:	ldr	r3, [fp, #-16]
 578:	add	r3, r3, r2
 57c:	str	r3, [fp, #-16]
 580:	ldr	r2, [fp, #-8]
 584:	ldr	r3, [fp, #-16]
 588:	add	r3, r2, r3
 58c:	str	r3, [fp, #-8]
 590:	ldr	r3, [fp, #-20]	; 0xffffffec
 594:	add	r3, r3, #4
 598:	ldrb	r3, [r3]
 59c:	mov	r2, r3
 5a0:	ldr	r3, [fp, #-16]
 5a4:	add	r3, r3, r2
 5a8:	str	r3, [fp, #-16]
 5ac:	ldr	r2, [fp, #-8]
 5b0:	ldr	r3, [fp, #-16]
 5b4:	add	r3, r2, r3
 5b8:	str	r3, [fp, #-8]
 5bc:	ldr	r3, [fp, #-20]	; 0xffffffec
 5c0:	add	r3, r3, #5
 5c4:	ldrb	r3, [r3]
 5c8:	mov	r2, r3
 5cc:	ldr	r3, [fp, #-16]
 5d0:	add	r3, r3, r2
 5d4:	str	r3, [fp, #-16]
 5d8:	ldr	r2, [fp, #-8]
 5dc:	ldr	r3, [fp, #-16]
 5e0:	add	r3, r2, r3
 5e4:	str	r3, [fp, #-8]
 5e8:	ldr	r3, [fp, #-20]	; 0xffffffec
 5ec:	add	r3, r3, #6
 5f0:	ldrb	r3, [r3]
 5f4:	mov	r2, r3
 5f8:	ldr	r3, [fp, #-16]
 5fc:	add	r3, r3, r2
 600:	str	r3, [fp, #-16]
 604:	ldr	r2, [fp, #-8]
 608:	ldr	r3, [fp, #-16]
 60c:	add	r3, r2, r3
 610:	str	r3, [fp, #-8]
 614:	ldr	r3, [fp, #-20]	; 0xffffffec
 618:	add	r3, r3, #7
 61c:	ldrb	r3, [r3]
 620:	mov	r2, r3
 624:	ldr	r3, [fp, #-16]
 628:	add	r3, r3, r2
 62c:	str	r3, [fp, #-16]
 630:	ldr	r2, [fp, #-8]
 634:	ldr	r3, [fp, #-16]
 638:	add	r3, r2, r3
 63c:	str	r3, [fp, #-8]
 640:	ldr	r3, [fp, #-20]	; 0xffffffec
 644:	add	r3, r3, #8
 648:	ldrb	r3, [r3]
 64c:	mov	r2, r3
 650:	ldr	r3, [fp, #-16]
 654:	add	r3, r3, r2
 658:	str	r3, [fp, #-16]
 65c:	ldr	r2, [fp, #-8]
 660:	ldr	r3, [fp, #-16]
 664:	add	r3, r2, r3
 668:	str	r3, [fp, #-8]
 66c:	ldr	r3, [fp, #-20]	; 0xffffffec
 670:	add	r3, r3, #9
 674:	ldrb	r3, [r3]
 678:	mov	r2, r3
 67c:	ldr	r3, [fp, #-16]
 680:	add	r3, r3, r2
 684:	str	r3, [fp, #-16]
 688:	ldr	r2, [fp, #-8]
 68c:	ldr	r3, [fp, #-16]
 690:	add	r3, r2, r3
 694:	str	r3, [fp, #-8]
 698:	ldr	r3, [fp, #-20]	; 0xffffffec
 69c:	add	r3, r3, #10
 6a0:	ldrb	r3, [r3]
 6a4:	mov	r2, r3
 6a8:	ldr	r3, [fp, #-16]
 6ac:	add	r3, r3, r2
 6b0:	str	r3, [fp, #-16]
 6b4:	ldr	r2, [fp, #-8]
 6b8:	ldr	r3, [fp, #-16]
 6bc:	add	r3, r2, r3
 6c0:	str	r3, [fp, #-8]
 6c4:	ldr	r3, [fp, #-20]	; 0xffffffec
 6c8:	add	r3, r3, #11
 6cc:	ldrb	r3, [r3]
 6d0:	mov	r2, r3
 6d4:	ldr	r3, [fp, #-16]
 6d8:	add	r3, r3, r2
 6dc:	str	r3, [fp, #-16]
 6e0:	ldr	r2, [fp, #-8]
 6e4:	ldr	r3, [fp, #-16]
 6e8:	add	r3, r2, r3
 6ec:	str	r3, [fp, #-8]
 6f0:	ldr	r3, [fp, #-20]	; 0xffffffec
 6f4:	add	r3, r3, #12
 6f8:	ldrb	r3, [r3]
 6fc:	mov	r2, r3
 700:	ldr	r3, [fp, #-16]
 704:	add	r3, r3, r2
 708:	str	r3, [fp, #-16]
 70c:	ldr	r2, [fp, #-8]
 710:	ldr	r3, [fp, #-16]
 714:	add	r3, r2, r3
 718:	str	r3, [fp, #-8]
 71c:	ldr	r3, [fp, #-20]	; 0xffffffec
 720:	add	r3, r3, #13
 724:	ldrb	r3, [r3]
 728:	mov	r2, r3
 72c:	ldr	r3, [fp, #-16]
 730:	add	r3, r3, r2
 734:	str	r3, [fp, #-16]
 738:	ldr	r2, [fp, #-8]
 73c:	ldr	r3, [fp, #-16]
 740:	add	r3, r2, r3
 744:	str	r3, [fp, #-8]
 748:	ldr	r3, [fp, #-20]	; 0xffffffec
 74c:	add	r3, r3, #14
 750:	ldrb	r3, [r3]
 754:	mov	r2, r3
 758:	ldr	r3, [fp, #-16]
 75c:	add	r3, r3, r2
 760:	str	r3, [fp, #-16]
 764:	ldr	r2, [fp, #-8]
 768:	ldr	r3, [fp, #-16]
 76c:	add	r3, r2, r3
 770:	str	r3, [fp, #-8]
 774:	ldr	r3, [fp, #-20]	; 0xffffffec
 778:	add	r3, r3, #15
 77c:	ldrb	r3, [r3]
 780:	mov	r2, r3
 784:	ldr	r3, [fp, #-16]
 788:	add	r3, r3, r2
 78c:	str	r3, [fp, #-16]
 790:	ldr	r2, [fp, #-8]
 794:	ldr	r3, [fp, #-16]
 798:	add	r3, r2, r3
 79c:	str	r3, [fp, #-8]
 7a0:	ldr	r3, [fp, #-20]	; 0xffffffec
 7a4:	add	r3, r3, #16
 7a8:	str	r3, [fp, #-20]	; 0xffffffec
 7ac:	ldr	r3, [fp, #-24]	; 0xffffffe8
 7b0:	cmp	r3, #15
 7b4:	bhi	4d8 <coda_adler32+0x4d8>
 7b8:	b	7ec <coda_adler32+0x7ec>
 7bc:	ldr	r3, [fp, #-20]	; 0xffffffec
 7c0:	add	r2, r3, #1
 7c4:	str	r2, [fp, #-20]	; 0xffffffec
 7c8:	ldrb	r3, [r3]
 7cc:	mov	r2, r3
 7d0:	ldr	r3, [fp, #-16]
 7d4:	add	r3, r3, r2
 7d8:	str	r3, [fp, #-16]
 7dc:	ldr	r2, [fp, #-8]
 7e0:	ldr	r3, [fp, #-16]
 7e4:	add	r3, r2, r3
 7e8:	str	r3, [fp, #-8]
 7ec:	ldr	r3, [fp, #-24]	; 0xffffffe8
 7f0:	sub	r2, r3, #1
 7f4:	str	r2, [fp, #-24]	; 0xffffffe8
 7f8:	cmp	r3, #0
 7fc:	bne	7bc <coda_adler32+0x7bc>
 800:	ldr	r2, [fp, #-16]
 804:	movw	r3, #32881	; 0x8071
 808:	movt	r3, #32775	; 0x8007
 80c:	umull	r1, r3, r3, r2
 810:	lsr	r3, r3, #15
 814:	movw	r1, #65521	; 0xfff1
 818:	mul	r3, r1, r3
 81c:	sub	r3, r2, r3
 820:	str	r3, [fp, #-16]
 824:	ldr	r2, [fp, #-8]
 828:	movw	r3, #32881	; 0x8071
 82c:	movt	r3, #32775	; 0x8007
 830:	umull	r1, r3, r3, r2
 834:	lsr	r3, r3, #15
 838:	movw	r1, #65521	; 0xfff1
 83c:	mul	r3, r1, r3
 840:	sub	r3, r2, r3
 844:	str	r3, [fp, #-8]
 848:	ldr	r3, [fp, #-8]
 84c:	lsl	r2, r3, #16
 850:	ldr	r3, [fp, #-16]
 854:	orr	r3, r2, r3
 858:	mov	r0, r3
 85c:	add	sp, fp, #0
 860:	pop	{fp}		; (ldr fp, [sp], #4)
 864:	bx	lr

00000868 <adler32_combine_>:
 868:	push	{fp}		; (str fp, [sp, #-4]!)
 86c:	add	fp, sp, #0
 870:	sub	sp, sp, #36	; 0x24
 874:	str	r0, [fp, #-24]	; 0xffffffe8
 878:	str	r1, [fp, #-28]	; 0xffffffe4
 87c:	str	r2, [fp, #-32]	; 0xffffffe0
 880:	ldr	r3, [fp, #-32]	; 0xffffffe0
 884:	cmp	r3, #0
 888:	bge	894 <adler32_combine_+0x2c>
 88c:	mvn	r3, #0
 890:	b	9f0 <adler32_combine_+0x188>
 894:	ldr	r3, [fp, #-32]	; 0xffffffe0
 898:	movw	r2, #32881	; 0x8071
 89c:	movt	r2, #32775	; 0x8007
 8a0:	smull	r1, r2, r2, r3
 8a4:	add	r2, r2, r3
 8a8:	asr	r1, r2, #15
 8ac:	asr	r2, r3, #31
 8b0:	sub	r2, r1, r2
 8b4:	movw	r1, #65521	; 0xfff1
 8b8:	mul	r2, r1, r2
 8bc:	sub	r3, r3, r2
 8c0:	str	r3, [fp, #-32]	; 0xffffffe0
 8c4:	ldr	r3, [fp, #-32]	; 0xffffffe0
 8c8:	str	r3, [fp, #-16]
 8cc:	ldr	r3, [fp, #-24]	; 0xffffffe8
 8d0:	uxth	r3, r3
 8d4:	str	r3, [fp, #-8]
 8d8:	ldr	r3, [fp, #-16]
 8dc:	ldr	r2, [fp, #-8]
 8e0:	mul	r3, r2, r3
 8e4:	str	r3, [fp, #-12]
 8e8:	ldr	r2, [fp, #-12]
 8ec:	movw	r3, #32881	; 0x8071
 8f0:	movt	r3, #32775	; 0x8007
 8f4:	umull	r1, r3, r3, r2
 8f8:	lsr	r3, r3, #15
 8fc:	movw	r1, #65521	; 0xfff1
 900:	mul	r3, r1, r3
 904:	sub	r3, r2, r3
 908:	str	r3, [fp, #-12]
 90c:	ldr	r3, [fp, #-28]	; 0xffffffe4
 910:	uxth	r2, r3
 914:	ldr	r3, [fp, #-8]
 918:	add	r3, r2, r3
 91c:	add	r3, r3, #65280	; 0xff00
 920:	add	r3, r3, #240	; 0xf0
 924:	str	r3, [fp, #-8]
 928:	ldr	r3, [fp, #-24]	; 0xffffffe8
 92c:	lsr	r2, r3, #16
 930:	ldr	r3, [fp, #-28]	; 0xffffffe4
 934:	lsr	r3, r3, #16
 938:	add	r2, r2, r3
 93c:	ldr	r3, [fp, #-16]
 940:	sub	r2, r2, r3
 944:	ldr	r3, [fp, #-12]
 948:	add	r3, r2, r3
 94c:	add	r3, r3, #65280	; 0xff00
 950:	add	r3, r3, #241	; 0xf1
 954:	str	r3, [fp, #-12]
 958:	ldr	r3, [fp, #-8]
 95c:	movw	r2, #65520	; 0xfff0
 960:	cmp	r3, r2
 964:	bls	978 <adler32_combine_+0x110>
 968:	ldr	r3, [fp, #-8]
 96c:	sub	r3, r3, #65280	; 0xff00
 970:	sub	r3, r3, #241	; 0xf1
 974:	str	r3, [fp, #-8]
 978:	ldr	r3, [fp, #-8]
 97c:	movw	r2, #65520	; 0xfff0
 980:	cmp	r3, r2
 984:	bls	998 <adler32_combine_+0x130>
 988:	ldr	r3, [fp, #-8]
 98c:	sub	r3, r3, #65280	; 0xff00
 990:	sub	r3, r3, #241	; 0xf1
 994:	str	r3, [fp, #-8]
 998:	ldr	r2, [fp, #-12]
 99c:	movw	r3, #65505	; 0xffe1
 9a0:	movt	r3, #1
 9a4:	cmp	r2, r3
 9a8:	bls	9c0 <adler32_combine_+0x158>
 9ac:	ldr	r2, [fp, #-12]
 9b0:	mov	r3, #30
 9b4:	movt	r3, #65534	; 0xfffe
 9b8:	add	r3, r2, r3
 9bc:	str	r3, [fp, #-12]
 9c0:	ldr	r3, [fp, #-12]
 9c4:	movw	r2, #65520	; 0xfff0
 9c8:	cmp	r3, r2
 9cc:	bls	9e0 <adler32_combine_+0x178>
 9d0:	ldr	r3, [fp, #-12]
 9d4:	sub	r3, r3, #65280	; 0xff00
 9d8:	sub	r3, r3, #241	; 0xf1
 9dc:	str	r3, [fp, #-12]
 9e0:	ldr	r3, [fp, #-12]
 9e4:	lsl	r2, r3, #16
 9e8:	ldr	r3, [fp, #-8]
 9ec:	orr	r3, r2, r3
 9f0:	mov	r0, r3
 9f4:	add	sp, fp, #0
 9f8:	pop	{fp}		; (ldr fp, [sp], #4)
 9fc:	bx	lr

00000a00 <coda_adler32_combine>:
 a00:	str	fp, [sp, #-8]!
 a04:	str	lr, [sp, #4]
 a08:	add	fp, sp, #4
 a0c:	sub	sp, sp, #16
 a10:	str	r0, [fp, #-8]
 a14:	str	r1, [fp, #-12]
 a18:	str	r2, [fp, #-16]
 a1c:	ldr	r2, [fp, #-16]
 a20:	ldr	r1, [fp, #-12]
 a24:	ldr	r0, [fp, #-8]
 a28:	bl	868 <adler32_combine_>
 a2c:	mov	r3, r0
 a30:	mov	r0, r3
 a34:	sub	sp, fp, #4
 a38:	ldr	fp, [sp]
 a3c:	add	sp, sp, #4
 a40:	pop	{pc}		; (ldr pc, [sp], #4)

00000a44 <coda_adler32_combine64>:
 a44:	str	fp, [sp, #-8]!
 a48:	str	lr, [sp, #4]
 a4c:	add	fp, sp, #4
 a50:	sub	sp, sp, #16
 a54:	str	r0, [fp, #-8]
 a58:	str	r1, [fp, #-12]
 a5c:	str	r2, [fp, #-16]
 a60:	ldr	r2, [fp, #-16]
 a64:	ldr	r1, [fp, #-12]
 a68:	ldr	r0, [fp, #-8]
 a6c:	bl	868 <adler32_combine_>
 a70:	mov	r3, r0
 a74:	mov	r0, r3
 a78:	sub	sp, fp, #4
 a7c:	ldr	fp, [sp]
 a80:	add	sp, sp, #4
 a84:	pop	{pc}		; (ldr pc, [sp], #4)
