{"vcs1":{"timestamp_begin":1726064835.812041772, "rt":1.36, "ut":0.36, "st":0.22}}
{"vcselab":{"timestamp_begin":1726064837.269326470, "rt":1.01, "ut":0.29, "st":0.14}}
{"link":{"timestamp_begin":1726064838.352671053, "rt":0.36, "ut":0.17, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726064835.026732117}
{"VCS_COMP_START_TIME": 1726064835.026732117}
{"VCS_COMP_END_TIME": 1726064840.148277940}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 330188}}
{"stitch_vcselab": {"peak_mem": 223284}}
