m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/simulation/modelsim
Ealu_vhd
Z1 w1619814067
Z2 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
!i122 0
R0
Z5 8C:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/alu.vhd
Z6 FC:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/alu.vhd
l0
L7 1
VE@7J<V>H?VQ_B17iJUU@X2
!s100 67Cd_c8e]o:zeFo0HifjE3
Z7 OV;C;2020.1;71
31
Z8 !s110 1619814362
!i10b 1
Z9 !s108 1619814362.000000
Z10 !s90 -reportprogress|300|-93|-work|work|C:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/alu.vhd|
Z11 !s107 C:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/alu.vhd|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1 CvgOpt 0
Abdf_type
R2
R3
R4
DEx4 work 7 alu_vhd 0 22 E@7J<V>H?VQ_B17iJUU@X2
!i122 0
l19
L17 75
VUj7X7RdQD@TTD;51HYmP^1
!s100 n5L5oCldY6]]YjBCOgCie3
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eriscv_processor
Z14 w1619733185
R3
R2
!i122 1
R0
Z15 8C:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/RiscV_Processor.vhd
Z16 FC:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/RiscV_Processor.vhd
l0
L6 1
V>CgFgCnAUgoP5FN[C6H_70
!s100 XB<BklP8VWgQQc=_FWGe43
R7
31
R8
!i10b 1
R9
Z17 !s90 -reportprogress|300|-93|-work|work|C:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/RiscV_Processor.vhd|
Z18 !s107 C:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/RiscV_Processor.vhd|
!i113 1
R12
R13
Abdf_type
R3
R2
DEx4 work 15 riscv_processor 0 22 >CgFgCnAUgoP5FN[C6H_70
!i122 1
l27
L16 22
VD:GX@bF`AL^aZgk1CO^Em1
!s100 `^3JTeIBDQIh0NThBkj<Y1
R7
31
R8
!i10b 1
R9
R17
R18
!i113 1
R12
R13
Etestbench_alu
Z19 w1619814347
Z20 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z21 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z22 DPx4 ieee 16 std_logic_textio 0 22 ^l:n6VFdg74Q?CKDhjD]D3
R3
R2
!i122 2
R0
Z23 8C:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/simulation/modelsim/testbench_alu.vhd
Z24 FC:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/simulation/modelsim/testbench_alu.vhd
l0
L8 1
VgV8elhd4=<RRD4e0lMn[g0
!s100 hUZ[1;3M7]Ng1;G@2i4e>0
R7
31
R8
!i10b 1
R9
Z25 !s90 -reportprogress|300|-93|-work|work|C:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/simulation/modelsim/testbench_alu.vhd|
!s107 C:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/simulation/modelsim/testbench_alu.vhd|
!i113 1
R12
R13
Atestbench_alu_arch
R20
R21
R22
R3
R2
DEx4 work 13 testbench_alu 0 22 gV8elhd4=<RRD4e0lMn[g0
!i122 2
l28
L11 122
V;NL:UfWV7@QXoElLWVE<T1
!s100 0=4eXiGeAinLG4?ZYn2]e3
R7
31
R8
!i10b 1
R9
R25
Z26 !s107 C:/Users/Pedro Nogueira/Documents/projects/quartus/OAC-RiscV/RiscV_Processor/simulation/modelsim/testbench_alu.vhd|
!i113 1
R12
R13
