Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Dec  4 04:10:18 2022
| Host         : LAPTOP-AU7949BK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Motor_Driver_timing_summary_routed.rpt -pb Motor_Driver_timing_summary_routed.pb -rpx Motor_Driver_timing_summary_routed.rpx -warn_on_violation
| Design       : Motor_Driver
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   18          
TIMING-20  Warning   Non-clocked latch               7           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (143)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7)
5. checking no_input_delay (5)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (143)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: SW0 (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_reg_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_reg_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_reg_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_reg_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_reg_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_reg_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_reg_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_reg_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_reg_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_reg_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_reg_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_reg_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_reg_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_reg_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_reg_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_reg_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_reg_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_reg_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_reg_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_reg_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_reg_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_reg_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_reg_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_reg_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_reg_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_reg_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: count_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7)
------------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.827        0.000                      0                  156        0.227        0.000                      0                  156        4.500        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.827        0.000                      0                  156        0.227        0.000                      0                  156        4.500        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.827ns  (required time - arrival time)
  Source:                 count_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 1.076ns (20.982%)  route 4.052ns (79.018%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.624     5.145    CLK_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  count_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  count_reg_reg[22]/Q
                         net (fo=4, routed)           1.541     7.142    count_reg[22]
    SLICE_X60Y24         LUT4 (Prop_lut4_I0_O)        0.124     7.266 r  cycle_A_reg[19]_i_15/O
                         net (fo=1, routed)           0.670     7.936    cycle_A_reg[19]_i_15_n_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I4_O)        0.124     8.060 r  cycle_A_reg[19]_i_9/O
                         net (fo=1, routed)           0.162     8.222    cycle_A_reg[19]_i_9_n_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.346 r  cycle_A_reg[19]_i_3/O
                         net (fo=2, routed)           0.849     9.195    cycle_A_reg[19]_i_3_n_0
    SLICE_X59Y26         LUT2 (Prop_lut2_I1_O)        0.124     9.319 f  FSM_onehot_state_reg[5]_i_2/O
                         net (fo=5, routed)           0.830    10.150    FSM_onehot_state_reg[5]_i_2_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I3_O)        0.124    10.274 r  FSM_onehot_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    10.274    FSM_onehot_state_reg[3]_i_1_n_0
    SLICE_X59Y28         FDRE                                         r  FSM_onehot_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.506    14.847    CLK_IBUF_BUFG
    SLICE_X59Y28         FDRE                                         r  FSM_onehot_state_reg_reg[3]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X59Y28         FDRE (Setup_fdre_C_D)        0.029    15.101    FSM_onehot_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -10.274    
  -------------------------------------------------------------------
                         slack                                  4.827    

Slack (MET) :             4.886ns  (required time - arrival time)
  Source:                 counter1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.533ns  (logic 1.002ns (22.105%)  route 3.531ns (77.895%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.627     5.148    CLK_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  counter1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  counter1_reg[15]/Q
                         net (fo=12, routed)          1.590     7.256    p_0_in[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.152     7.408 f  an_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.877     8.285    an_OBUF[3]
    SLICE_X65Y30         LUT6 (Prop_lut6_I5_O)        0.332     8.617 r  counter1[0]_i_1/O
                         net (fo=17, routed)          1.064     9.681    clear
    SLICE_X64Y32         FDRE                                         r  counter1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.511    14.852    CLK_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  counter1_reg[16]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X64Y32         FDRE (Setup_fdre_C_R)       -0.524    14.567    counter1_reg[16]
  -------------------------------------------------------------------
                         required time                         14.567    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  4.886    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 count_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.045ns  (logic 1.076ns (21.327%)  route 3.969ns (78.673%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.624     5.145    CLK_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  count_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  count_reg_reg[22]/Q
                         net (fo=4, routed)           1.541     7.142    count_reg[22]
    SLICE_X60Y24         LUT4 (Prop_lut4_I0_O)        0.124     7.266 f  cycle_A_reg[19]_i_15/O
                         net (fo=1, routed)           0.670     7.936    cycle_A_reg[19]_i_15_n_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I4_O)        0.124     8.060 f  cycle_A_reg[19]_i_9/O
                         net (fo=1, routed)           0.162     8.222    cycle_A_reg[19]_i_9_n_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.346 f  cycle_A_reg[19]_i_3/O
                         net (fo=2, routed)           0.849     9.195    cycle_A_reg[19]_i_3_n_0
    SLICE_X59Y26         LUT2 (Prop_lut2_I1_O)        0.124     9.319 r  FSM_onehot_state_reg[5]_i_2/O
                         net (fo=5, routed)           0.747    10.067    FSM_onehot_state_reg[5]_i_2_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I2_O)        0.124    10.191 r  FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.191    FSM_onehot_state_reg[0]_i_1_n_0
    SLICE_X58Y26         FDRE                                         r  FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.503    14.844    CLK_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  FSM_onehot_state_reg_reg[0]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X58Y26         FDRE (Setup_fdre_C_D)        0.031    15.100    FSM_onehot_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.975ns  (required time - arrival time)
  Source:                 count_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.980ns  (logic 1.076ns (21.608%)  route 3.904ns (78.392%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.624     5.145    CLK_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  count_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  count_reg_reg[22]/Q
                         net (fo=4, routed)           1.541     7.142    count_reg[22]
    SLICE_X60Y24         LUT4 (Prop_lut4_I0_O)        0.124     7.266 r  cycle_A_reg[19]_i_15/O
                         net (fo=1, routed)           0.670     7.936    cycle_A_reg[19]_i_15_n_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I4_O)        0.124     8.060 r  cycle_A_reg[19]_i_9/O
                         net (fo=1, routed)           0.162     8.222    cycle_A_reg[19]_i_9_n_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.346 r  cycle_A_reg[19]_i_3/O
                         net (fo=2, routed)           0.849     9.195    cycle_A_reg[19]_i_3_n_0
    SLICE_X59Y26         LUT2 (Prop_lut2_I1_O)        0.124     9.319 f  FSM_onehot_state_reg[5]_i_2/O
                         net (fo=5, routed)           0.682    10.001    FSM_onehot_state_reg[5]_i_2_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.125 r  FSM_onehot_state_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    10.125    FSM_onehot_state_reg[5]_i_1_n_0
    SLICE_X58Y26         FDRE                                         r  FSM_onehot_state_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.503    14.844    CLK_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  FSM_onehot_state_reg_reg[5]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X58Y26         FDRE (Setup_fdre_C_D)        0.031    15.100    FSM_onehot_state_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.100    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  4.975    

Slack (MET) :             4.976ns  (required time - arrival time)
  Source:                 count_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 1.076ns (21.620%)  route 3.901ns (78.380%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.624     5.145    CLK_IBUF_BUFG
    SLICE_X62Y28         FDRE                                         r  count_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y28         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  count_reg_reg[22]/Q
                         net (fo=4, routed)           1.541     7.142    count_reg[22]
    SLICE_X60Y24         LUT4 (Prop_lut4_I0_O)        0.124     7.266 r  cycle_A_reg[19]_i_15/O
                         net (fo=1, routed)           0.670     7.936    cycle_A_reg[19]_i_15_n_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I4_O)        0.124     8.060 r  cycle_A_reg[19]_i_9/O
                         net (fo=1, routed)           0.162     8.222    cycle_A_reg[19]_i_9_n_0
    SLICE_X60Y24         LUT6 (Prop_lut6_I5_O)        0.124     8.346 r  cycle_A_reg[19]_i_3/O
                         net (fo=2, routed)           0.849     9.195    cycle_A_reg[19]_i_3_n_0
    SLICE_X59Y26         LUT2 (Prop_lut2_I1_O)        0.124     9.319 f  FSM_onehot_state_reg[5]_i_2/O
                         net (fo=5, routed)           0.679     9.998    FSM_onehot_state_reg[5]_i_2_n_0
    SLICE_X58Y26         LUT6 (Prop_lut6_I4_O)        0.124    10.122 r  FSM_onehot_state_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    10.122    FSM_onehot_state_reg[4]_i_1_n_0
    SLICE_X58Y26         FDRE                                         r  FSM_onehot_state_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.503    14.844    CLK_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  FSM_onehot_state_reg_reg[4]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X58Y26         FDRE (Setup_fdre_C_D)        0.029    15.098    FSM_onehot_state_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -10.122    
  -------------------------------------------------------------------
                         slack                                  4.976    

Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.610ns  (logic 2.329ns (50.519%)  route 2.281ns (49.481%))
  Logic Levels:           9  (CARRY4=7 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.619     5.140    CLK_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.456     5.596 f  count_reg_reg[1]/Q
                         net (fo=3, routed)           0.505     6.102    count_reg[1]
    SLICE_X61Y23         LUT1 (Prop_lut1_I0_O)        0.124     6.226 r  count_reg[4]_i_5/O
                         net (fo=1, routed)           0.000     6.226    count_reg[4]_i_5_n_0
    SLICE_X61Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.758 r  count_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.758    count_reg_reg[4]_i_1_n_0
    SLICE_X61Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.872 r  count_reg_reg[6]_i_1/CO[3]
                         net (fo=1, routed)           0.009     6.881    count_reg_reg[6]_i_1_n_0
    SLICE_X61Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.995 r  count_reg_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.995    count_reg_reg[11]_i_1_n_0
    SLICE_X61Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.109 r  count_reg_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.109    count_reg_reg[15]_i_2_n_0
    SLICE_X61Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.223 r  count_reg_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.223    count_reg_reg[20]_i_2_n_0
    SLICE_X61Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.337 r  count_reg_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.337    count_reg_reg[23]_i_2_n_0
    SLICE_X61Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.650 r  count_reg_reg[28]_i_3/O[3]
                         net (fo=1, routed)           0.950     8.599    in7[28]
    SLICE_X62Y27         LUT5 (Prop_lut5_I4_O)        0.334     8.933 r  count_reg[28]_i_2/O
                         net (fo=1, routed)           0.817     9.750    count_reg[28]_i_2_n_0
    SLICE_X61Y27         FDRE                                         r  count_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.504    14.845    CLK_IBUF_BUFG
    SLICE_X61Y27         FDRE                                         r  count_reg_reg[28]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X61Y27         FDRE (Setup_fdre_C_D)       -0.307    14.763    count_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -9.750    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.046ns  (required time - arrival time)
  Source:                 counter1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter1_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 1.002ns (22.801%)  route 3.392ns (77.199%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.627     5.148    CLK_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  counter1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  counter1_reg[15]/Q
                         net (fo=12, routed)          1.590     7.256    p_0_in[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.152     7.408 f  an_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.877     8.285    an_OBUF[3]
    SLICE_X65Y30         LUT6 (Prop_lut6_I5_O)        0.332     8.617 r  counter1[0]_i_1/O
                         net (fo=17, routed)          0.926     9.543    clear
    SLICE_X64Y31         FDRE                                         r  counter1_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.509    14.850    CLK_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  counter1_reg[12]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X64Y31         FDRE (Setup_fdre_C_R)       -0.524    14.589    counter1_reg[12]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.543    
  -------------------------------------------------------------------
                         slack                                  5.046    

Slack (MET) :             5.046ns  (required time - arrival time)
  Source:                 counter1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 1.002ns (22.801%)  route 3.392ns (77.199%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.627     5.148    CLK_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  counter1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  counter1_reg[15]/Q
                         net (fo=12, routed)          1.590     7.256    p_0_in[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.152     7.408 f  an_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.877     8.285    an_OBUF[3]
    SLICE_X65Y30         LUT6 (Prop_lut6_I5_O)        0.332     8.617 r  counter1[0]_i_1/O
                         net (fo=17, routed)          0.926     9.543    clear
    SLICE_X64Y31         FDRE                                         r  counter1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.509    14.850    CLK_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  counter1_reg[13]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X64Y31         FDRE (Setup_fdre_C_R)       -0.524    14.589    counter1_reg[13]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.543    
  -------------------------------------------------------------------
                         slack                                  5.046    

Slack (MET) :             5.046ns  (required time - arrival time)
  Source:                 counter1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 1.002ns (22.801%)  route 3.392ns (77.199%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.627     5.148    CLK_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  counter1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  counter1_reg[15]/Q
                         net (fo=12, routed)          1.590     7.256    p_0_in[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.152     7.408 f  an_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.877     8.285    an_OBUF[3]
    SLICE_X65Y30         LUT6 (Prop_lut6_I5_O)        0.332     8.617 r  counter1[0]_i_1/O
                         net (fo=17, routed)          0.926     9.543    clear
    SLICE_X64Y31         FDRE                                         r  counter1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.509    14.850    CLK_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  counter1_reg[14]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X64Y31         FDRE (Setup_fdre_C_R)       -0.524    14.589    counter1_reg[14]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.543    
  -------------------------------------------------------------------
                         slack                                  5.046    

Slack (MET) :             5.046ns  (required time - arrival time)
  Source:                 counter1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter1_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 1.002ns (22.801%)  route 3.392ns (77.199%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.627     5.148    CLK_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  counter1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  counter1_reg[15]/Q
                         net (fo=12, routed)          1.590     7.256    p_0_in[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.152     7.408 f  an_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           0.877     8.285    an_OBUF[3]
    SLICE_X65Y30         LUT6 (Prop_lut6_I5_O)        0.332     8.617 r  counter1[0]_i_1/O
                         net (fo=17, routed)          0.926     9.543    clear
    SLICE_X64Y31         FDRE                                         r  counter1_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.509    14.850    CLK_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  counter1_reg[15]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X64Y31         FDRE (Setup_fdre_C_R)       -0.524    14.589    counter1_reg[15]
  -------------------------------------------------------------------
                         required time                         14.589    
                         arrival time                          -9.543    
  -------------------------------------------------------------------
                         slack                                  5.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.945%)  route 0.146ns (44.055%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.583     1.466    CLK_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=27, routed)          0.146     1.754    FSM_onehot_state_reg_reg_n_0_[2]
    SLICE_X62Y26         LUT5 (Prop_lut5_I4_O)        0.045     1.799 r  count_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     1.799    count_reg[15]_i_1_n_0
    SLICE_X62Y26         FDRE                                         r  count_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.851     1.978    CLK_IBUF_BUFG
    SLICE_X62Y26         FDRE                                         r  count_reg_reg[15]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X62Y26         FDRE (Hold_fdre_C_D)         0.092     1.571    count_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.265ns (79.572%)  route 0.068ns (20.428%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.581     1.464    CLK_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  count_reg_reg[5]/Q
                         net (fo=3, routed)           0.068     1.673    count_reg[5]
    SLICE_X61Y24         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.797 r  count_reg_reg[6]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.797    in7[6]
    SLICE_X61Y24         FDRE                                         r  count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.848     1.975    CLK_IBUF_BUFG
    SLICE_X61Y24         FDRE                                         r  count_reg_reg[6]/C
                         clock pessimism             -0.511     1.464    
    SLICE_X61Y24         FDRE (Hold_fdre_C_D)         0.105     1.569    count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[18]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.189ns (50.114%)  route 0.188ns (49.886%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.582     1.465    CLK_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  FSM_onehot_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  FSM_onehot_state_reg_reg[5]/Q
                         net (fo=23, routed)          0.188     1.794    FSM_onehot_state_reg_reg_n_0_[5]
    SLICE_X60Y26         LUT4 (Prop_lut4_I2_O)        0.048     1.842 r  count_reg[18]_i_1/O
                         net (fo=1, routed)           0.000     1.842    count_reg[18]_i_1_n_0
    SLICE_X60Y26         FDSE                                         r  count_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.849     1.976    CLK_IBUF_BUFG
    SLICE_X60Y26         FDSE                                         r  count_reg_reg[18]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X60Y26         FDSE (Hold_fdse_C_D)         0.131     1.609    count_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.714%)  route 0.188ns (50.286%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.582     1.465    CLK_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  FSM_onehot_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  FSM_onehot_state_reg_reg[5]/Q
                         net (fo=23, routed)          0.188     1.794    FSM_onehot_state_reg_reg_n_0_[5]
    SLICE_X60Y26         LUT4 (Prop_lut4_I2_O)        0.045     1.839 r  count_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     1.839    count_reg[16]_i_1_n_0
    SLICE_X60Y26         FDSE                                         r  count_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.849     1.976    CLK_IBUF_BUFG
    SLICE_X60Y26         FDSE                                         r  count_reg_reg[16]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X60Y26         FDSE (Hold_fdse_C_D)         0.120     1.598    count_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.249%)  route 0.079ns (22.751%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.582     1.465    CLK_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  count_reg_reg[3]/Q
                         net (fo=3, routed)           0.079     1.685    count_reg[3]
    SLICE_X61Y23         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.812 r  count_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    in7[4]
    SLICE_X61Y23         FDRE                                         r  count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.849     1.976    CLK_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  count_reg_reg[4]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X61Y23         FDRE (Hold_fdre_C_D)         0.105     1.570    count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.119%)  route 0.171ns (47.881%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.582     1.465    CLK_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  FSM_onehot_state_reg_reg[0]/Q
                         net (fo=24, routed)          0.171     1.777    FSM_onehot_state_reg_reg_n_0_[0]
    SLICE_X59Y28         LUT6 (Prop_lut6_I4_O)        0.045     1.822 r  FSM_onehot_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.822    FSM_onehot_state_reg[3]_i_1_n_0
    SLICE_X59Y28         FDRE                                         r  FSM_onehot_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.852     1.979    CLK_IBUF_BUFG
    SLICE_X59Y28         FDRE                                         r  FSM_onehot_state_reg_reg[3]/C
                         clock pessimism             -0.498     1.481    
    SLICE_X59Y28         FDRE (Hold_fdre_C_D)         0.091     1.572    FSM_onehot_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.287ns (80.838%)  route 0.068ns (19.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.582     1.465    CLK_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  count_reg_reg[2]/Q
                         net (fo=3, routed)           0.068     1.674    count_reg[2]
    SLICE_X61Y23         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.820 r  count_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    in7[3]
    SLICE_X61Y23         FDRE                                         r  count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.849     1.976    CLK_IBUF_BUFG
    SLICE_X61Y23         FDRE                                         r  count_reg_reg[3]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X61Y23         FDRE (Hold_fdre_C_D)         0.105     1.570    count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 counter1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.585     1.468    CLK_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  counter1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y28         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  counter1_reg[2]/Q
                         net (fo=1, routed)           0.114     1.747    counter1_reg_n_0_[2]
    SLICE_X64Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  counter1_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.857    counter1_reg[0]_i_2_n_5
    SLICE_X64Y28         FDRE                                         r  counter1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.854     1.981    CLK_IBUF_BUFG
    SLICE_X64Y28         FDRE                                         r  counter1_reg[2]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y28         FDRE (Hold_fdre_C_D)         0.134     1.602    counter1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 counter1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.587     1.470    CLK_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  counter1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y30         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  counter1_reg[10]/Q
                         net (fo=2, routed)           0.126     1.760    counter1_reg[10]
    SLICE_X64Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.870 r  counter1_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.870    counter1_reg[8]_i_1_n_5
    SLICE_X64Y30         FDRE                                         r  counter1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.856     1.983    CLK_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  counter1_reg[10]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.134     1.604    counter1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 counter1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.588     1.471    CLK_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  counter1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  counter1_reg[14]/Q
                         net (fo=2, routed)           0.127     1.762    counter1_reg[14]
    SLICE_X64Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.872 r  counter1_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.872    counter1_reg[12]_i_1_n_5
    SLICE_X64Y31         FDRE                                         r  counter1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.857     1.984    CLK_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  counter1_reg[14]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X64Y31         FDRE (Hold_fdre_C_D)         0.134     1.605    counter1_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   Counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y23   Counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y23   Counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y24   Counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y24   Counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y24   Counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y24   Counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y25   Counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y25   Counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   Counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   Counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   Counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   Counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   Counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   Counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   Counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   Counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   Counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   Counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   Counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y21   Counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   Counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   Counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   Counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y23   Counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   Counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   Counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   Counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y24   Counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DirB_reg/G
                            (positive level-sensitive latch)
  Destination:            FwB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.690ns  (logic 4.188ns (48.186%)  route 4.503ns (51.814%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         LDCE                         0.000     0.000 r  DirB_reg/G
    SLICE_X61Y28         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  DirB_reg/Q
                         net (fo=2, routed)           2.831     3.390    BkB_OBUF
    SLICE_X65Y93         LUT1 (Prop_lut1_I0_O)        0.124     3.514 r  FwB_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.672     5.186    FwB_OBUF
    H1                   OBUF (Prop_obuf_I_O)         3.505     8.690 r  FwB_OBUF_inst/O
                         net (fo=0)                   0.000     8.690    FwB
    H1                                                                r  FwB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DirA_reg/G
                            (positive level-sensitive latch)
  Destination:            FwA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.356ns  (logic 4.190ns (50.139%)  route 4.167ns (49.861%))
  Logic Levels:           3  (LDCE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         LDCE                         0.000     0.000 r  DirA_reg/G
    SLICE_X61Y28         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  DirA_reg/Q
                         net (fo=2, routed)           2.494     3.053    BkA_OBUF
    SLICE_X65Y89         LUT1 (Prop_lut1_I0_O)        0.124     3.177 r  FwA_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.672     4.850    FwA_OBUF
    K2                   OBUF (Prop_obuf_I_O)         3.507     8.356 r  FwA_OBUF_inst/O
                         net (fo=0)                   0.000     8.356    FwA
    K2                                                                r  FwA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DirB_reg/G
                            (positive level-sensitive latch)
  Destination:            BkB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.958ns  (logic 4.049ns (50.880%)  route 3.909ns (49.120%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         LDCE                         0.000     0.000 r  DirB_reg/G
    SLICE_X61Y28         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  DirB_reg/Q
                         net (fo=2, routed)           3.909     4.468    BkB_OBUF
    G2                   OBUF (Prop_obuf_I_O)         3.490     7.958 r  BkB_OBUF_inst/O
                         net (fo=0)                   0.000     7.958    BkB
    G2                                                                r  BkB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DirA_reg/G
                            (positive level-sensitive latch)
  Destination:            BkA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.766ns  (logic 4.067ns (52.373%)  route 3.698ns (47.627%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y28         LDCE                         0.000     0.000 r  DirA_reg/G
    SLICE_X61Y28         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  DirA_reg/Q
                         net (fo=2, routed)           3.698     4.257    BkA_OBUF
    J2                   OBUF (Prop_obuf_I_O)         3.508     7.766 r  BkA_OBUF_inst/O
                         net (fo=0)                   0.000     7.766    BkA
    J2                                                                r  BkA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW4
                            (input port)
  Destination:            LEDPIN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.373ns  (logic 4.967ns (67.371%)  route 2.406ns (32.629%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  SW4 (IN)
                         net (fo=0)                   0.000     0.000    SW4
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  SW4_IBUF_inst/O
                         net (fo=1, routed)           2.406     3.854    LEDPIN_OBUF
    M19                  OBUF (Prop_obuf_I_O)         3.519     7.373 r  LEDPIN_OBUF_inst/O
                         net (fo=0)                   0.000     7.373    LEDPIN
    M19                                                               r  LEDPIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in0_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.133ns  (logic 4.214ns (59.087%)  route 2.918ns (40.913%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         LDCE                         0.000     0.000 r  in0_reg[3]/G
    SLICE_X65Y26         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  in0_reg[3]/Q
                         net (fo=6, routed)           0.655     1.214    in1[3]
    SLICE_X65Y26         LUT4 (Prop_lut4_I3_O)        0.124     1.338 r  g_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.263     3.601    g_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.133 r  g_OBUF_inst/O
                         net (fo=0)                   0.000     7.133    g
    U7                                                                r  g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in0_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.130ns  (logic 4.419ns (61.984%)  route 2.711ns (38.016%))
  Logic Levels:           3  (LDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         LDCE                         0.000     0.000 r  in0_reg[3]/G
    SLICE_X65Y26         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  in0_reg[3]/Q
                         net (fo=6, routed)           0.660     1.219    in1[3]
    SLICE_X65Y26         LUT5 (Prop_lut5_I0_O)        0.153     1.372 r  f_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.050     3.423    f_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.707     7.130 r  f_OBUF_inst/O
                         net (fo=0)                   0.000     7.130    f
    V5                                                                r  f (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in0_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.944ns  (logic 4.445ns (64.010%)  route 2.499ns (35.990%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         LDCE                         0.000     0.000 r  in0_reg[3]/G
    SLICE_X65Y26         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  in0_reg[3]/Q
                         net (fo=6, routed)           0.655     1.214    in1[3]
    SLICE_X65Y26         LUT4 (Prop_lut4_I3_O)        0.149     1.363 r  b_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.844     3.207    b_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.737     6.944 r  b_OBUF_inst/O
                         net (fo=0)                   0.000     6.944    b
    W6                                                                r  b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in0_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.927ns  (logic 4.424ns (63.863%)  route 2.503ns (36.137%))
  Logic Levels:           3  (LDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         LDCE                         0.000     0.000 r  in0_reg[3]/G
    SLICE_X65Y26         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  in0_reg[3]/Q
                         net (fo=6, routed)           0.668     1.227    in1[3]
    SLICE_X65Y26         LUT5 (Prop_lut5_I2_O)        0.152     1.379 r  a_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.835     3.214    a_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.713     6.927 r  a_OBUF_inst/O
                         net (fo=0)                   0.000     6.927    a
    W7                                                                r  a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in0_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            e
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.920ns  (logic 4.203ns (60.739%)  route 2.717ns (39.261%))
  Logic Levels:           3  (LDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         LDCE                         0.000     0.000 r  in0_reg[3]/G
    SLICE_X65Y26         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  in0_reg[3]/Q
                         net (fo=6, routed)           0.660     1.219    in1[3]
    SLICE_X65Y26         LUT5 (Prop_lut5_I0_O)        0.124     1.343 r  e_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.056     3.400    e_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520     6.920 r  e_OBUF_inst/O
                         net (fo=0)                   0.000     6.920    e
    U5                                                                r  e (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            in2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.914ns  (logic 0.266ns (13.895%)  route 1.648ns (86.105%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SW0_IBUF_inst/O
                         net (fo=5, routed)           1.648     1.869    SW0_IBUF
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.045     1.914 r  in2_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.914    in2__0[3]
    SLICE_X62Y25         LDCE                                         r  in2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW4
                            (input port)
  Destination:            LEDPIN
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.021ns  (logic 1.437ns (71.067%)  route 0.585ns (28.933%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  SW4 (IN)
                         net (fo=0)                   0.000     0.000    SW4
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  SW4_IBUF_inst/O
                         net (fo=1, routed)           0.585     0.802    LEDPIN_OBUF
    M19                  OBUF (Prop_obuf_I_O)         1.220     2.021 r  LEDPIN_OBUF_inst/O
                         net (fo=0)                   0.000     2.021    LEDPIN
    M19                                                               r  LEDPIN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.031ns  (logic 1.439ns (70.841%)  route 0.592ns (29.159%))
  Logic Levels:           3  (LDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         LDCE                         0.000     0.000 r  in2_reg[3]/G
    SLICE_X62Y25         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  in2_reg[3]/Q
                         net (fo=7, routed)           0.150     0.308    in2[3]
    SLICE_X65Y26         LUT5 (Prop_lut5_I3_O)        0.045     0.353 r  c_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.442     0.795    c_OBUF
    U8                   OBUF (Prop_obuf_I_O)         1.236     2.031 r  c_OBUF_inst/O
                         net (fo=0)                   0.000     2.031    c
    U8                                                                r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            a
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.054ns  (logic 1.480ns (72.044%)  route 0.574ns (27.956%))
  Logic Levels:           3  (LDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         LDCE                         0.000     0.000 r  in2_reg[3]/G
    SLICE_X62Y25         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  in2_reg[3]/Q
                         net (fo=7, routed)           0.150     0.308    in2[3]
    SLICE_X65Y26         LUT5 (Prop_lut5_I4_O)        0.048     0.356 r  a_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.424     0.780    a_OBUF
    W7                   OBUF (Prop_obuf_I_O)         1.274     2.054 r  a_OBUF_inst/O
                         net (fo=0)                   0.000     2.054    a
    W7                                                                r  a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            e
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.115ns  (logic 1.424ns (67.338%)  route 0.691ns (32.662%))
  Logic Levels:           3  (LDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         LDCE                         0.000     0.000 r  in2_reg[3]/G
    SLICE_X62Y25         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  in2_reg[3]/Q
                         net (fo=7, routed)           0.205     0.363    in2[3]
    SLICE_X65Y26         LUT5 (Prop_lut5_I4_O)        0.045     0.408 r  e_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.485     0.894    e_OBUF
    U5                   OBUF (Prop_obuf_I_O)         1.221     2.115 r  e_OBUF_inst/O
                         net (fo=0)                   0.000     2.115    e
    U5                                                                r  e (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            d
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.117ns  (logic 1.439ns (68.006%)  route 0.677ns (31.993%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         LDCE                         0.000     0.000 r  in2_reg[3]/G
    SLICE_X62Y25         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  in2_reg[3]/Q
                         net (fo=7, routed)           0.226     0.384    in2[3]
    SLICE_X65Y26         LUT4 (Prop_lut4_I2_O)        0.045     0.429 r  d_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.451     0.880    d_OBUF
    V8                   OBUF (Prop_obuf_I_O)         1.236     2.117 r  d_OBUF_inst/O
                         net (fo=0)                   0.000     2.117    d
    V8                                                                r  d (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.137ns  (logic 1.504ns (70.371%)  route 0.633ns (29.629%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         LDCE                         0.000     0.000 r  in2_reg[3]/G
    SLICE_X62Y25         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  in2_reg[3]/Q
                         net (fo=7, routed)           0.205     0.363    in2[3]
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.049     0.412 r  b_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.428     0.840    b_OBUF
    W6                   OBUF (Prop_obuf_I_O)         1.297     2.137 r  b_OBUF_inst/O
                         net (fo=0)                   0.000     2.137    b
    W6                                                                r  b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in0_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.182ns  (logic 1.474ns (67.535%)  route 0.708ns (32.465%))
  Logic Levels:           3  (LDCE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         LDCE                         0.000     0.000 r  in0_reg[0]/G
    SLICE_X65Y26         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  in0_reg[0]/Q
                         net (fo=5, routed)           0.210     0.368    in1[0]
    SLICE_X65Y26         LUT5 (Prop_lut5_I4_O)        0.045     0.413 r  f_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.498     0.911    f_OBUF
    V5                   OBUF (Prop_obuf_I_O)         1.271     2.182 r  f_OBUF_inst/O
                         net (fo=0)                   0.000     2.182    f
    V5                                                                r  f (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in2_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.265ns  (logic 1.435ns (63.384%)  route 0.829ns (36.616%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         LDCE                         0.000     0.000 r  in2_reg[3]/G
    SLICE_X62Y25         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  in2_reg[3]/Q
                         net (fo=7, routed)           0.205     0.363    in2[3]
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.045     0.408 r  g_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.624     1.032    g_OBUF
    U7                   OBUF (Prop_obuf_I_O)         1.232     2.265 r  g_OBUF_inst/O
                         net (fo=0)                   0.000     2.265    g
    U7                                                                r  g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            in0_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.307ns  (logic 0.265ns (11.484%)  route 2.042ns (88.516%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW0_IBUF_inst/O
                         net (fo=5, routed)           1.717     1.938    SW0_IBUF
    SLICE_X58Y26         LUT2 (Prop_lut2_I1_O)        0.044     1.982 r  in0_reg[3]_i_1/O
                         net (fo=1, routed)           0.325     2.307    in0[3]
    SLICE_X65Y26         LDCE                                         r  in0_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PWM_A_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.197ns  (logic 4.099ns (50.006%)  route 4.098ns (49.994%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.623     5.144    CLK_IBUF_BUFG
    SLICE_X59Y28         FDRE                                         r  PWM_A_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.419     5.563 r  PWM_A_reg_lopt_replica/Q
                         net (fo=1, routed)           4.098     9.661    PWM_A_reg_lopt_replica_1
    J1                   OBUF (Prop_obuf_I_O)         3.680    13.341 r  ENA_OBUF_inst/O
                         net (fo=0)                   0.000    13.341    ENA
    J1                                                                r  ENA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.856ns  (logic 4.173ns (53.125%)  route 3.682ns (46.875%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.629     5.150    CLK_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  counter1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  counter1_reg[16]/Q
                         net (fo=12, routed)          1.420     7.088    p_0_in[1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.124     7.212 r  g_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.263     9.475    g_OBUF
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.006 r  g_OBUF_inst/O
                         net (fo=0)                   0.000    13.006    g
    U7                                                                r  g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.844ns  (logic 4.379ns (55.830%)  route 3.465ns (44.170%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.629     5.150    CLK_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  counter1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  counter1_reg[16]/Q
                         net (fo=12, routed)          1.415     7.083    p_0_in[1]
    SLICE_X65Y26         LUT5 (Prop_lut5_I2_O)        0.154     7.237 r  f_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.050     9.287    f_OBUF
    V5                   OBUF (Prop_obuf_I_O)         3.707    12.994 r  f_OBUF_inst/O
                         net (fo=0)                   0.000    12.994    f
    V5                                                                r  f (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.811ns  (logic 4.388ns (56.184%)  route 3.422ns (43.816%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.627     5.148    CLK_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  counter1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  counter1_reg[15]/Q
                         net (fo=12, routed)          1.590     7.256    p_0_in[0]
    SLICE_X65Y26         LUT2 (Prop_lut2_I0_O)        0.152     7.408 r  an_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.832     9.241    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    12.959 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.959    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.806ns  (logic 4.383ns (56.149%)  route 3.423ns (43.851%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.627     5.148    CLK_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  counter1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  counter1_reg[15]/Q
                         net (fo=12, routed)          1.588     7.254    p_0_in[0]
    SLICE_X65Y26         LUT5 (Prop_lut5_I3_O)        0.152     7.406 r  a_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.835     9.241    a_OBUF
    W7                   OBUF (Prop_obuf_I_O)         3.713    12.954 r  a_OBUF_inst/O
                         net (fo=0)                   0.000    12.954    a
    W7                                                                r  a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.668ns  (logic 4.404ns (57.437%)  route 3.264ns (42.563%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.629     5.150    CLK_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  counter1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  counter1_reg[16]/Q
                         net (fo=12, routed)          1.420     7.088    p_0_in[1]
    SLICE_X65Y26         LUT4 (Prop_lut4_I1_O)        0.149     7.237 r  b_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.844     9.081    b_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.737    12.818 r  b_OBUF_inst/O
                         net (fo=0)                   0.000    12.818    b
    W6                                                                r  b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.668ns  (logic 4.178ns (54.478%)  route 3.491ns (45.522%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.627     5.148    CLK_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  counter1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  counter1_reg[15]/Q
                         net (fo=12, routed)          1.590     7.256    p_0_in[0]
    SLICE_X65Y26         LUT4 (Prop_lut4_I0_O)        0.124     7.380 r  d_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.901     9.281    d_OBUF
    V8                   OBUF (Prop_obuf_I_O)         3.536    12.817 r  d_OBUF_inst/O
                         net (fo=0)                   0.000    12.817    d
    V8                                                                r  d (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.654ns  (logic 4.177ns (54.574%)  route 3.477ns (45.426%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.627     5.148    CLK_IBUF_BUFG
    SLICE_X64Y31         FDRE                                         r  counter1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y31         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  counter1_reg[15]/Q
                         net (fo=12, routed)          1.588     7.254    p_0_in[0]
    SLICE_X65Y26         LUT5 (Prop_lut5_I1_O)        0.124     7.378 r  c_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.889     9.267    c_OBUF
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.802 r  c_OBUF_inst/O
                         net (fo=0)                   0.000    12.802    c
    U8                                                                r  c (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            e
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.633ns  (logic 4.162ns (54.526%)  route 3.471ns (45.474%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.629     5.150    CLK_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  counter1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.518     5.668 r  counter1_reg[16]/Q
                         net (fo=12, routed)          1.415     7.083    p_0_in[1]
    SLICE_X65Y26         LUT5 (Prop_lut5_I3_O)        0.124     7.207 r  e_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.056     9.263    e_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.520    12.783 r  e_OBUF_inst/O
                         net (fo=0)                   0.000    12.783    e
    U5                                                                r  e (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PWM_A_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.605ns  (logic 3.972ns (52.231%)  route 3.633ns (47.769%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.617     5.138    CLK_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  PWM_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  PWM_A_reg/Q
                         net (fo=1, routed)           3.633     9.227    ENB_OBUF
    L2                   OBUF (Prop_obuf_I_O)         3.516    12.743 r  ENB_OBUF_inst/O
                         net (fo=0)                   0.000    12.743    ENB
    L2                                                                r  ENB (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in0_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.502ns  (logic 0.141ns (28.087%)  route 0.361ns (71.913%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.582     1.465    CLK_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  FSM_onehot_state_reg_reg[0]/Q
                         net (fo=24, routed)          0.361     1.967    FSM_onehot_state_reg_reg_n_0_[0]
    SLICE_X65Y26         LDCE                                         r  in0_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_A_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.523ns  (logic 0.190ns (36.308%)  route 0.333ns (63.692%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.583     1.466    CLK_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=27, routed)          0.146     1.754    FSM_onehot_state_reg_reg_n_0_[2]
    SLICE_X62Y26         LUT4 (Prop_lut4_I0_O)        0.049     1.803 r  cycle_A_reg[19]_i_1/O
                         net (fo=1, routed)           0.187     1.989    cycle_A_reg[19]_i_1_n_0
    SLICE_X59Y26         LDCE                                         r  cycle_A_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cycle_A_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.605ns  (logic 0.189ns (31.231%)  route 0.416ns (68.769%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.582     1.465    CLK_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  FSM_onehot_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  FSM_onehot_state_reg_reg[5]/Q
                         net (fo=23, routed)          0.257     1.863    FSM_onehot_state_reg_reg_n_0_[5]
    SLICE_X60Y27         LUT4 (Prop_lut4_I1_O)        0.048     1.911 r  cycle_A_reg[18]_i_1/O
                         net (fo=1, routed)           0.159     2.070    cycle_A_reg[18]_i_1_n_0
    SLICE_X59Y26         LDCE                                         r  cycle_A_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in2_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.608ns  (logic 0.186ns (30.601%)  route 0.422ns (69.399%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.582     1.465    CLK_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  FSM_onehot_state_reg_reg[0]/Q
                         net (fo=24, routed)          0.422     2.028    FSM_onehot_state_reg_reg_n_0_[0]
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.045     2.073 r  in2_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.073    in2__0[3]
    SLICE_X62Y25         LDCE                                         r  in2_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DirB_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.677ns  (logic 0.186ns (27.491%)  route 0.491ns (72.509%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.584     1.467    CLK_IBUF_BUFG
    SLICE_X59Y28         FDRE                                         r  FSM_onehot_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y28         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  FSM_onehot_state_reg_reg[3]/Q
                         net (fo=26, routed)          0.191     1.799    FSM_onehot_state_reg_reg_n_0_[3]
    SLICE_X60Y28         LUT6 (Prop_lut6_I1_O)        0.045     1.844 r  DirB_reg_i_1/O
                         net (fo=1, routed)           0.299     2.144    DirB
    SLICE_X61Y28         LDCE                                         r  DirB_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DirA_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.706ns  (logic 0.184ns (26.066%)  route 0.522ns (73.934%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.582     1.465    CLK_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  FSM_onehot_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  FSM_onehot_state_reg_reg[4]/Q
                         net (fo=22, routed)          0.305     1.911    FSM_onehot_state_reg_reg_n_0_[4]
    SLICE_X60Y28         LUT2 (Prop_lut2_I0_O)        0.043     1.954 r  DirA_reg_i_1/O
                         net (fo=1, routed)           0.217     2.171    DirA
    SLICE_X61Y28         LDCE                                         r  DirA_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            in0_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.780ns  (logic 0.184ns (23.597%)  route 0.596ns (76.403%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.582     1.465    CLK_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y26         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  FSM_onehot_state_reg_reg[0]/Q
                         net (fo=24, routed)          0.271     1.877    FSM_onehot_state_reg_reg_n_0_[0]
    SLICE_X58Y26         LUT2 (Prop_lut2_I0_O)        0.043     1.920 r  in0_reg[3]_i_1/O
                         net (fo=1, routed)           0.325     2.245    in0[3]
    SLICE_X65Y26         LDCE                                         r  in0_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.882ns  (logic 1.413ns (75.068%)  route 0.469ns (24.932%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.589     1.472    CLK_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  counter1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  counter1_reg[16]/Q
                         net (fo=12, routed)          0.138     1.774    p_0_in[1]
    SLICE_X65Y31         LUT2 (Prop_lut2_I1_O)        0.045     1.819 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.150    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.354 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.354    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.026ns  (logic 1.433ns (70.718%)  route 0.593ns (29.282%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.589     1.472    CLK_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  counter1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.164     1.636 f  counter1_reg[16]/Q
                         net (fo=12, routed)          0.262     1.898    p_0_in[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.943 r  an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.274    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.498 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.498    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.064ns  (logic 1.474ns (71.426%)  route 0.590ns (28.574%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.589     1.472    CLK_IBUF_BUFG
    SLICE_X64Y32         FDRE                                         r  counter1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  counter1_reg[16]/Q
                         net (fo=12, routed)          0.262     1.898    p_0_in[1]
    SLICE_X65Y27         LUT2 (Prop_lut2_I0_O)        0.048     1.946 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.274    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.262     3.536 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.536    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IPS2
                            (input port)
  Destination:            sensRight_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.464ns  (logic 1.572ns (21.063%)  route 5.892ns (78.937%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A15                                               0.000     0.000 f  IPS2 (IN)
                         net (fo=0)                   0.000     0.000    IPS2
    A15                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  IPS2_IBUF_inst/O
                         net (fo=1, routed)           5.892     7.340    IPS2_IBUF
    SLICE_X62Y44         LUT2 (Prop_lut2_I1_O)        0.124     7.464 r  sensRight_i_1/O
                         net (fo=1, routed)           0.000     7.464    sensRight0
    SLICE_X62Y44         FDRE                                         r  sensRight_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.519     4.860    CLK_IBUF_BUFG
    SLICE_X62Y44         FDRE                                         r  sensRight_reg/C

Slack:                    inf
  Source:                 IPS1
                            (input port)
  Destination:            sensLeft_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.649ns  (logic 1.572ns (23.646%)  route 5.077ns (76.354%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B16                                               0.000     0.000 f  IPS1 (IN)
                         net (fo=0)                   0.000     0.000    IPS1
    B16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  IPS1_IBUF_inst/O
                         net (fo=1, routed)           5.077     6.525    IPS1_IBUF
    SLICE_X62Y44         LUT2 (Prop_lut2_I1_O)        0.124     6.649 r  sensLeft_i_1/O
                         net (fo=1, routed)           0.000     6.649    sensLeft0
    SLICE_X62Y44         FDRE                                         r  sensLeft_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.519     4.860    CLK_IBUF_BUFG
    SLICE_X62Y44         FDRE                                         r  sensLeft_reg/C

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            FSM_onehot_state_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.404ns  (logic 1.577ns (29.179%)  route 3.827ns (70.821%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  SW0_IBUF_inst/O
                         net (fo=5, routed)           3.638     5.091    SW0_IBUF
    SLICE_X62Y26         LUT5 (Prop_lut5_I0_O)        0.124     5.215 r  FSM_onehot_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.189     5.404    FSM_onehot_state_reg[2]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  FSM_onehot_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.504     4.845    CLK_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  FSM_onehot_state_reg_reg[2]/C

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.231ns  (logic 1.577ns (30.147%)  route 3.654ns (69.853%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  SW0_IBUF_inst/O
                         net (fo=5, routed)           3.654     5.107    SW0_IBUF
    SLICE_X58Y26         LUT6 (Prop_lut6_I1_O)        0.124     5.231 r  FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.231    FSM_onehot_state_reg[0]_i_1_n_0
    SLICE_X58Y26         FDRE                                         r  FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.503     4.844    CLK_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  FSM_onehot_state_reg_reg[0]/C

Slack:                    inf
  Source:                 cycle_A_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            PWM_A_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.400ns  (logic 1.526ns (44.876%)  route 1.874ns (55.124%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         LDCE                         0.000     0.000 r  cycle_A_reg[18]/G
    SLICE_X59Y26         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cycle_A_reg[18]/Q
                         net (fo=6, routed)           0.992     1.551    cycle_B[18]
    SLICE_X59Y23         LUT4 (Prop_lut4_I2_O)        0.124     1.675 r  PWM_A_i_10/O
                         net (fo=1, routed)           0.000     1.675    PWM_A_i_10_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.225 r  PWM_A_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.225    PWM_A_reg_i_2_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     2.518 r  PWM_A_reg_i_1/CO[0]
                         net (fo=2, routed)           0.882     3.400    PWM_B0
    SLICE_X59Y28         FDRE                                         r  PWM_A_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.506     4.847    CLK_IBUF_BUFG
    SLICE_X59Y28         FDRE                                         r  PWM_A_reg_lopt_replica/C

Slack:                    inf
  Source:                 cycle_A_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            PWM_A_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.518ns  (logic 1.526ns (60.599%)  route 0.992ns (39.401%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         LDCE                         0.000     0.000 r  cycle_A_reg[18]/G
    SLICE_X59Y26         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  cycle_A_reg[18]/Q
                         net (fo=6, routed)           0.992     1.551    cycle_B[18]
    SLICE_X59Y23         LUT4 (Prop_lut4_I2_O)        0.124     1.675 r  PWM_A_i_10/O
                         net (fo=1, routed)           0.000     1.675    PWM_A_i_10_n_0
    SLICE_X59Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.225 r  PWM_A_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.225    PWM_A_reg_i_2_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     2.518 r  PWM_A_reg_i_1/CO[0]
                         net (fo=2, routed)           0.000     2.518    PWM_B0
    SLICE_X59Y24         FDRE                                         r  PWM_A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.501     4.842    CLK_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  PWM_A_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cycle_A_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            PWM_A_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.539ns  (logic 0.292ns (54.158%)  route 0.247ns (45.842%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         LDCE                         0.000     0.000 r  cycle_A_reg[18]/G
    SLICE_X59Y26         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cycle_A_reg[18]/Q
                         net (fo=6, routed)           0.247     0.405    cycle_B[18]
    SLICE_X59Y24         LUT4 (Prop_lut4_I0_O)        0.046     0.451 r  PWM_A_i_3/O
                         net (fo=1, routed)           0.000     0.451    PWM_A_i_3_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     0.539 r  PWM_A_reg_i_1/CO[0]
                         net (fo=2, routed)           0.000     0.539    PWM_B0
    SLICE_X59Y24         FDRE                                         r  PWM_A_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.848     1.975    CLK_IBUF_BUFG
    SLICE_X59Y24         FDRE                                         r  PWM_A_reg/C

Slack:                    inf
  Source:                 cycle_A_reg[18]/G
                            (positive level-sensitive latch)
  Destination:            PWM_A_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.995ns  (logic 0.292ns (29.333%)  route 0.703ns (70.667%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y26         LDCE                         0.000     0.000 r  cycle_A_reg[18]/G
    SLICE_X59Y26         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  cycle_A_reg[18]/Q
                         net (fo=6, routed)           0.247     0.405    cycle_B[18]
    SLICE_X59Y24         LUT4 (Prop_lut4_I0_O)        0.046     0.451 r  PWM_A_i_3/O
                         net (fo=1, routed)           0.000     0.451    PWM_A_i_3_n_0
    SLICE_X59Y24         CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.088     0.539 r  PWM_A_reg_i_1/CO[0]
                         net (fo=2, routed)           0.456     0.995    PWM_B0
    SLICE_X59Y28         FDRE                                         r  PWM_A_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.852     1.979    CLK_IBUF_BUFG
    SLICE_X59Y28         FDRE                                         r  PWM_A_reg_lopt_replica/C

Slack:                    inf
  Source:                 IRB
                            (input port)
  Destination:            sensRight_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.504ns  (logic 0.265ns (17.645%)  route 1.239ns (82.355%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G3                                                0.000     0.000 r  IRB (IN)
                         net (fo=0)                   0.000     0.000    IRB
    G3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  IRB_IBUF_inst/O
                         net (fo=1, routed)           1.239     1.459    IRB_IBUF
    SLICE_X62Y44         LUT2 (Prop_lut2_I0_O)        0.045     1.504 r  sensRight_i_1/O
                         net (fo=1, routed)           0.000     1.504    sensRight0
    SLICE_X62Y44         FDRE                                         r  sensRight_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.866     1.993    CLK_IBUF_BUFG
    SLICE_X62Y44         FDRE                                         r  sensRight_reg/C

Slack:                    inf
  Source:                 IRA
                            (input port)
  Destination:            sensLeft_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.530ns  (logic 0.267ns (17.460%)  route 1.263ns (82.540%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  IRA (IN)
                         net (fo=0)                   0.000     0.000    IRA
    H2                   IBUF (Prop_ibuf_I_O)         0.222     0.222 r  IRA_IBUF_inst/O
                         net (fo=1, routed)           1.263     1.485    IRA_IBUF
    SLICE_X62Y44         LUT2 (Prop_lut2_I0_O)        0.045     1.530 r  sensLeft_i_1/O
                         net (fo=1, routed)           0.000     1.530    sensLeft0
    SLICE_X62Y44         FDRE                                         r  sensLeft_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.866     1.993    CLK_IBUF_BUFG
    SLICE_X62Y44         FDRE                                         r  sensLeft_reg/C

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            FSM_onehot_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.986ns  (logic 0.266ns (13.394%)  route 1.720ns (86.606%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  SW0_IBUF_inst/O
                         net (fo=5, routed)           1.720     1.941    SW0_IBUF
    SLICE_X58Y26         LUT6 (Prop_lut6_I1_O)        0.045     1.986 r  FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.986    FSM_onehot_state_reg[0]_i_1_n_0
    SLICE_X58Y26         FDRE                                         r  FSM_onehot_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.849     1.976    CLK_IBUF_BUFG
    SLICE_X58Y26         FDRE                                         r  FSM_onehot_state_reg_reg[0]/C

Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            FSM_onehot_state_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.043ns  (logic 0.266ns (13.017%)  route 1.777ns (86.983%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  SW0_IBUF_inst/O
                         net (fo=5, routed)           1.722     1.943    SW0_IBUF
    SLICE_X62Y26         LUT5 (Prop_lut5_I0_O)        0.045     1.988 r  FSM_onehot_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.055     2.043    FSM_onehot_state_reg[2]_i_1_n_0
    SLICE_X63Y26         FDRE                                         r  FSM_onehot_state_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.851     1.978    CLK_IBUF_BUFG
    SLICE_X63Y26         FDRE                                         r  FSM_onehot_state_reg_reg[2]/C





