<?xml version="1.0" encoding="iso-8859-1"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN"
      "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
  <meta http-equiv="content-type" content="text/html; charset=iso-8859-1" />
  <title>Welcome to the FloPoCo project</title>
</head>

<body>
<h1 style="text-align: center">FloPoCo <img src="FloPoCoLogoSmall.png" align=middle></h1>
<p>
 
</p>


<p style="text-align: center"><em>Not your neighbour's FPU</em></p>

<div align="center" style="padding:10px;border:2px solid blue;background-color:lightyellow;">
<p style="color: red;"><b>Version 2.3.0 is out since December 15, 2011!</b></p>

<p>Check out its <a href="https://gforge.inria.fr/frs/shownotes.php?group_id=1030&release_id=5346">release notes</a> and the <a href="flopoco_user_manual.html#AvailableOperators">list of operators</a>.</p>

<p>Get it from the <a
href="https://gforge.inria.fr/frs/?group_id=1030">InriaGForge page</a> of the project or the <a href="flopoco_user_manual.html">one-line install for Ubuntu</a>.
</p>

</div>
 

<p>FloPoCo is a generator of arithmetic cores
(<strong>Flo</strong>ating-<strong>Po</strong>int <strong>Co</strong>res, but
not only) for FPGAs (but not only).</p>

<p>The purpose of the FloPoCo project is to explore the many ways in
which the flexibility of the FPGA target can be exploited in the
arithmetic realm, with a focus on floating-point.</p>

<p>The philosophy of FloPoCo is that floating-point on FPGAs should not rely on
operators that mimick those available in processors. By designing
radically new operators, one may obtain more accurate results with
less hardware in less time. This thesis is detailed in <a
href="http://prunel.ccsd.cnrs.fr/ensl-00174627/fr/">this
document</a>.</p>

<p>Therefore FloPoCo focuses on exotic operators and exotic
precisions. However it also provides basic operators
(+,-,*,/ and square root) whose performance matches  vendor-supplied
operators while offering more flexibility.
</p>


<p>FloPoCo is not a library of operators, but a generator of operators written in C++. It inputs operator specifications, and outputs synthesizable VHDL. This approach allows much better optimization and customization than what  VHDL alone permits. In addition, FloPoCo is to our knowledge the easiest way to design complex operators with flexible pipeline.
</p>


<p>FloPoCo supersedes  <a
href="http://www.ens-lyon.fr/LIP/Arenaire/Ware/FPLibrary/">FPLibrary</a>, and is compatible with it.</p>

<h2>Distribution</h2>

<p>FloPoCo is open-source. Contributions are welcome!</p>


<p> The intent of the authors is to distribute FloPoCo as free software (in the FSF AGPL sense), while imposing that the source code generated by FloPoCo is also free software (also AGPL-like). The (A)GPL doesn't seem to allow that, so it seems we have to invent something.
</p>

<p> Current state of the license is therefore "all right reserved", which just means that the distribution terms are still being decided by the copyright owners (a consortium of the employers of the authors).
</p>

<p> If this is a problem for your application, we are ready to negociate a commercial license:  <a href="mailto:Florent.de.Dinechin à ens.lyon.fr">contact us</a>.</p>


<h2>Get it!</h2>

<p>Get the latest version from the  <a
href="https://gforge.inria.fr/frs/?group_id=1030">InriaGForge page</a> of the project
</p>

<p>Alternatively, get a development version  from the <a
href="https://gforge.inria.fr/scm/?group_id=1030">subversion
repository</a>.</p>

<p>Installation instructions (including one-line install for Ubuntu) are provided in the  <a href="flopoco_user_manual.html">user manual</a>.</p>





<h2><a
href="flopoco_user_manual.html">User manual</a></h2>

<h2><a
href="flopoco_developer_manual.pdf">Developer manual</a></h2>


<h2>Selected publications related to FloPoCo</h2>
<table>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="dedinechin:2012:ensl-00642145:1">35</a>]
</td>
<td class="bibtexitem">
Florent de&nbsp;Dinechin and Laurent-St&eacute;phane Didier.
 Table-based division by small integer constants.
 In <em>Applied Reconfigurable Computing</em>, pages 53-63, Hong Kong,
  Hong Kong, March 2012.
[&nbsp;<a href="f2d_bib.html#dedinechin:2012:ensl-00642145:1">bib</a>&nbsp;| 
<a href="http://hal.inria.fr/ensl-00642145/en">http</a>&nbsp;| 
<a href="http://perso.ens-lyon.fr/florent.de.dinechin/recherche/publis/2012-ARC-LUTConstDiv.pdf">.pdf</a>&nbsp;]
</td>
</tr>



<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="Dinechin2011-TCASII">34</a>]
</td>
<td class="bibtexitem">
Florent de&nbsp;Dinechin.
 Multiplication by rational constants.
 <em>IEEE Transactions on Circuits and Systems, II</em>, 2011.
 to appear.
[&nbsp;<a href="f2d_bib.html#Dinechin2011-TCASII">bib</a>&nbsp;| 
<a href="http://prunel.ccsd.cnrs.fr/ensl-00610328">http</a>&nbsp;| 
<a href="http://perso.ens-lyon.fr/florent.de.dinechin/recherche/publis/2012-TCASII-rational-constmult.pdf">.pdf</a>&nbsp;]

</td>
</tr>



<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="dedinechin:2011:ensl-00642164:1">33</a>]
</td>
<td class="bibtexitem">
Florent De&nbsp;Dinechin.
 The arithmetic operators you will never see in a microprocessor.
 In <em>20th IEEE Symposium of Computer Arithmetic</em>, pages pp
  189-190, Germany, July 2011. IEEE.
[&nbsp;<a href="f2d_bib.html#dedinechin:2011:ensl-00642164:1">bib</a>&nbsp;| 
<a href="http://hal.inria.fr/ensl-00642164/en">http</a>&nbsp;]

</td>
</tr>


<tr valign="top">
<td align="right" class="bibtexnumber">
[<a name="dedinechin:2011:ensl-00640063:1">32</a>]
</td>
<td class="bibtexitem">
Florent de&nbsp;Dinechin, Jean-Michel Muller, Bogdan Pasca, and Alexandru Plesco.
 An FPGA architecture for solving the Table Maker's Dilemma.
 In <em>Application-Specific Systems, Architectures and Processors
  (ASAP), 2011 IEEE International Conference on</em>, pages 187-194, Santa
  Monica, United States, 2011. IEEE Computer Society.
 Best paper award.
[&nbsp;<a href="f2d_bib.html#dedinechin:2011:ensl-00640063:1">bib</a>&nbsp;| 
<a href="http://dx.doi.org/10.1109/ASAP.2011.6043267">DOI</a>&nbsp;| 
<a href="http://hal.inria.fr/ensl-00640063/en">http</a>&nbsp;]

</td>
</tr>


<tr valign="top">
<td align="right">
[<a name="DinechinPasca2011-DaT">31</a>]
</td>
<td>
Florent de&nbsp;Dinechin and Bogdan Pasca.
 Designing custom arithmetic data paths with FloPoCo.
 <em>IEEE Design &amp; Test of Computers</em>, August 2011.
[&nbsp;<a href="http://perso.ens-lyon.fr/florent.de.dinechin/recherche/publis/2011-DaT-FloPoCo.pdf">pdf</a>&nbsp;]
</td>
</tr>




<tr valign="top">
<td align="right">
[<a name="ArnoldCollange2011-TC">30</a>]
</td>
<td>
Mark G. Arnold and Sylvain Collange.
 A Real/Complex Logarithmic Number System ALU.
 In <em>IEEE Transactions on Computers</em>, 60(2):202-213, 2011.
</td>
</tr>

<tr valign="top">
<td align="right">
[<a name="DinechinPasca2010-FPT">29</a>]
</td>
<td>
Florent de&nbsp;Dinechin and Bogdan Pasca.
 Floating-point exponential functions for DSP-enabled FPGAs.
 In <em>Field Programmable Technologies</em>, 2010.
[&nbsp;<a href="f2d_bib.html#DinechinPasca2010-FPT">bib</a>&nbsp;| 
<a href="http://prunel.ccsd.cnrs.fr/ensl-00506125/">http</a>&nbsp;]

</td>
</tr>


<tr valign="top">
<td align="right">
[<a name="DinJolPas2010-poly">28</a>]
</td>
<td>
Florent de&nbsp;Dinechin, Mioara Joldes, and Bogdan Pasca.
 Automatic generation of polynomial-based hardware architectures for
  function evaluation.
 In <em>Application-specific Systems, Architectures and Processors</em>.
  IEEE, 2010.
[&nbsp;<a href="f2d_bib.html#DinJolPas2010-poly">bib</a>&nbsp;| 
<a href="http://perso.ens-lyon.fr/florent.de.dinechin/recherche/publis/2010-ASAP-Polynomials.pdf">.pdf</a>&nbsp;]

</td>
</tr>


<tr valign="top">
<td align="right">
[<a name="BaDinPasTud2010">27</a>]
</td>
<td>
Sebastian Banescu, Florent de&nbsp;Dinechin, Bogdan Pasca, and Radu Tudoran.
 Multipliers for floating-point double precision and beyond on
  FPGAs.
 In <em>Highly-Efficient Accelerators and Reconfigurable
  Technologies</em>, 2010.
[&nbsp;<a href="f2d_bib.html#BaDinPasTud2010">bib</a>&nbsp;| 
<a href="http://perso.ens-lyon.fr/florent.de.dinechin/recherche/publis/2010-HEART-Multipliers.pdf">.pdf</a>&nbsp;]

</td>
</tr>


<tr valign="top">
<td align="right">
[<a name="DinJolPasRev2010">26</a>]
</td>
<td>
Florent de&nbsp;Dinechin, Mioara Joldes, Bogdan Pasca, and Guillaume Revy.
 Multiplicative square root algorithms for FPGAs.
 In <em>Field-Programmable Logic and Applications</em>, pages 574-577,
  2010.
[&nbsp;<a href="f2d_bib.html#DinJolPasRev2010">bib</a>&nbsp;| 
<a href="http://perso.ens-lyon.fr/florent.de.dinechin/recherche/publis/2010-FPL-Sqrt.pdf">.pdf</a>&nbsp;]

</td>
</tr>


<tr valign="top">
<td align="right">
[<a name="DinNguPas2010">25</a>]
</td>
<td>
Florent de&nbsp;Dinechin, Hong&nbsp;Diep Nguyen, and Bogdan Pasca.
 Pipelined FPGA adders.
 In <em>Field-Programmable Logic and Applications</em>, pages 422-427,
  2010.
[&nbsp;<a href="f2d_bib.html#DinNguPas2010">bib</a>&nbsp;| 
<a href="http://perso.ens-lyon.fr/florent.de.dinechin/recherche/publis/2010-FPL-Adders.pdf">.pdf</a>&nbsp;]

</td>
</tr>


<tr valign="top">
<td align="right">
[<a name="2010-RR-FPLog">24</a>]
</td>
<td>
Florent de&nbsp;Dinechin.
 A flexible floating-point logarithm for reconfigurable computers.
 Lip research report rr2010-22, ENS-Lyon, 2010.
[&nbsp;<a href="f2d_bib.html#2010-RR-FPLog">bib</a>&nbsp;| 
<a href="http://prunel.ccsd.cnrs.fr/ensl-00506122/">http</a>&nbsp;]

</td>
</tr>

<tr valign="top">
<td align="right">
[<a name="DinechinJoldesPasca2009LIP">23</a>]
</td>
<td>
Florent de&nbsp;Dinechin, Mioara Joldes, Bogdan Pasca, and Guillaume Revy.
 Racines carr&eacute;es multiplicatives sur FPGA.
 In <em>SYMPosium en Architectures nouvelles de machines
  (SYMPA)</em>, Toulouse, September 2009.
[&nbsp;<a href="f2d_bib.html#DinechinJoldesPasca2009LIP">bib</a>&nbsp;| 
<a href="http://perso.ens-lyon.fr/florent.de.dinechin/recherche/publis/2009-Sympa-sqrt.pdf">.pdf</a>&nbsp;]


</td>
</tr>


<tr valign="top">
<td align="right">
[<a name="DinechinKleinPasca2009:FPL">22</a>]
</td>
<td>
Florent de&nbsp;Dinechin, Cristian Klein, and Bogdan Pasca.
 Generating high-performance custom floating-point pipelines.
 In <em>Field Programmable Logic and Applications</em>. IEEE, August
  2009.
[&nbsp;<a href="f2d_bib.html#DinechinKleinPasca2009:FPL">bib</a>&nbsp;| 

<a href="http://perso.ens-lyon.fr/florent.de.dinechin/recherche/publis/2009-FPL-FloPoCo.pdf">.pdf</a>&nbsp;]

</td>
</tr>


<tr valign="top">
<td align="right">
[<a name="DinechinPasca2009:FPL">21</a>]
</td>
<td>
Florent de&nbsp;Dinechin and Bogdan Pasca.
 Large multipliers with fewer DSP blocks.
 In <em>Field Programmable Logic and Applications</em>. IEEE, August
  2009.
[&nbsp;<a href="f2d_bib.html#DinechinPasca2009:FPL">bib</a>&nbsp;| 

<a href="http://perso.ens-lyon.fr/florent.de.dinechin/recherche/publis/2009-FPL-Multipliers.pdf">.pdf</a>&nbsp;]

</td>
</tr>


<tr valign="top">
<td align="right">
[<a name="ArnoldCollange2009:Arith">20</a>]
</td>
<td>
Mark G. Arnold and Sylvain Collange.
 A Dual-Purpose Real/Complex Logarithmic Number System ALU.
 In <em>19th Symposium on Computer Arithmetic</em>. IEEE, June
  2009.
[&nbsp;<a href="http://perso.ens-lyon.fr/sylvain.collange/papers/ArCo_Arith19.pdf">.pdf</a>&nbsp;]
</td>
</tr>

<tr valign="top">
<td align="right">
[<a name="CretDin2008:BioDevices">19</a>]
</td>
<td>
Ionut Trestian, Octavian Cret, Laura Cret, Lucia Vacariu, Radu
  Tudoran, and Florent de&nbsp;Dinechin.
 FPGA-based computation of the inductance of coils used for the
  magnetic stimulation of the nervous system.
 In <em>Biomedical Electronics and Devices</em>, volume&nbsp;1, pages
  151-155, 2008.
[<a href="http://perso.ens-lyon.fr/florent.de.dinechin/recherche/publis/2008-BioDevices.pdf">.pdf</a>&nbsp;]

</td>
</tr>


<tr valign="top">
<td align="right">
[<a name="DetDin2008:tsi">18</a>]
</td>
<td>
J&eacute;r&eacute;mie Detrey and Florent de&nbsp;Dinechin.
 Fonctions &eacute;l&eacute;mentaires en virgule flottante pour les
  acc&eacute;l&eacute;rateurs reconfigurables.
 <em>Technique et Science Informatiques</em>, 27(6):673-698, 2008.

</td>
</tr>



<tr valign="top">
<td align="right">
[<a name="LauterDinechin2008:RNC">17</a>]
</td>
<td>
Christoph Lauter and Florent de&nbsp;Dinechin.
 Optimising polynomials for floating-point implementation.
 In <em>Real Numbers and Computers</em>, pages 7-16, 2008.
[<a href="http://perso.ens-lyon.fr/florent.de.dinechin/recherche/publis/2008-RNC.pdf">.pdf</a>&nbsp;]

</td>
</tr>


<tr valign="top">
<td align="right">
[<a name="BrisebarreMullerDinechin2008:ASAP">16</a>]
</td>
<td>
Nicolas Brisebarre, Florent de&nbsp;Dinechin, and Jean-Michel Muller.
 Integer and floating-point constant multipliers for FPGAs.
 In <em>Application-specific Systems, Architectures and Processors</em>,
  pages 239-244. IEEE, 2008.
[<a href="http://perso.ens-lyon.fr/florent.de.dinechin/recherche/publis/2008-ASAP-constmult.pdf">.pdf</a>&nbsp;]

</td>
</tr>


<tr valign="top">
<td align="right">
[<a name="DinechinPascaCret2008:FPT">15</a>]
</td>
<td>
Florent de&nbsp;Dinechin, Bogdan Pasca, Octavian Cret, and Radu Tudoran.
 An FPGA-specific approach to floating-point accumulation and
  sum-of-products.
 In <em>Field-Programmable Technologies</em>, pages 33-40. IEEE, 2008.
[<a href="http://perso.ens-lyon.fr/florent.de.dinechin/recherche/publis/2008-FPT-accumulation.pdf">.pdf</a>&nbsp;]

</td>
</tr>


<tr valign="top">
<td align="right">
[<a name="DetDin2007:JVLSISP">14</a>]
</td>
<td>
J&eacute;r&eacute;mie Detrey and Florent de&nbsp;Dinechin.
 A tool for unbiased comparison between logarithmic and floating-point
  arithmetic.
 <em>Journal of VLSI Signal Processing</em>, 49(1):161-175, 2007.
[&nbsp;<a href="http://perso.ens-lyon.fr/florent.de.dinechin/recherche/publis/2007-JVLSISP.pdf">.pdf</a>&nbsp;]

</td>
</tr>


<tr valign="top">
<td align="right">
[<a name="DetDinPuj2007:Arith">13</a>]
</td>
<td>
J&eacute;r&eacute;mie Detrey, Florent de&nbsp;Dinechin, and Xavier Pujol.
 Return of the hardware floating-point elementary function.
 In <em>18th Symposium on Computer Arithmetic</em>, pages 161-168. IEEE,
  2007.
[&nbsp;<a href="http://perso.ens-lyon.fr/florent.de.dinechin/recherche/publis/2007-Arith.pdf">.pdf</a>&nbsp;]

</td>
</tr>


<tr valign="top">
<td align="right">
[<a name="DetDin2007:JMM">12</a>]
</td>
<td>
J&eacute;r&eacute;mie Detrey and Florent de&nbsp;Dinechin.
 Parameterized floating-point logarithm and exponential functions for
  FPGAs.
 <em>Microprocessors and Microsystems, Special Issue on FPGA-based
  Reconfigurable Computing</em>, 31(8):537-545, 2007.
[&nbsp;<a href="http://perso.ens-lyon.fr/florent.de.dinechin/recherche/publis/2006-JMM.pdf">.pdf</a>&nbsp;]

</td>
</tr>


<tr valign="top">
<td align="right">
[<a name="CretDinechin2007:fpfpga">11</a>]
</td>
<td>
Florent de&nbsp;Dinechin, J&eacute;r&eacute;mie Detrey, Ionut Trestian, Octavian Cret,
  and Radu Tudoran.
 When FPGAs are better at floating-point than microprocessors.
 Technical Report ensl-00174627, &Eacute;cole Normale Sup&eacute;rieure de Lyon,
  2007.
[&nbsp;<a href="http://prunel.ccsd.cnrs.fr/ensl-00174627">http</a>&nbsp;]

</td>
</tr>


<tr valign="top">
<td align="right">
[<a name="DetDin2007:FPL">10</a>]
</td>
<td>
J&eacute;r&eacute;mie Detrey and Florent de&nbsp;Dinechin.
 Floating-point trigonometric functions for FPGAs.
 In <em>Field-Programmable Logic and Applications</em>, pages 29-34.
  IEEE, 2007.
[&nbsp;<a href="http://perso.ens-lyon.fr/florent.de.dinechin/recherche/publis/2007-FPL-SinCos.pdf">.pdf</a>&nbsp;]
</td>
</tr>


<tr valign="top">
<td align="right">
[<a name="Dinechin2007:hdr">9</a>]
</td>
<td>
Florent de&nbsp;Dinechin.
 Mat&eacute;riel et logiciel pour l'&eacute;valuation de fonctions num&eacute;riques.
  pr&eacute;cision, performance et validation.
 M&eacute;moire d'habilitation &agrave; diriger les recherches, 2007.
[&nbsp;<a href="http://www.ens-lyon.fr/LIP/Pub/Rapports/HDR/HDR2007/HDR2007-01.pdf">.pdf</a>&nbsp;]

</td>
</tr>


<tr valign="top">
<td align="right">
[<a name="ColDetDin2006:dsd">8</a>]
</td>
<td>
Sylvain Collange, J&eacute;r&eacute;mie Detrey, and Florent de&nbsp;Dinechin.
 Floating point or LNS: choosing the right arithmetic on an
  application basis.
 In <em>9th Euromicro Conference on Digital System Design:
  Architectures, Methods and Tools (DSD'2006)</em>, pages 197-203, Dubrovnik,
  Croatia, 2006. IEEE.
[&nbsp;<a href="http://perso.ens-lyon.fr/florent.de.dinechin/recherche/publis/2006-DSD.pdf">.pdf</a>&nbsp;]



<tr valign="top">
<td align="right">
[<a name="DetDin2005:TSI">7</a>]
</td>
<td>
J&eacute;r&eacute;mie Detrey and Florent de&nbsp;Dinechin.
 Outils pour une comparaison sans a priori entre arithm&eacute;tique
  logarithmique et arithm&eacute;tique flottante.
 <em>Technique et science informatiques</em>, 24(6):625-643, 2005.

</td>
</tr>


<tr valign="top">
<td align="right">
[<a name="DinTis2005:IEEETC">6</a>]
</td>
<td>
Florent de&nbsp;Dinechin and Arnaud Tisserand.
 Multipartite table methods.
 <em>IEEE Transactions on Computers</em>, 54(3):319-330, 2005.
[&nbsp;<a href="http://perso.ens-lyon.fr/florent.de.dinechin/recherche/publis/2005-TC.pdf">.pdf</a>&nbsp;]

</td>
</tr>


<tr valign="top">
<td align="right">
[<a name="DetDin2005:asap">5</a>]
</td>
<td>
J&eacute;r&eacute;mie Detrey and Florent de&nbsp;Dinechin.
 Table-based polynomials for fast hardware function evaluation.
 In <em>Application-specific Systems, Architectures and Processors</em>,
  pages 328-333. IEEE, 2005.
[&nbsp;<a href="http://perso.ens-lyon.fr/florent.de.dinechin/recherche/publis/2005-ASAP.pdf">.pdf</a>&nbsp;]

</td>
</tr>


<tr valign="top">
<td align="right">
[<a name="DetDin2005:asilomar">4</a>]
</td>
<td>
J&eacute;r&eacute;mie Detrey and Florent de&nbsp;Dinechin.
 A parameterizable floating-point logarithm operator for FPGAs.
 In <em>39th Asilomar Conference on Signals, Systems &amp; Computers</em>.
  IEEE, 2005.
[&nbsp;<a href="http://perso.ens-lyon.fr/florent.de.dinechin/recherche/publis/2005-Asilomar.pdf">.pdf</a>&nbsp;]

</td>
</tr>


<tr valign="top">
<td align="right">
[<a name="DetDin2005:fpt">3</a>]
</td>
<td>
J&eacute;r&eacute;mie Detrey and Florent de&nbsp;Dinechin.
 A parameterized floating-point exponential function for FPGAs.
 In <em>Field-Programmable Technology</em>. IEEE, 2005.
[&nbsp;<a href="http://perso.ens-lyon.fr/florent.de.dinechin/recherche/publis/2005-FPT.pdf">.pdf</a>&nbsp;]

</td>
</tr>

<tr valign="top">
<td align="right">
[<a name="DetDin2004:FPL">2</a>]
</td>
<td>
J&eacute;r&eacute;mie Detrey and Florent de&nbsp;Dinechin.
 Second order function approximation using a single multiplication on
  FPGAs.
 In <em>14th Intl Conference on Field-Programmable Logic and
  Applications (LNCS 3203)</em>, pages 221-230. Springer, 2004.
[&nbsp;<a href="http://perso.ens-lyon.fr/florent.de.dinechin/recherche/publis/2004-FPL.pdf">.pdf</a>&nbsp;]

</td>
</tr>


<tr valign="top">
<td align="right">
[<a name="DetDin2003:Asilomar">1</a>]
</td>
<td>
J&eacute;r&eacute;mie Detrey and Florent de&nbsp;Dinechin.
 A VHDL library of LNS operators.
 In <em>37th Asilomar Conference on Signals, Systems and Computers</em>,
  2003.

</td>
</tr>


</table>

<h2>Authors and credits</h2>

<p>FloPoCo is managed by Florent de Dinechin and Bogdan Pasca
(contact: Florent.de.Dinechin or Bogdan.Pasca at ens-lyon.fr).  Active developers:
Nicolas Brunie, Sylvain Collange, Fabrizio Ferrandi, Mioara Joldes, Alvaro Vasquez.
Former developers: Sebastian Banescu, Cristian Klein, Xavier Pujol and Radu Tudoran. Much of
FloPoCo's operator code is based on FPLibrary and HOTBM code by
Jérémie Detrey. The following people have contributed to FloPoCo in
some sort or some other: Mariusz Grad, Daniele Mastrandrea, Pedro Echeverría Aramendi.</p>

<p> FloPoCo uses <a href="http://sollya.gforge.inria.fr/">Sollya</a>, developed
   by Christoph Lauter, Sylvain Chevillard and Mioara Joldes. It also
   relies on <a href="http://gmplib.org/">GMP</a>
   and <a href="http://www.mpfr.org/">MPFR</a>.
</p>

<p>FloPoCo is essentially developed using Free Software. Special
thanks to the <a href="http://ghdl.free.fr/">GHDL project</a> for
providing us a perfectly useable VHDL simulator that we can use when
we are away from our ModelSim license servers.</p>

<p> The support of <a href="http://www.stoneridgetechnology.com/">Stone Ridge Technology</a> through the donation of a  <a href="http://www.stoneridgetechnology.com/products/">RDX-11 board</a>  is gratefully acknowledged. <img src="stoneridgetech.jpg" align=middle></p>

</body>
</html>



