read -sv run_verilog_mid/adder_32b_10_76_493188bf5f06fbabca6bc84b0c025bdc.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_76_493188bf5f06fbabca6bc84b0c025bdc_yosys.v
