#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Pin_1 */
#define Pin_1__0__INTTYPE CYREG_PICU0_INTTYPE7
#define Pin_1__0__MASK 0x80u
#define Pin_1__0__PC CYREG_PRT0_PC7
#define Pin_1__0__PORT 0u
#define Pin_1__0__SHIFT 7
#define Pin_1__AG CYREG_PRT0_AG
#define Pin_1__AMUX CYREG_PRT0_AMUX
#define Pin_1__BIE CYREG_PRT0_BIE
#define Pin_1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Pin_1__BYP CYREG_PRT0_BYP
#define Pin_1__CTL CYREG_PRT0_CTL
#define Pin_1__DM0 CYREG_PRT0_DM0
#define Pin_1__DM1 CYREG_PRT0_DM1
#define Pin_1__DM2 CYREG_PRT0_DM2
#define Pin_1__DR CYREG_PRT0_DR
#define Pin_1__INP_DIS CYREG_PRT0_INP_DIS
#define Pin_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Pin_1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Pin_1__LCD_EN CYREG_PRT0_LCD_EN
#define Pin_1__MASK 0x80u
#define Pin_1__PORT 0u
#define Pin_1__PRT CYREG_PRT0_PRT
#define Pin_1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Pin_1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Pin_1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Pin_1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Pin_1__PS CYREG_PRT0_PS
#define Pin_1__SHIFT 7
#define Pin_1__SLW CYREG_PRT0_SLW

/* Up_Shift_Air */
#define Up_Shift_Air__0__INTTYPE CYREG_PICU4_INTTYPE1
#define Up_Shift_Air__0__MASK 0x02u
#define Up_Shift_Air__0__PC CYREG_PRT4_PC1
#define Up_Shift_Air__0__PORT 4u
#define Up_Shift_Air__0__SHIFT 1
#define Up_Shift_Air__AG CYREG_PRT4_AG
#define Up_Shift_Air__AMUX CYREG_PRT4_AMUX
#define Up_Shift_Air__BIE CYREG_PRT4_BIE
#define Up_Shift_Air__BIT_MASK CYREG_PRT4_BIT_MASK
#define Up_Shift_Air__BYP CYREG_PRT4_BYP
#define Up_Shift_Air__CTL CYREG_PRT4_CTL
#define Up_Shift_Air__DM0 CYREG_PRT4_DM0
#define Up_Shift_Air__DM1 CYREG_PRT4_DM1
#define Up_Shift_Air__DM2 CYREG_PRT4_DM2
#define Up_Shift_Air__DR CYREG_PRT4_DR
#define Up_Shift_Air__INP_DIS CYREG_PRT4_INP_DIS
#define Up_Shift_Air__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Up_Shift_Air__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Up_Shift_Air__LCD_EN CYREG_PRT4_LCD_EN
#define Up_Shift_Air__MASK 0x02u
#define Up_Shift_Air__PORT 4u
#define Up_Shift_Air__PRT CYREG_PRT4_PRT
#define Up_Shift_Air__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Up_Shift_Air__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Up_Shift_Air__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Up_Shift_Air__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Up_Shift_Air__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Up_Shift_Air__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Up_Shift_Air__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Up_Shift_Air__PS CYREG_PRT4_PS
#define Up_Shift_Air__SHIFT 1
#define Up_Shift_Air__SLW CYREG_PRT4_SLW

/* Engage_Clutch */
#define Engage_Clutch__0__INTTYPE CYREG_PICU4_INTTYPE0
#define Engage_Clutch__0__MASK 0x01u
#define Engage_Clutch__0__PC CYREG_PRT4_PC0
#define Engage_Clutch__0__PORT 4u
#define Engage_Clutch__0__SHIFT 0
#define Engage_Clutch__AG CYREG_PRT4_AG
#define Engage_Clutch__AMUX CYREG_PRT4_AMUX
#define Engage_Clutch__BIE CYREG_PRT4_BIE
#define Engage_Clutch__BIT_MASK CYREG_PRT4_BIT_MASK
#define Engage_Clutch__BYP CYREG_PRT4_BYP
#define Engage_Clutch__CTL CYREG_PRT4_CTL
#define Engage_Clutch__DM0 CYREG_PRT4_DM0
#define Engage_Clutch__DM1 CYREG_PRT4_DM1
#define Engage_Clutch__DM2 CYREG_PRT4_DM2
#define Engage_Clutch__DR CYREG_PRT4_DR
#define Engage_Clutch__INP_DIS CYREG_PRT4_INP_DIS
#define Engage_Clutch__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Engage_Clutch__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Engage_Clutch__LCD_EN CYREG_PRT4_LCD_EN
#define Engage_Clutch__MASK 0x01u
#define Engage_Clutch__PORT 4u
#define Engage_Clutch__PRT CYREG_PRT4_PRT
#define Engage_Clutch__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Engage_Clutch__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Engage_Clutch__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Engage_Clutch__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Engage_Clutch__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Engage_Clutch__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Engage_Clutch__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Engage_Clutch__PS CYREG_PRT4_PS
#define Engage_Clutch__SHIFT 0
#define Engage_Clutch__SLW CYREG_PRT4_SLW

/* Down_Shift_Air */
#define Down_Shift_Air__0__INTTYPE CYREG_PICU4_INTTYPE3
#define Down_Shift_Air__0__MASK 0x08u
#define Down_Shift_Air__0__PC CYREG_PRT4_PC3
#define Down_Shift_Air__0__PORT 4u
#define Down_Shift_Air__0__SHIFT 3
#define Down_Shift_Air__AG CYREG_PRT4_AG
#define Down_Shift_Air__AMUX CYREG_PRT4_AMUX
#define Down_Shift_Air__BIE CYREG_PRT4_BIE
#define Down_Shift_Air__BIT_MASK CYREG_PRT4_BIT_MASK
#define Down_Shift_Air__BYP CYREG_PRT4_BYP
#define Down_Shift_Air__CTL CYREG_PRT4_CTL
#define Down_Shift_Air__DM0 CYREG_PRT4_DM0
#define Down_Shift_Air__DM1 CYREG_PRT4_DM1
#define Down_Shift_Air__DM2 CYREG_PRT4_DM2
#define Down_Shift_Air__DR CYREG_PRT4_DR
#define Down_Shift_Air__INP_DIS CYREG_PRT4_INP_DIS
#define Down_Shift_Air__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define Down_Shift_Air__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define Down_Shift_Air__LCD_EN CYREG_PRT4_LCD_EN
#define Down_Shift_Air__MASK 0x08u
#define Down_Shift_Air__PORT 4u
#define Down_Shift_Air__PRT CYREG_PRT4_PRT
#define Down_Shift_Air__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define Down_Shift_Air__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define Down_Shift_Air__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define Down_Shift_Air__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define Down_Shift_Air__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define Down_Shift_Air__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define Down_Shift_Air__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define Down_Shift_Air__PS CYREG_PRT4_PS
#define Down_Shift_Air__SHIFT 3
#define Down_Shift_Air__SLW CYREG_PRT4_SLW

/* Steering_Wheel */
#define Steering_Wheel__0__INTTYPE CYREG_PICU0_INTTYPE2
#define Steering_Wheel__0__MASK 0x04u
#define Steering_Wheel__0__PC CYREG_PRT0_PC2
#define Steering_Wheel__0__PORT 0u
#define Steering_Wheel__0__SHIFT 2
#define Steering_Wheel__1__INTTYPE CYREG_PICU0_INTTYPE3
#define Steering_Wheel__1__MASK 0x08u
#define Steering_Wheel__1__PC CYREG_PRT0_PC3
#define Steering_Wheel__1__PORT 0u
#define Steering_Wheel__1__SHIFT 3
#define Steering_Wheel__2__INTTYPE CYREG_PICU0_INTTYPE4
#define Steering_Wheel__2__MASK 0x10u
#define Steering_Wheel__2__PC CYREG_PRT0_PC4
#define Steering_Wheel__2__PORT 0u
#define Steering_Wheel__2__SHIFT 4
#define Steering_Wheel__AG CYREG_PRT0_AG
#define Steering_Wheel__AMUX CYREG_PRT0_AMUX
#define Steering_Wheel__BIE CYREG_PRT0_BIE
#define Steering_Wheel__BIT_MASK CYREG_PRT0_BIT_MASK
#define Steering_Wheel__BYP CYREG_PRT0_BYP
#define Steering_Wheel__Clutch__INTTYPE CYREG_PICU0_INTTYPE4
#define Steering_Wheel__Clutch__MASK 0x10u
#define Steering_Wheel__Clutch__PC CYREG_PRT0_PC4
#define Steering_Wheel__Clutch__PORT 0u
#define Steering_Wheel__Clutch__SHIFT 4
#define Steering_Wheel__CTL CYREG_PRT0_CTL
#define Steering_Wheel__DM0 CYREG_PRT0_DM0
#define Steering_Wheel__DM1 CYREG_PRT0_DM1
#define Steering_Wheel__DM2 CYREG_PRT0_DM2
#define Steering_Wheel__Down_Shift__INTTYPE CYREG_PICU0_INTTYPE2
#define Steering_Wheel__Down_Shift__MASK 0x04u
#define Steering_Wheel__Down_Shift__PC CYREG_PRT0_PC2
#define Steering_Wheel__Down_Shift__PORT 0u
#define Steering_Wheel__Down_Shift__SHIFT 2
#define Steering_Wheel__DR CYREG_PRT0_DR
#define Steering_Wheel__INP_DIS CYREG_PRT0_INP_DIS
#define Steering_Wheel__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Steering_Wheel__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Steering_Wheel__LCD_EN CYREG_PRT0_LCD_EN
#define Steering_Wheel__MASK 0x1Cu
#define Steering_Wheel__PORT 0u
#define Steering_Wheel__PRT CYREG_PRT0_PRT
#define Steering_Wheel__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Steering_Wheel__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Steering_Wheel__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Steering_Wheel__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Steering_Wheel__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Steering_Wheel__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Steering_Wheel__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Steering_Wheel__PS CYREG_PRT0_PS
#define Steering_Wheel__SHIFT 2
#define Steering_Wheel__SLW CYREG_PRT0_SLW
#define Steering_Wheel__Up_Shift__INTTYPE CYREG_PICU0_INTTYPE3
#define Steering_Wheel__Up_Shift__MASK 0x08u
#define Steering_Wheel__Up_Shift__PC CYREG_PRT0_PC3
#define Steering_Wheel__Up_Shift__PORT 0u
#define Steering_Wheel__Up_Shift__SHIFT 3

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "ShiftingStandaloneNoise"
#define CY_VERSION "PSoC Creator  3.3 CP1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E115069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000000u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0400
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO0 3.3
#define CYDEV_VDDIO0_MV 3300
#define CYDEV_VDDIO1 3.3
#define CYDEV_VDDIO1_MV 3300
#define CYDEV_VDDIO2 3.3
#define CYDEV_VDDIO2_MV 3300
#define CYDEV_VDDIO3 3.3
#define CYDEV_VDDIO3_MV 3300
#define CYDEV_VIO0 3.3
#define CYDEV_VIO0_MV 3300
#define CYDEV_VIO1 3.3
#define CYDEV_VIO1_MV 3300
#define CYDEV_VIO2 3.3
#define CYDEV_VIO2_MV 3300
#define CYDEV_VIO3 3.3
#define CYDEV_VIO3_MV 3300
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define CyScBoostClk__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define CyScBoostClk__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define CyScBoostClk__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define CyScBoostClk__CFG2_SRC_SEL_MASK 0x07u
#define CyScBoostClk__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define CyScBoostClk__CFG3_PHASE_DLY_MASK 0x0Fu
#define CyScBoostClk__INDEX 0x00u
#define CyScBoostClk__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define CyScBoostClk__PM_ACT_MSK 0x01u
#define CyScBoostClk__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define CyScBoostClk__PM_STBY_MSK 0x01u
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
