Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Jan 10 23:05:56 2024
| Host         : DESKTOP-BC6995K running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   211 |
|    Minimum number of control sets                        |   211 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   591 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   211 |
| >= 0 to < 4        |    38 |
| >= 4 to < 6        |    25 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |    24 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |    11 |
| >= 14 to < 16      |     2 |
| >= 16              |   101 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1694 |          479 |
| No           | No                    | Yes                    |             239 |           84 |
| No           | Yes                   | No                     |             384 |          146 |
| Yes          | No                    | No                     |             879 |          264 |
| Yes          | No                    | Yes                    |             323 |           84 |
| Yes          | Yes                   | No                     |             770 |          208 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                   Clock Signal                                  |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                      | u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                         |                1 |              1 |         1.00 |
|  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_i2                     |                                                                                                                                                                                                                                                          | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/gtrxreset_tx_s                                                                                                                                                              |                1 |              1 |         1.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                      | u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                         |                1 |              1 |         1.00 |
|  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_i2                     |                                                                                                                                                                                                                                                          | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/gtrxreset_tx_s                                                                                                                                                              |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_i2                     |                                                                                                                                                                                                                                                          | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/gtrxreset_tx_s                                                                                                                                                              |                1 |              1 |         1.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                       | u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                                                         |                1 |              1 |         1.00 |
|  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_i2                     |                                                                                                                                                                                                                                                          | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/gtrxreset_tx_s                                                                                                                                                              |                1 |              1 |         1.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_i2                     |                                                                                                                                                                                                                                                          | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/gtrxreset_tx_i                                                                                                                                                              |                1 |              2 |         2.00 |
|  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_i2                     |                                                                                                                                                                                                                                                          | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/gtrxreset_tx_i                                                                                                                                                              |                1 |              2 |         2.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_i2                     |                                                                                                                                                                                                                                                          | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/gtrxreset_tx_i                                                                                                                                                              |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | u0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_i2                     |                                                                                                                                                                                                                                                          | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/gtrxreset_tx_i                                                                                                                                                              |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |         1.50 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_txresetfsm_i/sync_pll0lock/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  sys_clock_m0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                          | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                                      |                2 |              4 |         2.00 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_data_valid/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  sys_clock_m0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                          | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                                      |                3 |              4 |         1.33 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_data_valid/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                             | u0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                                                  |                1 |              4 |         4.00 |
|  sys_clock_m0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                          | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                                      |                4 |              4 |         1.00 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/sync_pll0lock/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  sys_clock_m0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                          | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                                      |                3 |              4 |         1.33 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | gtp_exdes_m0/bbstub_gt0_tx_fsm_reset_done_out                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                2 |              4 |         2.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | u0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                                             |                2 |              4 |         2.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | u0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                    | u0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | u0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                    |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | u0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                                    |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_data_valid/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/sync_pll0lock/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/sync_pll0lock/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_data_valid/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | word_align_m0/p_0_in                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | u0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out0_n_0                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/init_wait_count                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | u0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                                                    |                3 |              7 |         2.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |         2.33 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | u0/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                                                        | u0/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | u0/inst/ila_core_inst/u_ila_regs/sel_3                                                                                                                                                                                                                   | u0/inst/ila_core_inst/u_ila_regs/clear                                                                                                                                                                                                  |                2 |              7 |         3.50 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/init_wait_count                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/mmcm_lock_count[7]_i_2__1_n_0                                                                                                                                                                | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                                                              |                2 |              8 |         4.00 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/init_wait_count                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_txresetfsm_i/mmcm_lock_count[7]_i_2__2_n_0                                                                                                                                                                | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                                                              |                2 |              8 |         4.00 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/init_wait_count                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/mmcm_lock_count[7]_i_2__6_n_0                                                                                                                                                                | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                                                              |                2 |              8 |         4.00 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/mmcm_lock_count[7]_i_2_n_0                                                                                                                                                                   | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                                                              |                2 |              8 |         4.00 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/init_wait_count                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/init_wait_count                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              8 |         2.67 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/mmcm_lock_count[7]_i_2__3_n_0                                                                                                                                                                | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                                                              |                2 |              8 |         4.00 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/mmcm_lock_count[7]_i_2__0_n_0                                                                                                                                                                | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                                                              |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/init_wait_count                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/mmcm_lock_count[7]_i_2__4_n_0                                                                                                                                                                | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                                                              |                3 |              8 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              8 |         8.00 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/common_reset_i/init_wait_count                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | packet_send_m0/SR[0]                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_txresetfsm_i/init_wait_count                                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |         8.00 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/mmcm_lock_count[7]_i_2__5_n_0                                                                                                                                                                | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sync_mmcm_lock_reclocked/SR[0]                                                                                                                                              |                2 |              8 |         4.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | u0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                     | u0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                                |                3 |              9 |         3.00 |
|  gtp_exdes_m0/gtp_support_i/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0   |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                3 |             10 |         3.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                4 |             10 |         2.50 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                          | u0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                             |                3 |             12 |         4.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | u0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             12 |         2.40 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                3 |             12 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                2 |             12 |         6.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                          | u0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                                                       |                3 |             12 |         4.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | u0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                           |                3 |             12 |         4.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | u0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |             12 |         6.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK_OUT  | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/wait_bypass_count[0]_i_2__5_n_0                                                                                                                                                              | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/clear                                                                                                                                                                       |                4 |             13 |         3.25 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK_OUT  | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/wait_bypass_count[0]_i_2__6_n_0                                                                                                                                                              | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/clear                                                                                                                                                                       |                4 |             13 |         3.25 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK_OUT  | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__3_n_0                                                                                                                                                              | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/clear                                                                                                                                                                       |                4 |             13 |         3.25 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK_OUT  | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/wait_bypass_count[0]_i_2__4_n_0                                                                                                                                                              | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/clear                                                                                                                                                                       |                4 |             13 |         3.25 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | packet_rec_m0/data_cnt[15]_i_2__0_n_0                                                                                                                                                                                                                    | packet_rec_m0/data_cnt[15]_i_1_n_0                                                                                                                                                                                                      |                4 |             15 |         3.75 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             15 |         2.50 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/sel                                                                                                                                                                                          | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_time_cnt[0]_i_1__4_n_0                                                                                                                                                 |                4 |             16 |         4.00 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_txresetfsm_i/sel                                                                                                                                                                                          | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_txresetfsm_i/wait_time_cnt[0]_i_1__6_n_0                                                                                                                                                 |                4 |             16 |         4.00 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtrxreset_seq_i/original_rd_data[15]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/gtrxreset_seq_i/next_rd_data                                                                                                                                                                  | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/AR[0]                                                                                                                                                                       |                4 |             16 |         4.00 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/next_rd_data                                                                                                                                                                   | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/AR[0]                                                                                                                                                                       |                4 |             16 |         4.00 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt0_gtp_i/rxpmarst_seq_i/original_rd_data[15]_i_1__0_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/gtrxreset_seq_i/original_rd_data[15]_i_1__5_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/gtrxreset_seq_i/next_rd_data                                                                                                                                                                  | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/AR[0]                                                                                                                                                                       |                3 |             16 |         5.33 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/original_rd_data[15]_i_1__6_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt3_gtp_i/rxpmarst_seq_i/next_rd_data                                                                                                                                                                   | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/AR[0]                                                                                                                                                                       |                5 |             16 |         3.20 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/rxpmarst_seq_i/next_rd_data                                                                                                                                                                   | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/AR[0]                                                                                                                                                                       |                5 |             16 |         3.20 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/rxpmarst_seq_i/original_rd_data[15]_i_1__4_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt1_gtp_i/gtrxreset_seq_i/original_rd_data[15]_i_1__1_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt1_gtp_i/gtrxreset_seq_i/next_rd_data                                                                                                                                                                  | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/AR[0]                                                                                                                                                                       |                4 |             16 |         4.00 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt1_gtp_i/rxpmarst_seq_i/next_rd_data                                                                                                                                                                   | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/AR[0]                                                                                                                                                                       |                5 |             16 |         3.20 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt1_gtp_i/rxpmarst_seq_i/original_rd_data[15]_i_1__2_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/gtrxreset_seq_i/original_rd_data[15]_i_1__3_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gtp_i/gt2_gtp_i/gtrxreset_seq_i/next_rd_data                                                                                                                                                                  | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/AR[0]                                                                                                                                                                       |                3 |             16 |         5.33 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/sel                                                                                                                                                                                          | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/wait_time_cnt[0]_i_1__5_n_0                                                                                                                                                 |                4 |             16 |         4.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | u0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                           |                6 |             16 |         2.67 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | packet_rec_m0/packet_len_1                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                4 |             16 |         4.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | u0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | u0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | u0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | packet_send_m0/data_cnt[15]_i_1_n_0                                                                                                                                                                                                                      | gtp_exdes_m0/bbstub_gt0_tx_fsm_reset_done_out                                                                                                                                                                                           |                6 |             16 |         2.67 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | u0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | u0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | u0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/sel                                                                                                                                                                                          | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/wait_time_cnt[0]_i_1__1_n_0                                                                                                                                                 |                4 |             16 |         4.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | u0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | u0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | u0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | u0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | u0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | u0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | u0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | u0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | u0/inst/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | u0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/sel                                                                                                                                                                                          | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/wait_time_cnt[0]_i_1__0_n_0                                                                                                                                                 |                4 |             16 |         4.00 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/sel                                                                                                                                                                                          | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/wait_time_cnt[0]_i_1__3_n_0                                                                                                                                                 |                4 |             16 |         4.00 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/sel                                                                                                                                                                                          | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/wait_time_cnt[0]_i_1_n_0                                                                                                                                                    |                4 |             16 |         4.00 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/sel                                                                                                                                                                                          | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/wait_time_cnt[0]_i_1__2_n_0                                                                                                                                                 |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK_OUT  | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_txresetfsm_i/wait_bypass_count[0]_i_2__2_n_0                                                                                                                                                              | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_txresetfsm_i/clear                                                                                                                                                                       |                5 |             17 |         3.40 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK_OUT  | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/wait_bypass_count[0]_i_2__1_n_0                                                                                                                                                              | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/clear                                                                                                                                                                       |                5 |             17 |         3.40 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK_OUT  | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0                                                                                                                                                                 | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/clear                                                                                                                                                                       |                5 |             17 |         3.40 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK_OUT  | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/wait_bypass_count[0]_i_2__0_n_0                                                                                                                                                              | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/clear                                                                                                                                                                       |                5 |             17 |         3.40 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/time_out_counter                                                                                                                                                                             | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_txresetfsm_i/reset_time_out__0                                                                                                                                                           |                5 |             18 |         3.60 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/time_out_counter                                                                                                                                                                             | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/reset_time_out__0                                                                                                                                                           |                5 |             18 |         3.60 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_txresetfsm_i/time_out_counter                                                                                                                                                                             | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_txresetfsm_i/reset_time_out__0                                                                                                                                                           |                5 |             18 |         3.60 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/time_out_counter                                                                                                                                                                             | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_txresetfsm_i/reset_time_out__0                                                                                                                                                           |                5 |             18 |         3.60 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/time_out_counter                                                                                                                                                                             | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                                      |                5 |             19 |         3.80 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/time_out_counter                                                                                                                                                                             | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                                      |                5 |             19 |         3.80 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/time_out_counter                                                                                                                                                                             | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                                      |                5 |             19 |         3.80 |
|  sys_clock_m0/inst/clk_out1                                                     | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/time_out_counter                                                                                                                                                                             | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/reset_time_out_reg_n_0                                                                                                                                                      |                5 |             19 |         3.80 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txoutclk_i2                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |             24 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | u0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |         5.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                8 |             31 |         3.88 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | u0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | packet_send_m0/check_sum[31]_i_1_n_0                                                                                                                                                                                                                     | gtp_exdes_m0/bbstub_gt0_tx_fsm_reset_done_out                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | packet_send_m0/sequence_number                                                                                                                                                                                                                           | gtp_exdes_m0/bbstub_gt0_tx_fsm_reset_done_out                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               10 |             32 |         3.20 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | packet_rec_m0/packet_cnt                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             32 |         2.67 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | packet_rec_m0/error_packet_cnt                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             32 |         4.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | packet_rec_m0/check_sum[31]_i_2__0_n_0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             32 |         4.57 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | packet_send_m0/gt_tx_data[31]_i_1_n_0                                                                                                                                                                                                                    | gtp_exdes_m0/bbstub_gt0_tx_fsm_reset_done_out                                                                                                                                                                                           |               12 |             33 |         2.75 |
|  sys_clock_m0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                          | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt3_rxresetfsm_i/SR[0]                                                                                                                                                                       |               14 |             34 |         2.43 |
|  sys_clock_m0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                          | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_rxresetfsm_i/SR[0]                                                                                                                                                                       |               13 |             34 |         2.62 |
|  sys_clock_m0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                          | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt2_rxresetfsm_i/SR[0]                                                                                                                                                                       |               14 |             34 |         2.43 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |               12 |             34 |         2.83 |
|  sys_clock_m0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                          | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt1_rxresetfsm_i/SR[0]                                                                                                                                                                       |               14 |             34 |         2.43 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | u0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             35 |         5.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | word_align_m0/align_bit[3]                                                                                                                                                                                                              |               12 |             36 |         3.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               22 |             41 |         1.86 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               28 |             63 |         2.25 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | packet_rec_m0/sequence_number_0                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               18 |             64 |         3.56 |
|  sys_clock_m0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                          | gtp_exdes_m0/gtp_support_i/gtp_init_i/inst/gt0_txresetfsm_i/AR[0]                                                                                                                                                                       |               19 |             76 |         4.00 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | u0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               27 |            103 |         3.81 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK_OUT  |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               32 |            120 |         3.75 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT | u0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               22 |            145 |         6.59 |
|  sys_clock_m0/inst/clk_out1                                                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              127 |            399 |         3.14 |
|  gtp_exdes_m0/gtp_support_i/gt_usrclk_source/txoutclk_mmcm0_i/GT3_RXUSRCLK2_OUT |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              286 |           1217 |         4.26 |
+---------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


