<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg484-1" LaunchTime="1467881840">
  <File Type="VDS-TIMING-PB" Name="MATRIX_MUL_IP_CORE_S_INT_timing_summary_synth.pb"/>
  <File Type="VDS-TIMINGSUMMARY" Name="MATRIX_MUL_IP_CORE_S_INT_timing_summary_synth.rpt"/>
  <File Type="RDS-DCP" Name="MATRIX_MUL_IP_CORE_S_INT.dcp"/>
  <File Type="RDS-UTIL-PB" Name="MATRIX_MUL_IP_CORE_S_INT_utilization_synth.pb"/>
  <File Type="RDS-UTIL" Name="MATRIX_MUL_IP_CORE_S_INT_utilization_synth.rpt"/>
  <File Type="RDS-PROPCONSTRS" Name="MATRIX_MUL_IP_CORE_S_INT_drc_synth.rpt"/>
  <File Type="RDS-RDS" Name="MATRIX_MUL_IP_CORE_S_INT.vds"/>
  <File Type="PA-TCL" Name="MATRIX_MUL_IP_CORE_S_INT.tcl"/>
  <File Type="RUN-STRAT" Name="$PDATADIR/runs/synth_1/synth_1.psg"/>
  <File Type="RUN-SRCS" Name="$PDATADIR/runs/synth_1/sources.xml"/>
  <File Type="RUN-CONSTRS" Name="$PDATADIR/runs/synth_1/constrs_in.xml"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PPRDIR/../../../src/lib/txt_util.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../src/ip/vivado/blk_mem_gen_0/blk_mem_gen_0.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../src/ip/vivado/blk_mem_gen_0/sim/blk_mem_gen_0.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../src/lib/MATRIX_MUL_IP_CORE_LIBRARY_Syn.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../src/hdl/BRAM_WRAPPER_V2.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../src/hdl/CONTROL_UNIT_S_INT.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../src/ip/vivado/xbip_dsp48_macro_0/xbip_dsp48_macro_0.dcp">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../src/hdl/MATRIX_MUL_IP_CORE_S_INT.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../src/hdl/STANDARD_RAM.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../../../src/lib/MATRIX_MUL_IP_CORE_LIBRARY_Sim.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="MATRIX_MUL_IP_CORE_S_INT"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2015">
      <Desc>Vivado Synthesis Defaults</Desc>
    </StratHandle>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
