{"vcs1":{"timestamp_begin":1742237665.292847494, "rt":1.19, "ut":0.26, "st":0.25}}
{"vcselab":{"timestamp_begin":1742237666.563786346, "rt":0.86, "ut":0.23, "st":0.17}}
{"link":{"timestamp_begin":1742237667.506308114, "rt":0.38, "ut":0.16, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1742237664.574773580}
{"VCS_COMP_START_TIME": 1742237664.574773580}
{"VCS_COMP_END_TIME": 1742237668.978035870}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 329640}}
{"stitch_vcselab": {"peak_mem": 215160}}
