Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 24 19:21:37 2021
| Host         : DESKTOP-7BJ6MNB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file project_reti_logiche_timing_summary_routed.rpt -pb project_reti_logiche_timing_summary_routed.pb -rpx project_reti_logiche_timing_summary_routed.rpx -warn_on_violation
| Design       : project_reti_logiche
| Device       : 7a200t-fbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     92.303        0.000                      0                  211        0.155        0.000                      0                  211       49.500        0.000                       0                    78  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              92.303        0.000                      0                  146        0.155        0.000                      0                  146       49.500        0.000                       0                    78  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clock              clock                   96.816        0.000                      0                   65        0.415        0.000                      0                   65  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       92.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             92.303ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        7.690ns  (logic 3.258ns (42.367%)  route 4.432ns (57.633%))
  Logic Levels:           10  (CARRY4=5 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.718ns = ( 104.718 - 100.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.841     5.079    DATAPATH0/N_COL_REG/CLK
    SLICE_X6Y132         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDCE (Prop_fdce_C_Q)         0.518     5.597 r  DATAPATH0/N_COL_REG/data_reg[3]/Q
                         net (fo=16, routed)          1.533     7.130    DATAPATH0/N_COL_REG/A[3]
    SLICE_X6Y135         LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           0.796     8.050    DATAPATH0/N_COL_REG/data_reg[6]_0[1]
    SLICE_X4Y134         LUT6 (Prop_lut6_I0_O)        0.124     8.174 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.174    DATAPATH0/N_COL_REG_n_37
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.724 r  DATAPATH0/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.724    DATAPATH0/multOp__0_carry__0_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.946 r  DATAPATH0/multOp__0_carry__1/O[0]
                         net (fo=3, routed)           0.756     9.703    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5_0[0]
    SLICE_X7Y133         LUT4 (Prop_lut4_I3_O)        0.294     9.997 f  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9/O
                         net (fo=2, routed)           0.656    10.653    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9_n_0
    SLICE_X3Y133         LUT4 (Prop_lut4_I0_O)        0.361    11.014 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_1/O
                         net (fo=2, routed)           0.690    11.704    DATAPATH0/N_COL_REG/data_reg[3]_1[3]
    SLICE_X3Y133         LUT5 (Prop_lut5_I0_O)        0.327    12.031 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.031    DATAPATH0/N_COL_REG_n_48
    SLICE_X3Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.432 r  DATAPATH0/multOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.432    DATAPATH0/multOp__60_carry__0_n_0
    SLICE_X3Y134         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.546 r  DATAPATH0/multOp__60_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.546    DATAPATH0/multOp__60_carry__1_n_0
    SLICE_X3Y135         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.769 r  DATAPATH0/multOp__60_carry__2/O[0]
                         net (fo=1, routed)           0.000    12.769    DATAPATH0/SIZE_REG/D[14]
    SLICE_X3Y135         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.727   104.718    DATAPATH0/SIZE_REG/CLK
    SLICE_X3Y135         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[15]/C
                         clock pessimism              0.326   105.045    
                         clock uncertainty           -0.035   105.009    
    SLICE_X3Y135         FDCE (Setup_fdce_C_D)        0.062   105.071    DATAPATH0/SIZE_REG/data_reg[15]
  -------------------------------------------------------------------
                         required time                        105.071    
                         arrival time                         -12.769    
  -------------------------------------------------------------------
                         slack                                 92.303    

Slack (MET) :             92.305ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        7.687ns  (logic 3.255ns (42.345%)  route 4.432ns (57.655%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 104.717 - 100.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.841     5.079    DATAPATH0/N_COL_REG/CLK
    SLICE_X6Y132         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDCE (Prop_fdce_C_Q)         0.518     5.597 r  DATAPATH0/N_COL_REG/data_reg[3]/Q
                         net (fo=16, routed)          1.533     7.130    DATAPATH0/N_COL_REG/A[3]
    SLICE_X6Y135         LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           0.796     8.050    DATAPATH0/N_COL_REG/data_reg[6]_0[1]
    SLICE_X4Y134         LUT6 (Prop_lut6_I0_O)        0.124     8.174 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.174    DATAPATH0/N_COL_REG_n_37
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.724 r  DATAPATH0/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.724    DATAPATH0/multOp__0_carry__0_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.946 r  DATAPATH0/multOp__0_carry__1/O[0]
                         net (fo=3, routed)           0.756     9.703    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5_0[0]
    SLICE_X7Y133         LUT4 (Prop_lut4_I3_O)        0.294     9.997 f  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9/O
                         net (fo=2, routed)           0.656    10.653    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9_n_0
    SLICE_X3Y133         LUT4 (Prop_lut4_I0_O)        0.361    11.014 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_1/O
                         net (fo=2, routed)           0.690    11.704    DATAPATH0/N_COL_REG/data_reg[3]_1[3]
    SLICE_X3Y133         LUT5 (Prop_lut5_I0_O)        0.327    12.031 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.031    DATAPATH0/N_COL_REG_n_48
    SLICE_X3Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.432 r  DATAPATH0/multOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.432    DATAPATH0/multOp__60_carry__0_n_0
    SLICE_X3Y134         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.766 r  DATAPATH0/multOp__60_carry__1/O[1]
                         net (fo=1, routed)           0.000    12.766    DATAPATH0/SIZE_REG/D[11]
    SLICE_X3Y134         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.726   104.717    DATAPATH0/SIZE_REG/CLK
    SLICE_X3Y134         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[12]/C
                         clock pessimism              0.326   105.044    
                         clock uncertainty           -0.035   105.008    
    SLICE_X3Y134         FDCE (Setup_fdce_C_D)        0.062   105.070    DATAPATH0/SIZE_REG/data_reg[12]
  -------------------------------------------------------------------
                         required time                        105.070    
                         arrival time                         -12.766    
  -------------------------------------------------------------------
                         slack                                 92.305    

Slack (MET) :             92.326ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        7.666ns  (logic 3.234ns (42.187%)  route 4.432ns (57.813%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 104.717 - 100.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.841     5.079    DATAPATH0/N_COL_REG/CLK
    SLICE_X6Y132         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDCE (Prop_fdce_C_Q)         0.518     5.597 r  DATAPATH0/N_COL_REG/data_reg[3]/Q
                         net (fo=16, routed)          1.533     7.130    DATAPATH0/N_COL_REG/A[3]
    SLICE_X6Y135         LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           0.796     8.050    DATAPATH0/N_COL_REG/data_reg[6]_0[1]
    SLICE_X4Y134         LUT6 (Prop_lut6_I0_O)        0.124     8.174 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.174    DATAPATH0/N_COL_REG_n_37
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.724 r  DATAPATH0/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.724    DATAPATH0/multOp__0_carry__0_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.946 r  DATAPATH0/multOp__0_carry__1/O[0]
                         net (fo=3, routed)           0.756     9.703    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5_0[0]
    SLICE_X7Y133         LUT4 (Prop_lut4_I3_O)        0.294     9.997 f  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9/O
                         net (fo=2, routed)           0.656    10.653    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9_n_0
    SLICE_X3Y133         LUT4 (Prop_lut4_I0_O)        0.361    11.014 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_1/O
                         net (fo=2, routed)           0.690    11.704    DATAPATH0/N_COL_REG/data_reg[3]_1[3]
    SLICE_X3Y133         LUT5 (Prop_lut5_I0_O)        0.327    12.031 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.031    DATAPATH0/N_COL_REG_n_48
    SLICE_X3Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.432 r  DATAPATH0/multOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.432    DATAPATH0/multOp__60_carry__0_n_0
    SLICE_X3Y134         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.745 r  DATAPATH0/multOp__60_carry__1/O[3]
                         net (fo=1, routed)           0.000    12.745    DATAPATH0/SIZE_REG/D[13]
    SLICE_X3Y134         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.726   104.717    DATAPATH0/SIZE_REG/CLK
    SLICE_X3Y134         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[14]/C
                         clock pessimism              0.326   105.044    
                         clock uncertainty           -0.035   105.008    
    SLICE_X3Y134         FDCE (Setup_fdce_C_D)        0.062   105.070    DATAPATH0/SIZE_REG/data_reg[14]
  -------------------------------------------------------------------
                         required time                        105.070    
                         arrival time                         -12.745    
  -------------------------------------------------------------------
                         slack                                 92.326    

Slack (MET) :             92.400ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        7.592ns  (logic 3.160ns (41.623%)  route 4.432ns (58.377%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 104.717 - 100.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.841     5.079    DATAPATH0/N_COL_REG/CLK
    SLICE_X6Y132         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDCE (Prop_fdce_C_Q)         0.518     5.597 r  DATAPATH0/N_COL_REG/data_reg[3]/Q
                         net (fo=16, routed)          1.533     7.130    DATAPATH0/N_COL_REG/A[3]
    SLICE_X6Y135         LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           0.796     8.050    DATAPATH0/N_COL_REG/data_reg[6]_0[1]
    SLICE_X4Y134         LUT6 (Prop_lut6_I0_O)        0.124     8.174 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.174    DATAPATH0/N_COL_REG_n_37
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.724 r  DATAPATH0/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.724    DATAPATH0/multOp__0_carry__0_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.946 r  DATAPATH0/multOp__0_carry__1/O[0]
                         net (fo=3, routed)           0.756     9.703    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5_0[0]
    SLICE_X7Y133         LUT4 (Prop_lut4_I3_O)        0.294     9.997 f  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9/O
                         net (fo=2, routed)           0.656    10.653    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9_n_0
    SLICE_X3Y133         LUT4 (Prop_lut4_I0_O)        0.361    11.014 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_1/O
                         net (fo=2, routed)           0.690    11.704    DATAPATH0/N_COL_REG/data_reg[3]_1[3]
    SLICE_X3Y133         LUT5 (Prop_lut5_I0_O)        0.327    12.031 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.031    DATAPATH0/N_COL_REG_n_48
    SLICE_X3Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.432 r  DATAPATH0/multOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.432    DATAPATH0/multOp__60_carry__0_n_0
    SLICE_X3Y134         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.671 r  DATAPATH0/multOp__60_carry__1/O[2]
                         net (fo=1, routed)           0.000    12.671    DATAPATH0/SIZE_REG/D[12]
    SLICE_X3Y134         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.726   104.717    DATAPATH0/SIZE_REG/CLK
    SLICE_X3Y134         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[13]/C
                         clock pessimism              0.326   105.044    
                         clock uncertainty           -0.035   105.008    
    SLICE_X3Y134         FDCE (Setup_fdce_C_D)        0.062   105.070    DATAPATH0/SIZE_REG/data_reg[13]
  -------------------------------------------------------------------
                         required time                        105.070    
                         arrival time                         -12.671    
  -------------------------------------------------------------------
                         slack                                 92.400    

Slack (MET) :             92.416ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        7.576ns  (logic 3.144ns (41.500%)  route 4.432ns (58.500%))
  Logic Levels:           9  (CARRY4=4 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 104.717 - 100.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.841     5.079    DATAPATH0/N_COL_REG/CLK
    SLICE_X6Y132         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDCE (Prop_fdce_C_Q)         0.518     5.597 r  DATAPATH0/N_COL_REG/data_reg[3]/Q
                         net (fo=16, routed)          1.533     7.130    DATAPATH0/N_COL_REG/A[3]
    SLICE_X6Y135         LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           0.796     8.050    DATAPATH0/N_COL_REG/data_reg[6]_0[1]
    SLICE_X4Y134         LUT6 (Prop_lut6_I0_O)        0.124     8.174 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.174    DATAPATH0/N_COL_REG_n_37
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.724 r  DATAPATH0/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.724    DATAPATH0/multOp__0_carry__0_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.946 r  DATAPATH0/multOp__0_carry__1/O[0]
                         net (fo=3, routed)           0.756     9.703    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5_0[0]
    SLICE_X7Y133         LUT4 (Prop_lut4_I3_O)        0.294     9.997 f  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9/O
                         net (fo=2, routed)           0.656    10.653    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9_n_0
    SLICE_X3Y133         LUT4 (Prop_lut4_I0_O)        0.361    11.014 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_1/O
                         net (fo=2, routed)           0.690    11.704    DATAPATH0/N_COL_REG/data_reg[3]_1[3]
    SLICE_X3Y133         LUT5 (Prop_lut5_I0_O)        0.327    12.031 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.031    DATAPATH0/N_COL_REG_n_48
    SLICE_X3Y133         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.432 r  DATAPATH0/multOp__60_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.432    DATAPATH0/multOp__60_carry__0_n_0
    SLICE_X3Y134         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.655 r  DATAPATH0/multOp__60_carry__1/O[0]
                         net (fo=1, routed)           0.000    12.655    DATAPATH0/SIZE_REG/D[10]
    SLICE_X3Y134         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.726   104.717    DATAPATH0/SIZE_REG/CLK
    SLICE_X3Y134         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[11]/C
                         clock pessimism              0.326   105.044    
                         clock uncertainty           -0.035   105.008    
    SLICE_X3Y134         FDCE (Setup_fdce_C_D)        0.062   105.070    DATAPATH0/SIZE_REG/data_reg[11]
  -------------------------------------------------------------------
                         required time                        105.070    
                         arrival time                         -12.655    
  -------------------------------------------------------------------
                         slack                                 92.416    

Slack (MET) :             92.791ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        7.200ns  (logic 2.768ns (38.445%)  route 4.432ns (61.555%))
  Logic Levels:           8  (CARRY4=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 104.716 - 100.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.841     5.079    DATAPATH0/N_COL_REG/CLK
    SLICE_X6Y132         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDCE (Prop_fdce_C_Q)         0.518     5.597 r  DATAPATH0/N_COL_REG/data_reg[3]/Q
                         net (fo=16, routed)          1.533     7.130    DATAPATH0/N_COL_REG/A[3]
    SLICE_X6Y135         LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           0.796     8.050    DATAPATH0/N_COL_REG/data_reg[6]_0[1]
    SLICE_X4Y134         LUT6 (Prop_lut6_I0_O)        0.124     8.174 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.174    DATAPATH0/N_COL_REG_n_37
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.724 r  DATAPATH0/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.724    DATAPATH0/multOp__0_carry__0_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.946 r  DATAPATH0/multOp__0_carry__1/O[0]
                         net (fo=3, routed)           0.756     9.703    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5_0[0]
    SLICE_X7Y133         LUT4 (Prop_lut4_I3_O)        0.294     9.997 f  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9/O
                         net (fo=2, routed)           0.656    10.653    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_9_n_0
    SLICE_X3Y133         LUT4 (Prop_lut4_I0_O)        0.361    11.014 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_1/O
                         net (fo=2, routed)           0.690    11.704    DATAPATH0/N_COL_REG/data_reg[3]_1[3]
    SLICE_X3Y133         LUT5 (Prop_lut5_I0_O)        0.327    12.031 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5/O
                         net (fo=1, routed)           0.000    12.031    DATAPATH0/N_COL_REG_n_48
    SLICE_X3Y133         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    12.279 r  DATAPATH0/multOp__60_carry__0/O[3]
                         net (fo=1, routed)           0.000    12.279    DATAPATH0/SIZE_REG/D[9]
    SLICE_X3Y133         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.725   104.716    DATAPATH0/SIZE_REG/CLK
    SLICE_X3Y133         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[10]/C
                         clock pessimism              0.326   105.043    
                         clock uncertainty           -0.035   105.007    
    SLICE_X3Y133         FDCE (Setup_fdce_C_D)        0.062   105.069    DATAPATH0/SIZE_REG/data_reg[10]
  -------------------------------------------------------------------
                         required time                        105.069    
                         arrival time                         -12.279    
  -------------------------------------------------------------------
                         slack                                 92.791    

Slack (MET) :             92.957ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        7.033ns  (logic 2.333ns (33.171%)  route 4.700ns (66.829%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 104.716 - 100.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.841     5.079    DATAPATH0/N_COL_REG/CLK
    SLICE_X6Y132         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDCE (Prop_fdce_C_Q)         0.518     5.597 r  DATAPATH0/N_COL_REG/data_reg[3]/Q
                         net (fo=16, routed)          1.533     7.130    DATAPATH0/N_COL_REG/A[3]
    SLICE_X6Y135         LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           0.796     8.050    DATAPATH0/N_COL_REG/data_reg[6]_0[1]
    SLICE_X4Y134         LUT6 (Prop_lut6_I0_O)        0.124     8.174 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.174    DATAPATH0/N_COL_REG_n_37
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.724 r  DATAPATH0/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.724    DATAPATH0/multOp__0_carry__0_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.946 r  DATAPATH0/multOp__0_carry__1/O[0]
                         net (fo=3, routed)           0.756     9.703    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5_0[0]
    SLICE_X7Y133         LUT4 (Prop_lut4_I2_O)        0.299    10.002 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_11/O
                         net (fo=2, routed)           0.421    10.423    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_11_n_0
    SLICE_X5Y134         LUT6 (Prop_lut6_I5_O)        0.124    10.547 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_2/O
                         net (fo=2, routed)           1.193    11.740    DATAPATH0/N_COL_REG/data_reg[3]_1[2]
    SLICE_X3Y133         LUT5 (Prop_lut5_I4_O)        0.124    11.864 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_6/O
                         net (fo=1, routed)           0.000    11.864    DATAPATH0/N_COL_REG_n_49
    SLICE_X3Y133         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    12.112 r  DATAPATH0/multOp__60_carry__0/O[2]
                         net (fo=1, routed)           0.000    12.112    DATAPATH0/SIZE_REG/D[8]
    SLICE_X3Y133         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.725   104.716    DATAPATH0/SIZE_REG/CLK
    SLICE_X3Y133         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[9]/C
                         clock pessimism              0.326   105.043    
                         clock uncertainty           -0.035   105.007    
    SLICE_X3Y133         FDCE (Setup_fdce_C_D)        0.062   105.069    DATAPATH0/SIZE_REG/data_reg[9]
  -------------------------------------------------------------------
                         required time                        105.069    
                         arrival time                         -12.112    
  -------------------------------------------------------------------
                         slack                                 92.957    

Slack (MET) :             93.490ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        6.500ns  (logic 2.188ns (33.660%)  route 4.312ns (66.340%))
  Logic Levels:           7  (CARRY4=3 LUT6=4)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 104.716 - 100.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.841     5.079    DATAPATH0/N_COL_REG/CLK
    SLICE_X6Y132         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDCE (Prop_fdce_C_Q)         0.518     5.597 r  DATAPATH0/N_COL_REG/data_reg[3]/Q
                         net (fo=16, routed)          1.533     7.130    DATAPATH0/N_COL_REG/A[3]
    SLICE_X6Y135         LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           0.796     8.050    DATAPATH0/N_COL_REG/data_reg[6]_0[1]
    SLICE_X4Y134         LUT6 (Prop_lut6_I0_O)        0.124     8.174 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.174    DATAPATH0/N_COL_REG_n_37
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.724 r  DATAPATH0/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.724    DATAPATH0/multOp__0_carry__0_n_0
    SLICE_X4Y135         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.946 r  DATAPATH0/multOp__0_carry__1/O[0]
                         net (fo=3, routed)           0.960     9.906    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_5_0[0]
    SLICE_X7Y133         LUT6 (Prop_lut6_I2_O)        0.299    10.205 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_14/O
                         net (fo=1, routed)           1.023    11.228    DATAPATH0/N_COL_REG/multOp__60_carry__0_i_14_n_0
    SLICE_X3Y133         LUT6 (Prop_lut6_I0_O)        0.124    11.352 r  DATAPATH0/N_COL_REG/multOp__60_carry__0_i_7/O
                         net (fo=1, routed)           0.000    11.352    DATAPATH0/N_COL_REG_n_50
    SLICE_X3Y133         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    11.579 r  DATAPATH0/multOp__60_carry__0/O[1]
                         net (fo=1, routed)           0.000    11.579    DATAPATH0/SIZE_REG/D[7]
    SLICE_X3Y133         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.725   104.716    DATAPATH0/SIZE_REG/CLK
    SLICE_X3Y133         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[8]/C
                         clock pessimism              0.326   105.043    
                         clock uncertainty           -0.035   105.007    
    SLICE_X3Y133         FDCE (Setup_fdce_C_D)        0.062   105.069    DATAPATH0/SIZE_REG/data_reg[8]
  -------------------------------------------------------------------
                         required time                        105.069    
                         arrival time                         -11.579    
  -------------------------------------------------------------------
                         slack                                 93.490    

Slack (MET) :             94.385ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        5.606ns  (logic 2.272ns (40.530%)  route 3.334ns (59.470%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.716ns = ( 104.716 - 100.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.841     5.079    DATAPATH0/N_COL_REG/CLK
    SLICE_X6Y132         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDCE (Prop_fdce_C_Q)         0.518     5.597 r  DATAPATH0/N_COL_REG/data_reg[3]/Q
                         net (fo=16, routed)          1.533     7.130    DATAPATH0/N_COL_REG/A[3]
    SLICE_X6Y135         LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           0.796     8.050    DATAPATH0/N_COL_REG/data_reg[6]_0[1]
    SLICE_X4Y134         LUT6 (Prop_lut6_I0_O)        0.124     8.174 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.174    DATAPATH0/N_COL_REG_n_37
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.754 r  DATAPATH0/multOp__0_carry__0/O[2]
                         net (fo=6, routed)           1.004     9.759    DATAPATH0/N_COL_REG/data_reg[10][0]
    SLICE_X3Y132         LUT4 (Prop_lut4_I1_O)        0.302    10.061 r  DATAPATH0/N_COL_REG/multOp__60_carry_i_2/O
                         net (fo=1, routed)           0.000    10.061    DATAPATH0/N_COL_REG_n_47
    SLICE_X3Y132         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    10.462 r  DATAPATH0/multOp__60_carry/CO[3]
                         net (fo=1, routed)           0.000    10.462    DATAPATH0/multOp__60_carry_n_0
    SLICE_X3Y133         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.685 r  DATAPATH0/multOp__60_carry__0/O[0]
                         net (fo=1, routed)           0.000    10.685    DATAPATH0/SIZE_REG/D[6]
    SLICE_X3Y133         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.725   104.716    DATAPATH0/SIZE_REG/CLK
    SLICE_X3Y133         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[7]/C
                         clock pessimism              0.326   105.043    
                         clock uncertainty           -0.035   105.007    
    SLICE_X3Y133         FDCE (Setup_fdce_C_D)        0.062   105.069    DATAPATH0/SIZE_REG/data_reg[7]
  -------------------------------------------------------------------
                         required time                        105.069    
                         arrival time                         -10.685    
  -------------------------------------------------------------------
                         slack                                 94.385    

Slack (MET) :             94.760ns  (required time - arrival time)
  Source:                 DATAPATH0/N_COL_REG/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 1.896ns (36.254%)  route 3.334ns (63.746%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 104.715 - 100.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.841     5.079    DATAPATH0/N_COL_REG/CLK
    SLICE_X6Y132         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y132         FDCE (Prop_fdce_C_Q)         0.518     5.597 r  DATAPATH0/N_COL_REG/data_reg[3]/Q
                         net (fo=16, routed)          1.533     7.130    DATAPATH0/N_COL_REG/A[3]
    SLICE_X6Y135         LUT6 (Prop_lut6_I1_O)        0.124     7.254 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_3/O
                         net (fo=2, routed)           0.796     8.050    DATAPATH0/N_COL_REG/data_reg[6]_0[1]
    SLICE_X4Y134         LUT6 (Prop_lut6_I0_O)        0.124     8.174 r  DATAPATH0/N_COL_REG/multOp__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     8.174    DATAPATH0/N_COL_REG_n_37
    SLICE_X4Y134         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     8.754 r  DATAPATH0/multOp__0_carry__0/O[2]
                         net (fo=6, routed)           1.004     9.759    DATAPATH0/N_COL_REG/data_reg[10][0]
    SLICE_X3Y132         LUT4 (Prop_lut4_I1_O)        0.302    10.061 r  DATAPATH0/N_COL_REG/multOp__60_carry_i_2/O
                         net (fo=1, routed)           0.000    10.061    DATAPATH0/N_COL_REG_n_47
    SLICE_X3Y132         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    10.309 r  DATAPATH0/multOp__60_carry/O[3]
                         net (fo=1, routed)           0.000    10.309    DATAPATH0/SIZE_REG/D[5]
    SLICE_X3Y132         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.724   104.715    DATAPATH0/SIZE_REG/CLK
    SLICE_X3Y132         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[6]/C
                         clock pessimism              0.326   105.042    
                         clock uncertainty           -0.035   105.006    
    SLICE_X3Y132         FDCE (Setup_fdce_C_D)        0.062   105.068    DATAPATH0/SIZE_REG/data_reg[6]
  -------------------------------------------------------------------
                         required time                        105.068    
                         arrival time                         -10.309    
  -------------------------------------------------------------------
                         slack                                 94.760    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_cur_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.189ns (63.138%)  route 0.110ns (36.862%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.650     1.587    i_clk_IBUF_BUFG
    SLICE_X7Y136         FDRE                                         r  FSM_onehot_cur_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y136         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  FSM_onehot_cur_state_reg[8]/Q
                         net (fo=6, routed)           0.110     1.838    DATAPATH0/Q[8]
    SLICE_X6Y136         LUT3 (Prop_lut3_I2_O)        0.048     1.886 r  DATAPATH0/FSM_onehot_cur_state[9]_i_1/O
                         net (fo=1, routed)           0.000     1.886    DATAPATH0_n_19
    SLICE_X6Y136         FDRE                                         r  FSM_onehot_cur_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.923     2.112    i_clk_IBUF_BUFG
    SLICE_X6Y136         FDRE                                         r  FSM_onehot_cur_state_reg[9]/C
                         clock pessimism             -0.512     1.600    
    SLICE_X6Y136         FDRE (Hold_fdre_C_D)         0.131     1.731    FSM_onehot_cur_state_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_cur_state_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.650     1.587    i_clk_IBUF_BUFG
    SLICE_X7Y136         FDRE                                         r  FSM_onehot_cur_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y136         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  FSM_onehot_cur_state_reg[8]/Q
                         net (fo=6, routed)           0.110     1.838    DATAPATH0/Q[8]
    SLICE_X6Y136         LUT3 (Prop_lut3_I0_O)        0.045     1.883 r  DATAPATH0/FSM_onehot_cur_state[11]_i_2/O
                         net (fo=1, routed)           0.000     1.883    DATAPATH0_n_17
    SLICE_X6Y136         FDRE                                         r  FSM_onehot_cur_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.923     2.112    i_clk_IBUF_BUFG
    SLICE_X6Y136         FDRE                                         r  FSM_onehot_cur_state_reg[11]/C
                         clock pessimism             -0.512     1.600    
    SLICE_X6Y136         FDRE (Hold_fdre_C_D)         0.120     1.720    FSM_onehot_cur_state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FSM_onehot_cur_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.260%)  route 0.134ns (48.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.650     1.587    i_clk_IBUF_BUFG
    SLICE_X4Y135         FDRE                                         r  FSM_onehot_cur_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y135         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  FSM_onehot_cur_state_reg[4]/Q
                         net (fo=19, routed)          0.134     1.862    size_load
    SLICE_X5Y136         FDRE                                         r  FSM_onehot_cur_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.923     2.112    i_clk_IBUF_BUFG
    SLICE_X5Y136         FDRE                                         r  FSM_onehot_cur_state_reg[5]/C
                         clock pessimism             -0.510     1.602    
    SLICE_X5Y136         FDRE (Hold_fdre_C_D)         0.066     1.668    FSM_onehot_cur_state_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DATAPATH0/PIXEL_COUNTER/data_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.647     1.584    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X5Y131         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y131         FDCE (Prop_fdce_C_Q)         0.141     1.725 r  DATAPATH0/PIXEL_COUNTER/data_reg[7]/Q
                         net (fo=3, routed)           0.120     1.846    DATAPATH0/PIXEL_COUNTER/data_reg[7]
    SLICE_X5Y131         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.954 r  DATAPATH0/PIXEL_COUNTER/data_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.954    DATAPATH0/PIXEL_COUNTER/data_reg[4]_i_1_n_4
    SLICE_X5Y131         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.919     2.108    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X5Y131         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[7]/C
                         clock pessimism             -0.524     1.584    
    SLICE_X5Y131         FDCE (Hold_fdce_C_D)         0.105     1.689    DATAPATH0/PIXEL_COUNTER/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 DATAPATH0/PIXEL_COUNTER/data_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.646     1.583    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X5Y130         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y130         FDCE (Prop_fdce_C_Q)         0.141     1.724 r  DATAPATH0/PIXEL_COUNTER/data_reg[3]/Q
                         net (fo=3, routed)           0.120     1.845    DATAPATH0/PIXEL_COUNTER/data_reg[3]
    SLICE_X5Y130         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.953 r  DATAPATH0/PIXEL_COUNTER/data_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.953    DATAPATH0/PIXEL_COUNTER/data_reg[0]_i_2_n_4
    SLICE_X5Y130         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.918     2.107    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X5Y130         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[3]/C
                         clock pessimism             -0.524     1.583    
    SLICE_X5Y130         FDCE (Hold_fdce_C_D)         0.105     1.688    DATAPATH0/PIXEL_COUNTER/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 DATAPATH0/PIXEL_COUNTER/data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.647     1.584    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X5Y131         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y131         FDCE (Prop_fdce_C_Q)         0.141     1.725 r  DATAPATH0/PIXEL_COUNTER/data_reg[4]/Q
                         net (fo=3, routed)           0.115     1.840    DATAPATH0/PIXEL_COUNTER/data_reg[4]
    SLICE_X5Y131         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.955 r  DATAPATH0/PIXEL_COUNTER/data_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.955    DATAPATH0/PIXEL_COUNTER/data_reg[4]_i_1_n_7
    SLICE_X5Y131         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.919     2.108    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X5Y131         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[4]/C
                         clock pessimism             -0.524     1.584    
    SLICE_X5Y131         FDCE (Hold_fdce_C_D)         0.105     1.689    DATAPATH0/PIXEL_COUNTER/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 DATAPATH0/PIXEL_COUNTER/data_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.648     1.585    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X5Y132         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y132         FDCE (Prop_fdce_C_Q)         0.141     1.726 r  DATAPATH0/PIXEL_COUNTER/data_reg[8]/Q
                         net (fo=3, routed)           0.115     1.841    DATAPATH0/PIXEL_COUNTER/data_reg[8]
    SLICE_X5Y132         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.956 r  DATAPATH0/PIXEL_COUNTER/data_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.956    DATAPATH0/PIXEL_COUNTER/data_reg[8]_i_1_n_7
    SLICE_X5Y132         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.920     2.109    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X5Y132         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[8]/C
                         clock pessimism             -0.524     1.585    
    SLICE_X5Y132         FDCE (Hold_fdce_C_D)         0.105     1.690    DATAPATH0/PIXEL_COUNTER/data_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 DATAPATH0/PIXEL_COUNTER/data_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.649     1.586    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X5Y133         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y133         FDCE (Prop_fdce_C_Q)         0.141     1.727 r  DATAPATH0/PIXEL_COUNTER/data_reg[12]/Q
                         net (fo=3, routed)           0.117     1.845    DATAPATH0/PIXEL_COUNTER/data_reg[12]
    SLICE_X5Y133         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.960 r  DATAPATH0/PIXEL_COUNTER/data_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.960    DATAPATH0/PIXEL_COUNTER/data_reg[12]_i_1_n_7
    SLICE_X5Y133         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.921     2.110    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X5Y133         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[12]/C
                         clock pessimism             -0.524     1.586    
    SLICE_X5Y133         FDCE (Hold_fdce_C_D)         0.105     1.691    DATAPATH0/PIXEL_COUNTER/data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.691    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 DATAPATH0/PIXEL_COUNTER/data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.647     1.584    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X5Y131         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y131         FDCE (Prop_fdce_C_Q)         0.141     1.725 r  DATAPATH0/PIXEL_COUNTER/data_reg[6]/Q
                         net (fo=3, routed)           0.122     1.847    DATAPATH0/PIXEL_COUNTER/data_reg[6]
    SLICE_X5Y131         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.958 r  DATAPATH0/PIXEL_COUNTER/data_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.958    DATAPATH0/PIXEL_COUNTER/data_reg[4]_i_1_n_5
    SLICE_X5Y131         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.919     2.108    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X5Y131         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[6]/C
                         clock pessimism             -0.524     1.584    
    SLICE_X5Y131         FDCE (Hold_fdce_C_D)         0.105     1.689    DATAPATH0/PIXEL_COUNTER/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 DATAPATH0/PIXEL_COUNTER/data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.583ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.646     1.583    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X5Y130         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y130         FDCE (Prop_fdce_C_Q)         0.141     1.724 r  DATAPATH0/PIXEL_COUNTER/data_reg[2]/Q
                         net (fo=3, routed)           0.122     1.846    DATAPATH0/PIXEL_COUNTER/data_reg[2]
    SLICE_X5Y130         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.957 r  DATAPATH0/PIXEL_COUNTER/data_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.957    DATAPATH0/PIXEL_COUNTER/data_reg[0]_i_2_n_5
    SLICE_X5Y130         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.918     2.107    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X5Y130         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[2]/C
                         clock pessimism             -0.524     1.583    
    SLICE_X5Y130         FDCE (Hold_fdce_C_D)         0.105     1.688    DATAPATH0/PIXEL_COUNTER/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.688    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X10Y133  DATAPATH0/MAX_VALUE_REG/data_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X10Y133  DATAPATH0/MAX_VALUE_REG/data_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X8Y135   DATAPATH0/MIN_VALUE_REG/data_reg[6]/C
Min Period        n/a     FDPE/C   n/a            1.000         100.000     99.000     SLICE_X8Y135   DATAPATH0/MIN_VALUE_REG/data_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X7Y131   DATAPATH0/N_COL_REG/data_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X7Y131   DATAPATH0/N_COL_REG/data_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X7Y132   DATAPATH0/N_COL_REG/data_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X6Y132   DATAPATH0/N_COL_REG/data_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X7Y133   DATAPATH0/N_COL_REG/data_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X10Y133  DATAPATH0/MAX_VALUE_REG/data_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X10Y133  DATAPATH0/MAX_VALUE_REG/data_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X8Y135   DATAPATH0/MIN_VALUE_REG/data_reg[6]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X8Y135   DATAPATH0/MIN_VALUE_REG/data_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X7Y132   DATAPATH0/N_COL_REG/data_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X7Y132   DATAPATH0/N_COL_REG/data_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y132   DATAPATH0/N_COL_REG/data_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X6Y132   DATAPATH0/N_COL_REG/data_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X7Y133   DATAPATH0/N_COL_REG/data_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X5Y132   DATAPATH0/PIXEL_COUNTER/data_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X10Y133  DATAPATH0/MAX_VALUE_REG/data_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X10Y133  DATAPATH0/MAX_VALUE_REG/data_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X10Y133  DATAPATH0/MAX_VALUE_REG/data_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X10Y133  DATAPATH0/MAX_VALUE_REG/data_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X8Y135   DATAPATH0/MIN_VALUE_REG/data_reg[6]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X8Y135   DATAPATH0/MIN_VALUE_REG/data_reg[6]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X8Y135   DATAPATH0/MIN_VALUE_REG/data_reg[7]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         50.000      49.500     SLICE_X8Y135   DATAPATH0/MIN_VALUE_REG/data_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X7Y131   DATAPATH0/N_COL_REG/data_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X7Y131   DATAPATH0/N_COL_REG/data_reg[1]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       96.816ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.415ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.816ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[0]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.779ns (28.723%)  route 1.933ns (71.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 104.711 - 100.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.845     5.083    i_clk_IBUF_BUFG
    SLICE_X6Y136         FDRE                                         r  FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y136         FDRE (Prop_fdre_C_Q)         0.478     5.561 f  FSM_onehot_cur_state_reg[7]/Q
                         net (fo=14, routed)          0.853     6.414    DATAPATH0/PIXEL_COUNTER/Q[3]
    SLICE_X5Y136         LUT2 (Prop_lut2_I1_O)        0.301     6.715 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          1.080     7.795    DATAPATH0/PIXEL_COUNTER/pixel_counter_rst
    SLICE_X5Y130         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.720   104.711    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X5Y130         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[0]/C
                         clock pessimism              0.340   105.052    
                         clock uncertainty           -0.035   105.016    
    SLICE_X5Y130         FDCE (Recov_fdce_C_CLR)     -0.405   104.611    DATAPATH0/PIXEL_COUNTER/data_reg[0]
  -------------------------------------------------------------------
                         required time                        104.611    
                         arrival time                          -7.795    
  -------------------------------------------------------------------
                         slack                                 96.816    

Slack (MET) :             96.816ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[1]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.779ns (28.723%)  route 1.933ns (71.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 104.711 - 100.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.845     5.083    i_clk_IBUF_BUFG
    SLICE_X6Y136         FDRE                                         r  FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y136         FDRE (Prop_fdre_C_Q)         0.478     5.561 f  FSM_onehot_cur_state_reg[7]/Q
                         net (fo=14, routed)          0.853     6.414    DATAPATH0/PIXEL_COUNTER/Q[3]
    SLICE_X5Y136         LUT2 (Prop_lut2_I1_O)        0.301     6.715 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          1.080     7.795    DATAPATH0/PIXEL_COUNTER/pixel_counter_rst
    SLICE_X5Y130         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.720   104.711    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X5Y130         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[1]/C
                         clock pessimism              0.340   105.052    
                         clock uncertainty           -0.035   105.016    
    SLICE_X5Y130         FDCE (Recov_fdce_C_CLR)     -0.405   104.611    DATAPATH0/PIXEL_COUNTER/data_reg[1]
  -------------------------------------------------------------------
                         required time                        104.611    
                         arrival time                          -7.795    
  -------------------------------------------------------------------
                         slack                                 96.816    

Slack (MET) :             96.816ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[2]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.779ns (28.723%)  route 1.933ns (71.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 104.711 - 100.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.845     5.083    i_clk_IBUF_BUFG
    SLICE_X6Y136         FDRE                                         r  FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y136         FDRE (Prop_fdre_C_Q)         0.478     5.561 f  FSM_onehot_cur_state_reg[7]/Q
                         net (fo=14, routed)          0.853     6.414    DATAPATH0/PIXEL_COUNTER/Q[3]
    SLICE_X5Y136         LUT2 (Prop_lut2_I1_O)        0.301     6.715 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          1.080     7.795    DATAPATH0/PIXEL_COUNTER/pixel_counter_rst
    SLICE_X5Y130         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.720   104.711    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X5Y130         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[2]/C
                         clock pessimism              0.340   105.052    
                         clock uncertainty           -0.035   105.016    
    SLICE_X5Y130         FDCE (Recov_fdce_C_CLR)     -0.405   104.611    DATAPATH0/PIXEL_COUNTER/data_reg[2]
  -------------------------------------------------------------------
                         required time                        104.611    
                         arrival time                          -7.795    
  -------------------------------------------------------------------
                         slack                                 96.816    

Slack (MET) :             96.816ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[3]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.712ns  (logic 0.779ns (28.723%)  route 1.933ns (71.277%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.711ns = ( 104.711 - 100.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.845     5.083    i_clk_IBUF_BUFG
    SLICE_X6Y136         FDRE                                         r  FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y136         FDRE (Prop_fdre_C_Q)         0.478     5.561 f  FSM_onehot_cur_state_reg[7]/Q
                         net (fo=14, routed)          0.853     6.414    DATAPATH0/PIXEL_COUNTER/Q[3]
    SLICE_X5Y136         LUT2 (Prop_lut2_I1_O)        0.301     6.715 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          1.080     7.795    DATAPATH0/PIXEL_COUNTER/pixel_counter_rst
    SLICE_X5Y130         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.720   104.711    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X5Y130         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[3]/C
                         clock pessimism              0.340   105.052    
                         clock uncertainty           -0.035   105.016    
    SLICE_X5Y130         FDCE (Recov_fdce_C_CLR)     -0.405   104.611    DATAPATH0/PIXEL_COUNTER/data_reg[3]
  -------------------------------------------------------------------
                         required time                        104.611    
                         arrival time                          -7.795    
  -------------------------------------------------------------------
                         slack                                 96.816    

Slack (MET) :             96.910ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[4]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 0.779ns (29.732%)  route 1.841ns (70.268%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 104.712 - 100.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.845     5.083    i_clk_IBUF_BUFG
    SLICE_X6Y136         FDRE                                         r  FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y136         FDRE (Prop_fdre_C_Q)         0.478     5.561 f  FSM_onehot_cur_state_reg[7]/Q
                         net (fo=14, routed)          0.853     6.414    DATAPATH0/PIXEL_COUNTER/Q[3]
    SLICE_X5Y136         LUT2 (Prop_lut2_I1_O)        0.301     6.715 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          0.988     7.703    DATAPATH0/PIXEL_COUNTER/pixel_counter_rst
    SLICE_X5Y131         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.721   104.712    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X5Y131         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[4]/C
                         clock pessimism              0.340   105.053    
                         clock uncertainty           -0.035   105.017    
    SLICE_X5Y131         FDCE (Recov_fdce_C_CLR)     -0.405   104.612    DATAPATH0/PIXEL_COUNTER/data_reg[4]
  -------------------------------------------------------------------
                         required time                        104.612    
                         arrival time                          -7.703    
  -------------------------------------------------------------------
                         slack                                 96.910    

Slack (MET) :             96.910ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[5]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 0.779ns (29.732%)  route 1.841ns (70.268%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 104.712 - 100.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.845     5.083    i_clk_IBUF_BUFG
    SLICE_X6Y136         FDRE                                         r  FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y136         FDRE (Prop_fdre_C_Q)         0.478     5.561 f  FSM_onehot_cur_state_reg[7]/Q
                         net (fo=14, routed)          0.853     6.414    DATAPATH0/PIXEL_COUNTER/Q[3]
    SLICE_X5Y136         LUT2 (Prop_lut2_I1_O)        0.301     6.715 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          0.988     7.703    DATAPATH0/PIXEL_COUNTER/pixel_counter_rst
    SLICE_X5Y131         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.721   104.712    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X5Y131         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[5]/C
                         clock pessimism              0.340   105.053    
                         clock uncertainty           -0.035   105.017    
    SLICE_X5Y131         FDCE (Recov_fdce_C_CLR)     -0.405   104.612    DATAPATH0/PIXEL_COUNTER/data_reg[5]
  -------------------------------------------------------------------
                         required time                        104.612    
                         arrival time                          -7.703    
  -------------------------------------------------------------------
                         slack                                 96.910    

Slack (MET) :             96.910ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[6]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 0.779ns (29.732%)  route 1.841ns (70.268%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 104.712 - 100.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.845     5.083    i_clk_IBUF_BUFG
    SLICE_X6Y136         FDRE                                         r  FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y136         FDRE (Prop_fdre_C_Q)         0.478     5.561 f  FSM_onehot_cur_state_reg[7]/Q
                         net (fo=14, routed)          0.853     6.414    DATAPATH0/PIXEL_COUNTER/Q[3]
    SLICE_X5Y136         LUT2 (Prop_lut2_I1_O)        0.301     6.715 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          0.988     7.703    DATAPATH0/PIXEL_COUNTER/pixel_counter_rst
    SLICE_X5Y131         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.721   104.712    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X5Y131         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[6]/C
                         clock pessimism              0.340   105.053    
                         clock uncertainty           -0.035   105.017    
    SLICE_X5Y131         FDCE (Recov_fdce_C_CLR)     -0.405   104.612    DATAPATH0/PIXEL_COUNTER/data_reg[6]
  -------------------------------------------------------------------
                         required time                        104.612    
                         arrival time                          -7.703    
  -------------------------------------------------------------------
                         slack                                 96.910    

Slack (MET) :             96.910ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[7]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 0.779ns (29.732%)  route 1.841ns (70.268%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.712ns = ( 104.712 - 100.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.845     5.083    i_clk_IBUF_BUFG
    SLICE_X6Y136         FDRE                                         r  FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y136         FDRE (Prop_fdre_C_Q)         0.478     5.561 f  FSM_onehot_cur_state_reg[7]/Q
                         net (fo=14, routed)          0.853     6.414    DATAPATH0/PIXEL_COUNTER/Q[3]
    SLICE_X5Y136         LUT2 (Prop_lut2_I1_O)        0.301     6.715 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          0.988     7.703    DATAPATH0/PIXEL_COUNTER/pixel_counter_rst
    SLICE_X5Y131         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.721   104.712    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X5Y131         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[7]/C
                         clock pessimism              0.340   105.053    
                         clock uncertainty           -0.035   105.017    
    SLICE_X5Y131         FDCE (Recov_fdce_C_CLR)     -0.405   104.612    DATAPATH0/PIXEL_COUNTER/data_reg[7]
  -------------------------------------------------------------------
                         required time                        104.612    
                         arrival time                          -7.703    
  -------------------------------------------------------------------
                         slack                                 96.910    

Slack (MET) :             96.961ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[10]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 0.779ns (30.298%)  route 1.792ns (69.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 104.714 - 100.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.845     5.083    i_clk_IBUF_BUFG
    SLICE_X6Y136         FDRE                                         r  FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y136         FDRE (Prop_fdre_C_Q)         0.478     5.561 f  FSM_onehot_cur_state_reg[7]/Q
                         net (fo=14, routed)          0.853     6.414    DATAPATH0/PIXEL_COUNTER/Q[3]
    SLICE_X5Y136         LUT2 (Prop_lut2_I1_O)        0.301     6.715 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          0.939     7.654    DATAPATH0/PIXEL_COUNTER/pixel_counter_rst
    SLICE_X5Y132         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.723   104.714    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X5Y132         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[10]/C
                         clock pessimism              0.340   105.055    
                         clock uncertainty           -0.035   105.019    
    SLICE_X5Y132         FDCE (Recov_fdce_C_CLR)     -0.405   104.614    DATAPATH0/PIXEL_COUNTER/data_reg[10]
  -------------------------------------------------------------------
                         required time                        104.614    
                         arrival time                          -7.654    
  -------------------------------------------------------------------
                         slack                                 96.961    

Slack (MET) :             96.961ns  (required time - arrival time)
  Source:                 FSM_onehot_cur_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/PIXEL_COUNTER/data_reg[11]/CLR
                            (recovery check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 0.779ns (30.298%)  route 1.792ns (69.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 104.714 - 100.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.993     0.993 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.148     3.141    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.237 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.845     5.083    i_clk_IBUF_BUFG
    SLICE_X6Y136         FDRE                                         r  FSM_onehot_cur_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y136         FDRE (Prop_fdre_C_Q)         0.478     5.561 f  FSM_onehot_cur_state_reg[7]/Q
                         net (fo=14, routed)          0.853     6.414    DATAPATH0/PIXEL_COUNTER/Q[3]
    SLICE_X5Y136         LUT2 (Prop_lut2_I1_O)        0.301     6.715 f  DATAPATH0/PIXEL_COUNTER/data[0]_i_3/O
                         net (fo=16, routed)          0.939     7.654    DATAPATH0/PIXEL_COUNTER/pixel_counter_rst
    SLICE_X5Y132         FDCE                                         f  DATAPATH0/PIXEL_COUNTER/data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    U20                                               0.000   100.000 r  i_clk (IN)
                         net (fo=0)                   0.000   100.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.859   100.859 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.041   102.900    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   102.991 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.723   104.714    DATAPATH0/PIXEL_COUNTER/CLK
    SLICE_X5Y132         FDCE                                         r  DATAPATH0/PIXEL_COUNTER/data_reg[11]/C
                         clock pessimism              0.340   105.055    
                         clock uncertainty           -0.035   105.019    
    SLICE_X5Y132         FDCE (Recov_fdce_C_CLR)     -0.405   104.614    DATAPATH0/PIXEL_COUNTER/data_reg[11]
  -------------------------------------------------------------------
                         required time                        104.614    
                         arrival time                          -7.654    
  -------------------------------------------------------------------
                         slack                                 96.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[11]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.935%)  route 0.221ns (61.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.650     1.587    i_clk_IBUF_BUFG
    SLICE_X5Y135         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDSE (Prop_fdse_C_Q)         0.141     1.728 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=53, routed)          0.221     1.949    DATAPATH0/SIZE_REG/data_reg[0]_0[0]
    SLICE_X3Y134         FDCE                                         f  DATAPATH0/SIZE_REG/data_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.923     2.112    DATAPATH0/SIZE_REG/CLK
    SLICE_X3Y134         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[11]/C
                         clock pessimism             -0.486     1.626    
    SLICE_X3Y134         FDCE (Remov_fdce_C_CLR)     -0.092     1.534    DATAPATH0/SIZE_REG/data_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[12]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.935%)  route 0.221ns (61.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.650     1.587    i_clk_IBUF_BUFG
    SLICE_X5Y135         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDSE (Prop_fdse_C_Q)         0.141     1.728 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=53, routed)          0.221     1.949    DATAPATH0/SIZE_REG/data_reg[0]_0[0]
    SLICE_X3Y134         FDCE                                         f  DATAPATH0/SIZE_REG/data_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.923     2.112    DATAPATH0/SIZE_REG/CLK
    SLICE_X3Y134         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[12]/C
                         clock pessimism             -0.486     1.626    
    SLICE_X3Y134         FDCE (Remov_fdce_C_CLR)     -0.092     1.534    DATAPATH0/SIZE_REG/data_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[13]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.935%)  route 0.221ns (61.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.650     1.587    i_clk_IBUF_BUFG
    SLICE_X5Y135         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDSE (Prop_fdse_C_Q)         0.141     1.728 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=53, routed)          0.221     1.949    DATAPATH0/SIZE_REG/data_reg[0]_0[0]
    SLICE_X3Y134         FDCE                                         f  DATAPATH0/SIZE_REG/data_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.923     2.112    DATAPATH0/SIZE_REG/CLK
    SLICE_X3Y134         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[13]/C
                         clock pessimism             -0.486     1.626    
    SLICE_X3Y134         FDCE (Remov_fdce_C_CLR)     -0.092     1.534    DATAPATH0/SIZE_REG/data_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[14]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.935%)  route 0.221ns (61.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.650     1.587    i_clk_IBUF_BUFG
    SLICE_X5Y135         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDSE (Prop_fdse_C_Q)         0.141     1.728 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=53, routed)          0.221     1.949    DATAPATH0/SIZE_REG/data_reg[0]_0[0]
    SLICE_X3Y134         FDCE                                         f  DATAPATH0/SIZE_REG/data_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.923     2.112    DATAPATH0/SIZE_REG/CLK
    SLICE_X3Y134         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[14]/C
                         clock pessimism             -0.486     1.626    
    SLICE_X3Y134         FDCE (Remov_fdce_C_CLR)     -0.092     1.534    DATAPATH0/SIZE_REG/data_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[15]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.770%)  route 0.223ns (61.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.113ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.650     1.587    i_clk_IBUF_BUFG
    SLICE_X5Y135         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDSE (Prop_fdse_C_Q)         0.141     1.728 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=53, routed)          0.223     1.951    DATAPATH0/SIZE_REG/data_reg[0]_0[0]
    SLICE_X3Y135         FDCE                                         f  DATAPATH0/SIZE_REG/data_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.924     2.113    DATAPATH0/SIZE_REG/CLK
    SLICE_X3Y135         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[15]/C
                         clock pessimism             -0.486     1.627    
    SLICE_X3Y135         FDCE (Remov_fdce_C_CLR)     -0.092     1.535    DATAPATH0/SIZE_REG/data_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.462ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/N_COL_REG/data_reg[6]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.598%)  route 0.244ns (63.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.650     1.587    i_clk_IBUF_BUFG
    SLICE_X5Y135         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDSE (Prop_fdse_C_Q)         0.141     1.728 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=53, routed)          0.244     1.972    DATAPATH0/N_COL_REG/Q[0]
    SLICE_X4Y136         FDCE                                         f  DATAPATH0/N_COL_REG/data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.923     2.112    DATAPATH0/N_COL_REG/CLK
    SLICE_X4Y136         FDCE                                         r  DATAPATH0/N_COL_REG/data_reg[6]/C
                         clock pessimism             -0.510     1.602    
    SLICE_X4Y136         FDCE (Remov_fdce_C_CLR)     -0.092     1.510    DATAPATH0/N_COL_REG/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.462    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[4]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.785%)  route 0.349ns (71.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.650     1.587    i_clk_IBUF_BUFG
    SLICE_X5Y135         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDSE (Prop_fdse_C_Q)         0.141     1.728 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=53, routed)          0.349     2.077    DATAPATH0/SIZE_REG/data_reg[0]_0[0]
    SLICE_X3Y132         FDCE                                         f  DATAPATH0/SIZE_REG/data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.921     2.110    DATAPATH0/SIZE_REG/CLK
    SLICE_X3Y132         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[4]/C
                         clock pessimism             -0.486     1.624    
    SLICE_X3Y132         FDCE (Remov_fdce_C_CLR)     -0.092     1.532    DATAPATH0/SIZE_REG/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[5]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.785%)  route 0.349ns (71.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.650     1.587    i_clk_IBUF_BUFG
    SLICE_X5Y135         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDSE (Prop_fdse_C_Q)         0.141     1.728 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=53, routed)          0.349     2.077    DATAPATH0/SIZE_REG/data_reg[0]_0[0]
    SLICE_X3Y132         FDCE                                         f  DATAPATH0/SIZE_REG/data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.921     2.110    DATAPATH0/SIZE_REG/CLK
    SLICE_X3Y132         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[5]/C
                         clock pessimism             -0.486     1.624    
    SLICE_X3Y132         FDCE (Remov_fdce_C_CLR)     -0.092     1.532    DATAPATH0/SIZE_REG/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[6]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.141ns (28.785%)  route 0.349ns (71.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.650     1.587    i_clk_IBUF_BUFG
    SLICE_X5Y135         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDSE (Prop_fdse_C_Q)         0.141     1.728 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=53, routed)          0.349     2.077    DATAPATH0/SIZE_REG/data_reg[0]_0[0]
    SLICE_X3Y132         FDCE                                         f  DATAPATH0/SIZE_REG/data_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.921     2.110    DATAPATH0/SIZE_REG/CLK
    SLICE_X3Y132         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[6]/C
                         clock pessimism             -0.486     1.624    
    SLICE_X3Y132         FDCE (Remov_fdce_C_CLR)     -0.092     1.532    DATAPATH0/SIZE_REG/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.596ns  (arrival time - required time)
  Source:                 FSM_onehot_cur_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DATAPATH0/SIZE_REG/data_reg[10]/CLR
                            (removal check against rising-edge clock clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.141ns (26.026%)  route 0.401ns (73.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.111ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.912    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.938 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.650     1.587    i_clk_IBUF_BUFG
    SLICE_X5Y135         FDSE                                         r  FSM_onehot_cur_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y135         FDSE (Prop_fdse_C_Q)         0.141     1.728 f  FSM_onehot_cur_state_reg[0]/Q
                         net (fo=53, routed)          0.401     2.129    DATAPATH0/SIZE_REG/data_reg[0]_0[0]
    SLICE_X3Y133         FDCE                                         f  DATAPATH0/SIZE_REG/data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    U20                                               0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    U20                  IBUF (Prop_ibuf_I_O)         0.411     0.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.160    i_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.189 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.922     2.111    DATAPATH0/SIZE_REG/CLK
    SLICE_X3Y133         FDCE                                         r  DATAPATH0/SIZE_REG/data_reg[10]/C
                         clock pessimism             -0.486     1.625    
    SLICE_X3Y133         FDCE (Remov_fdce_C_CLR)     -0.092     1.533    DATAPATH0/SIZE_REG/data_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.596    





