21:45:57
"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "anda_plis_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 2142531661 seconds
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt
"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: E:\programas\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-M6HRPVT

# Wed Oct 16 21:46:46 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\anda_plis_2.vhd":25:7:25:17|Top entity is set to anda_plis_2.
VHDL syntax check successful!
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Wed Oct 16 21:46:46 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\ram.v" (library work)
@I::"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\uart_tx.v" (library work)
@E: CD506 :"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\uart_tx.v":11:32:11:32|Expecting comma or )
1 syntax errors
# Wed Oct 16 21:46:47 2024

###########################################################]
@E::Verilog compiler failed
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Oct 16 21:46:47 2024

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 3 seconds"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -options "anda_plis_syn.prj" 
starting Synplify_Prorunning Synplify_ProCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Synplify_Pro succeed.
Synthesis runtime 24 seconds
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt/anda_plis.edf...
start to read sdc/scf file C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM2048x2 SB_RAM40_4K
Stored edif netlist at C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis_2...
Warning: The terminal b2v_inst8.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal b2v_inst8.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal b2v_inst8.mem_mem_0_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal b2v_inst8.mem_mem_0_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal b2v_inst2.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal b2v_inst2.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal b2v_inst2.mem_mem_0_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal b2v_inst2.mem_mem_0_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal b2v_inst2.mem_mem_0_4:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal b2v_inst2.mem_mem_0_5:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal b2v_inst7.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal b2v_inst7.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal b2v_inst7.mem_mem_0_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal b2v_inst7.mem_mem_0_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal b2v_inst7.mem_mem_0_4:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal b2v_inst7.mem_mem_0_5:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal b2v_inst7.mem_mem_0_6:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal b2v_inst7.mem_mem_0_7:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis_2

EDF Parser run-time: 6 (sec)
edif parser succeed.
Unrecognizable name anda_plis_2
"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: E:\programas\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-M6HRPVT

# Wed Oct 16 22:01:47 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\anda_plis_2.vhd":25:7:25:17|Top entity is set to anda_plis_2.
VHDL syntax check successful!
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\anda_plis_2.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Wed Oct 16 22:01:47 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\ram.v" (library work)
@I::"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Wed Oct 16 22:01:47 2024

###########################################################]
@N:"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\anda_plis_2.vhd":25:7:25:22|Top-level entity is set to work.anda_plis_2
@N: CD720 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\anda_plis_2.vhd":25:7:25:17|Top entity is set to anda_plis_2.
File C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\uart_algo.vhd changed - recompiling
File C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\UART_RX.vhd changed - recompiling
File C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\anda_plis_2.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\anda_plis_2.vhd changed - recompiling
@N: CD231 :"E:\programas\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\anda_plis_2.vhd":25:7:25:17|Synthesizing work.anda_plis_2.bdf_type.
@N: CD630 :"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\algo_3_final.vhd":7:7:7:18|Synthesizing work.algo_3_final.rtl.
@N: CD231 :"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\algo_3_final.vhd":40:17:40:18|Using onehot encoding for type state_type. For example, enumeration erase is mapped to "100000000000000000000000000000000".
Post processing for work.algo_3_final.rtl
@A: CL282 :"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\algo_3_final.vhd":103:2:103:3|Feedback mux created for signal data_a_escribir[10:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\algo_3_final.vhd":103:2:103:3|Feedback mux created for signal dir_mem_3[10:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\algo_3_final.vhd":103:2:103:3|Feedback mux created for signal dir_mem_2[10:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\algo_3_final.vhd":103:2:103:3|Feedback mux created for signal dir_mem_1[10:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL190 :"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\algo_3_final.vhd":103:2:103:3|Optimizing register bit pix_count_anterior(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\algo_3_final.vhd":689:2:689:3|Optimizing register bit pix_data_reg(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\algo_3_final.vhd":689:2:689:3|Optimizing register bit pix_data_reg(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\algo_3_final.vhd":689:2:689:3|Optimizing register bit pix_data_reg(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\algo_3_final.vhd":103:2:103:3|Pruning register bit 20 of pix_count_anterior(20 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\algo_3_final.vhd":689:2:689:3|Pruning register bits 10 to 8 of pix_data_reg(10 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for work.anda_plis_2.bdf_type
@N: CL201 :"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\algo_3_final.vhd":103:2:103:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 33 reachable states with original encodings of:
   000000000000000000000000000000001
   000000000000000000000000000000010
   000000000000000000000000000000100
   000000000000000000000000000001000
   000000000000000000000000000010000
   000000000000000000000000000100000
   000000000000000000000000001000000
   000000000000000000000000010000000
   000000000000000000000000100000000
   000000000000000000000001000000000
   000000000000000000000010000000000
   000000000000000000000100000000000
   000000000000000000001000000000000
   000000000000000000010000000000000
   000000000000000000100000000000000
   000000000000000001000000000000000
   000000000000000010000000000000000
   000000000000000100000000000000000
   000000000000001000000000000000000
   000000000000010000000000000000000
   000000000000100000000000000000000
   000000000001000000000000000000000
   000000000010000000000000000000000
   000000000100000000000000000000000
   000000001000000000000000000000000
   000000010000000000000000000000000
   000000100000000000000000000000000
   000001000000000000000000000000000
   000010000000000000000000000000000
   000100000000000000000000000000000
   001000000000000000000000000000000
   010000000000000000000000000000000
   100000000000000000000000000000000
@N: CL201 :"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 81MB)


Process completed successfully.
# Wed Oct 16 22:01:48 2024

###########################################################]
@I::"E:\programas\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"E:\programas\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\ram.v" (library work)
@I::"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	CLK_HZ=32'b00000000101101110001101100000000
	BIT_RATE=32'b00000000000111101000010010000000
	BIT_P=32'b00000000000000000000000111110100
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000000000110
	COUNT_REG_LEN=32'b00000000000000000000000000000100
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001011
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_11s_8s

@N: CL134 :"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\ram.v":11:8:11:13|Found RAM mem, depth=2048, width=8
@N: CG364 :"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001011
	data_width=32'b00000000000000000000000000010000
   Generated name = ram_11s_16s

@N: CL134 :"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\ram.v":11:8:11:13|Found RAM mem, depth=2048, width=16
@N: CG364 :"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001011
	data_width=32'b00000000000000000000000000001011
   Generated name = ram_11s_11s

@N: CL134 :"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\ram.v":11:8:11:13|Found RAM mem, depth=2048, width=11
@N: CL201 :"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\uart_tx.v":165:0:165:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 73MB peak: 75MB)


Process completed successfully.
# Wed Oct 16 22:01:49 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\anda_plis\anda_plis_Implmnt\synwork\layer0.srs changed - recompiling
File C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\anda_plis\anda_plis_Implmnt\synwork\layer1.srs changed - recompiling
@N: NF117 :"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\anda_plis_2.vhd":215:0:215:8|Number of passed parameters/generics from instance b2v_inst9 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 16 22:01:49 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 16 22:01:49 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\anda_plis_2.vhd":25:7:25:17|Selected library: work cell: anda_plis_2 view bdf_type as top level
@N: NF107 :"C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\anda_plis_2.vhd":25:7:25:17|Selected library: work cell: anda_plis_2 view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 16 22:01:50 2024

###########################################################]
# Wed Oct 16 22:01:50 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 105MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis_2

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



Clock Summary
*****************

Start               Requested     Requested     Clock        Clock                     Clock
Clock               Frequency     Period        Type         Group                     Load 
--------------------------------------------------------------------------------------------
anda_plis_2|clk     119.4 MHz     8.373         inferred     Autoconstr_clkgroup_0     384  
============================================================================================

@W: MT529 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\algo_3_final.vhd":103:2:103:3|Found inferred clock anda_plis_2|clk which controls 384 sequential elements including b2v_inst.dir_energia[11:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine state[0:32] (in view: work.algo_3_final_80_596333_863(rtl))
original code -> new code
   000000000000000000000000000000001 -> 000000000000000000000000000000001
   000000000000000000000000000000010 -> 000000000000000000000000000000010
   000000000000000000000000000000100 -> 000000000000000000000000000000100
   000000000000000000000000000001000 -> 000000000000000000000000000001000
   000000000000000000000000000010000 -> 000000000000000000000000000010000
   000000000000000000000000000100000 -> 000000000000000000000000000100000
   000000000000000000000000001000000 -> 000000000000000000000000001000000
   000000000000000000000000010000000 -> 000000000000000000000000010000000
   000000000000000000000000100000000 -> 000000000000000000000000100000000
   000000000000000000000001000000000 -> 000000000000000000000001000000000
   000000000000000000000010000000000 -> 000000000000000000000010000000000
   000000000000000000000100000000000 -> 000000000000000000000100000000000
   000000000000000000001000000000000 -> 000000000000000000001000000000000
   000000000000000000010000000000000 -> 000000000000000000010000000000000
   000000000000000000100000000000000 -> 000000000000000000100000000000000
   000000000000000001000000000000000 -> 000000000000000001000000000000000
   000000000000000010000000000000000 -> 000000000000000010000000000000000
   000000000000000100000000000000000 -> 000000000000000100000000000000000
   000000000000001000000000000000000 -> 000000000000001000000000000000000
   000000000000010000000000000000000 -> 000000000000010000000000000000000
   000000000000100000000000000000000 -> 000000000000100000000000000000000
   000000000001000000000000000000000 -> 000000000001000000000000000000000
   000000000010000000000000000000000 -> 000000000010000000000000000000000
   000000000100000000000000000000000 -> 000000000100000000000000000000000
   000000001000000000000000000000000 -> 000000001000000000000000000000000
   000000010000000000000000000000000 -> 000000010000000000000000000000000
   000000100000000000000000000000000 -> 000000100000000000000000000000000
   000001000000000000000000000000000 -> 000001000000000000000000000000000
   000010000000000000000000000000000 -> 000010000000000000000000000000000
   000100000000000000000000000000000 -> 000100000000000000000000000000000
   001000000000000000000000000000000 -> 001000000000000000000000000000000
   010000000000000000000000000000000 -> 010000000000000000000000000000000
   100000000000000000000000000000000 -> 100000000000000000000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_6(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\uart_tx.v":165:0:165:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 141MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 50MB peak: 141MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Oct 16 22:01:51 2024

###########################################################]
# Wed Oct 16 22:01:52 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\algo_3_final.vhd":103:2:103:3|User-specified initial value defined for instance b2v_inst.dir_energia[11:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\algo_3_final.vhd":103:2:103:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[10:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\algo_3_final.vhd":103:2:103:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\algo_3_final.vhd":103:2:103:3|User-specified initial value defined for instance b2v_inst.cuenta[10:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\algo_3_final.vhd":103:2:103:3|User-specified initial value defined for instance b2v_inst.eventos[10:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\algo_3_final.vhd":103:2:103:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\algo_3_final.vhd":103:2:103:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[10:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\algo_3_final.vhd":103:2:103:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[10:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\algo_3_final.vhd":103:2:103:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[10:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\algo_3_final.vhd":103:2:103:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[10:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\algo_3_final.vhd":103:2:103:3|User-specified initial value defined for instance b2v_inst.dir_mem[10:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\algo_3_final.vhd":103:2:103:3|User-specified initial value defined for instance b2v_inst.indice[10:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\algo_3_final.vhd":103:2:103:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[19:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\algo_3_final.vhd":689:2:689:3|User-specified initial value defined for instance b2v_inst.reg_anterior[10:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\algo_3_final.vhd":689:2:689:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[10:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\algo_3_final.vhd":689:2:689:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[10:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\algo_3_final.vhd":689:2:689:3|User-specified initial value defined for instance b2v_inst.energia_temp[15:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\algo_3_final.vhd":689:2:689:3|User-specified initial value defined for instance b2v_inst.cantidad_temp[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\algo_3_final.vhd":689:2:689:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[10:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\algo_3_final.vhd":689:2:689:3|User-specified initial value defined for instance b2v_inst.pix_data_reg[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[2:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[19:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: FX107 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\ram.v":11:8:11:13|RAM b2v_inst2.mem[10:0] (in view: work.anda_plis_2(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\ram.v":11:8:11:13|RAM b2v_inst7.mem[15:0] (in view: work.anda_plis_2(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@W: FX107 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\ram.v":11:8:11:13|RAM b2v_inst8.mem[7:0] (in view: work.anda_plis_2(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@A: BN291 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\ram.v":11:8:11:13|Boundary register b2v_inst7.dout[15:0] (in view: work.anda_plis_2(bdf_type)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine state[0:32] (in view: work.algo_3_final_80_596333_863(rtl))
original code -> new code
   000000000000000000000000000000001 -> 000000000000000000000000000000001
   000000000000000000000000000000010 -> 000000000000000000000000000000010
   000000000000000000000000000000100 -> 000000000000000000000000000000100
   000000000000000000000000000001000 -> 000000000000000000000000000001000
   000000000000000000000000000010000 -> 000000000000000000000000000010000
   000000000000000000000000000100000 -> 000000000000000000000000000100000
   000000000000000000000000001000000 -> 000000000000000000000000001000000
   000000000000000000000000010000000 -> 000000000000000000000000010000000
   000000000000000000000000100000000 -> 000000000000000000000000100000000
   000000000000000000000001000000000 -> 000000000000000000000001000000000
   000000000000000000000010000000000 -> 000000000000000000000010000000000
   000000000000000000000100000000000 -> 000000000000000000000100000000000
   000000000000000000001000000000000 -> 000000000000000000001000000000000
   000000000000000000010000000000000 -> 000000000000000000010000000000000
   000000000000000000100000000000000 -> 000000000000000000100000000000000
   000000000000000001000000000000000 -> 000000000000000001000000000000000
   000000000000000010000000000000000 -> 000000000000000010000000000000000
   000000000000000100000000000000000 -> 000000000000000100000000000000000
   000000000000001000000000000000000 -> 000000000000001000000000000000000
   000000000000010000000000000000000 -> 000000000000010000000000000000000
   000000000000100000000000000000000 -> 000000000000100000000000000000000
   000000000001000000000000000000000 -> 000000000001000000000000000000000
   000000000010000000000000000000000 -> 000000000010000000000000000000000
   000000000100000000000000000000000 -> 000000000100000000000000000000000
   000000001000000000000000000000000 -> 000000001000000000000000000000000
   000000010000000000000000000000000 -> 000000010000000000000000000000000
   000000100000000000000000000000000 -> 000000100000000000000000000000000
   000001000000000000000000000000000 -> 000001000000000000000000000000000
   000010000000000000000000000000000 -> 000010000000000000000000000000000
   000100000000000000000000000000000 -> 000100000000000000000000000000000
   001000000000000000000000000000000 -> 001000000000000000000000000000000
   010000000000000000000000000000000 -> 010000000000000000000000000000000
   100000000000000000000000000000000 -> 100000000000000000000000000000000
@N: MO231 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\algo_3_final.vhd":103:2:103:3|Found counter in view:work.algo_3_final_80_596333_863(rtl) instance eventos[10:0] 
@N: MO231 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\algo_3_final.vhd":103:2:103:3|Found counter in view:work.algo_3_final_80_596333_863(rtl) instance dir_energia[11:0] 
@N: MF179 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\algo_3_final.vhd":133:9:133:43|Found 21 by 21 bit equality operator ('==') un7_pix_count_int (in view: work.algo_3_final_80_596333_863(rtl))
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_6(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\uart_tx.v":165:0:165:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 141MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 152MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 145MB peak: 153MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 153MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 144MB peak: 153MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 144MB peak: 153MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 143MB peak: 153MB)


Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 143MB peak: 153MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 155MB peak: 157MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:04s		    -3.41ns		 780 /       310
   2		0h:00m:04s		    -3.41ns		 767 /       310
   3		0h:00m:04s		    -2.16ns		 767 /       310
   4		0h:00m:04s		    -2.01ns		 766 /       310
   5		0h:00m:05s		    -2.01ns		 766 /       310
   6		0h:00m:05s		    -2.01ns		 767 /       310
   7		0h:00m:05s		    -2.01ns		 768 /       310
   8		0h:00m:05s		    -2.01ns		 769 /       310

   9		0h:00m:05s		    -2.01ns		 769 /       310


  10		0h:00m:05s		    -1.63ns		 773 /       310
Re-levelizing using alternate method
Assigned 0 out of 1469 signals to level zero using alternate method
@N: FX1016 :"c:\users\gazpa\documents\github\proyecto_final_dome\pruebas\prueba_algoritmo\anda_plis\anda_plis_2.vhd":28:2:28:4|SB_GB_IO inserted on the port clk.
@N: FX1017 :|SB_GB inserted on the net reset_c_i.
@N: FX1017 :|SB_GB inserted on the net N_536_1.
@N: FX1017 :|SB_GB inserted on the net N_594_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 157MB peak: 158MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 157MB peak: 158MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 346 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               346        b2v_inst9.bit_counter[1]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 129MB peak: 159MB)

Writing Analyst data base C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 155MB peak: 159MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 156MB peak: 159MB)


Start final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 155MB peak: 159MB)

@W: MT420 |Found inferred clock anda_plis_2|clk with period 11.00ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Oct 16 22:01:59 2024
#


Top view:               anda_plis_2
Requested Frequency:    90.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.941

                    Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock      Frequency     Frequency     Period        Period        Slack      Type         Group                
-------------------------------------------------------------------------------------------------------------------------
anda_plis_2|clk     90.9 MHz      77.3 MHz      10.997        12.938        -1.941     inferred     Autoconstr_clkgroup_0
=========================================================================================================================





Clock Relationships
*******************

Clocks                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------
Starting         Ending           |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------
anda_plis_2|clk  anda_plis_2|clk  |  10.997      -1.941  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis_2|clk
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                    Arrival           
Instance                    Reference           Type         Pin     Net                Time        Slack 
                            Clock                                                                         
----------------------------------------------------------------------------------------------------------
b2v_inst.state[5]           anda_plis_2|clk     SB_DFFR      Q       state[5]           0.540       -1.941
b2v_inst.state[6]           anda_plis_2|clk     SB_DFFR      Q       state[6]           0.540       -1.892
b2v_inst.state[16]          anda_plis_2|clk     SB_DFFR      Q       state[16]          0.540       -1.892
b2v_inst.state[17]          anda_plis_2|clk     SB_DFFR      Q       state[17]          0.540       -1.842
b2v_inst.reg_ancho_1[0]     anda_plis_2|clk     SB_DFFER     Q       reg_ancho_1[0]     0.540       -1.746
b2v_inst.reg_ancho_3[0]     anda_plis_2|clk     SB_DFFER     Q       reg_ancho_3[0]     0.540       -1.697
b2v_inst.reg_ancho_1[1]     anda_plis_2|clk     SB_DFFER     Q       reg_ancho_1[1]     0.540       -1.606
b2v_inst.reg_ancho_3[1]     anda_plis_2|clk     SB_DFFER     Q       reg_ancho_3[1]     0.540       -1.557
b2v_inst.reg_ancho_1[2]     anda_plis_2|clk     SB_DFFER     Q       reg_ancho_1[2]     0.540       -1.466
b2v_inst.reg_ancho_3[2]     anda_plis_2|clk     SB_DFFER     Q       reg_ancho_3[2]     0.540       -1.417
==========================================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                                           Required           
Instance                  Reference           Type             Pin          Net              Time         Slack 
                          Clock                                                                                 
----------------------------------------------------------------------------------------------------------------
b2v_inst7.mem_mem_0_0     anda_plis_2|clk     SB_RAM2048x2     WADDR[0]     addr_N_7_i       10.773       -1.941
b2v_inst7.mem_mem_0_0     anda_plis_2|clk     SB_RAM2048x2     WADDR[2]     addr_N_7_1_i     10.773       -1.941
b2v_inst7.mem_mem_0_0     anda_plis_2|clk     SB_RAM2048x2     WADDR[3]     addr_N_7_2_i     10.773       -1.941
b2v_inst7.mem_mem_0_0     anda_plis_2|clk     SB_RAM2048x2     WADDR[4]     addr_N_7_3_i     10.773       -1.941
b2v_inst7.mem_mem_0_0     anda_plis_2|clk     SB_RAM2048x2     WADDR[7]     addr_N_7_0_i     10.773       -1.941
b2v_inst7.mem_mem_0_0     anda_plis_2|clk     SB_RAM2048x2     WADDR[8]     addr_N_7_4_i     10.773       -1.941
b2v_inst7.mem_mem_0_0     anda_plis_2|clk     SB_RAM2048x2     WADDR[9]     addr_N_7_5_i     10.773       -1.941
b2v_inst7.mem_mem_0_1     anda_plis_2|clk     SB_RAM2048x2     WADDR[0]     addr_N_7_i       10.773       -1.941
b2v_inst7.mem_mem_0_1     anda_plis_2|clk     SB_RAM2048x2     WADDR[2]     addr_N_7_1_i     10.773       -1.941
b2v_inst7.mem_mem_0_1     anda_plis_2|clk     SB_RAM2048x2     WADDR[3]     addr_N_7_2_i     10.773       -1.941
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.997
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.773

    - Propagation time:                      12.713
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.941

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[5] / Q
    Ending point:                            b2v_inst7.mem_mem_0_0 / WADDR[0]
    The start point is clocked by            anda_plis_2|clk [rising] on pin C
    The end   point is clocked by            anda_plis_2|clk [rising] on pin WCLK

Instance / Net                                        Pin          Pin               Arrival     No. of    
Name                                 Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
b2v_inst.state[5]                    SB_DFFR          Q            Out     0.540     0.540       -         
state[5]                             Net              -            -       1.599     -           5         
b2v_inst.state_RNI7PTB[5]            SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNI7PTB[5]            SB_LUT4          O            Out     0.449     2.588       -         
N_563                                Net              -            -       1.371     -           7         
b2v_inst.state_RNI16KU[18]           SB_LUT4          I0           In      -         3.959       -         
b2v_inst.state_RNI16KU[18]           SB_LUT4          O            Out     0.449     4.408       -         
N_489_1                              Net              -            -       1.371     -           7         
b2v_inst.dir_energia_RNI989T1[0]     SB_LUT4          I0           In      -         5.779       -         
b2v_inst.dir_energia_RNI989T1[0]     SB_LUT4          O            Out     0.449     6.227       -         
addr_N_6                             Net              -            -       1.371     -           1         
b2v_inst.indice_RNI8H8H2[0]          SB_LUT4          I1           In      -         7.598       -         
b2v_inst.indice_RNI8H8H2[0]          SB_LUT4          O            Out     0.400     7.998       -         
addr_N_7_i                           Net              -            -       4.715     -           16        
b2v_inst7.mem_mem_0_0                SB_RAM2048x2     WADDR[0]     In      -         12.713      -         
===========================================================================================================
Total path delay (propagation time + setup) of 12.938 is 2.510(19.4%) logic and 10.427(80.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.997
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.773

    - Propagation time:                      12.713
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.941

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[5] / Q
    Ending point:                            b2v_inst7.mem_mem_0_0 / WADDR[9]
    The start point is clocked by            anda_plis_2|clk [rising] on pin C
    The end   point is clocked by            anda_plis_2|clk [rising] on pin WCLK

Instance / Net                                        Pin          Pin               Arrival     No. of    
Name                                 Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
b2v_inst.state[5]                    SB_DFFR          Q            Out     0.540     0.540       -         
state[5]                             Net              -            -       1.599     -           5         
b2v_inst.state_RNI7PTB[5]            SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNI7PTB[5]            SB_LUT4          O            Out     0.449     2.588       -         
N_563                                Net              -            -       1.371     -           7         
b2v_inst.state_RNI16KU[18]           SB_LUT4          I0           In      -         3.959       -         
b2v_inst.state_RNI16KU[18]           SB_LUT4          O            Out     0.449     4.408       -         
N_489_1                              Net              -            -       1.371     -           7         
b2v_inst.dir_energia_RNIRQ9T1[9]     SB_LUT4          I0           In      -         5.779       -         
b2v_inst.dir_energia_RNIRQ9T1[9]     SB_LUT4          O            Out     0.449     6.227       -         
addr_N_6_5                           Net              -            -       1.371     -           1         
b2v_inst.indice_RNI3D9H2[9]          SB_LUT4          I1           In      -         7.598       -         
b2v_inst.indice_RNI3D9H2[9]          SB_LUT4          O            Out     0.400     7.998       -         
addr_N_7_5_i                         Net              -            -       4.715     -           16        
b2v_inst7.mem_mem_0_0                SB_RAM2048x2     WADDR[9]     In      -         12.713      -         
===========================================================================================================
Total path delay (propagation time + setup) of 12.938 is 2.510(19.4%) logic and 10.427(80.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.997
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.773

    - Propagation time:                      12.713
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.941

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[5] / Q
    Ending point:                            b2v_inst7.mem_mem_0_0 / WADDR[8]
    The start point is clocked by            anda_plis_2|clk [rising] on pin C
    The end   point is clocked by            anda_plis_2|clk [rising] on pin WCLK

Instance / Net                                        Pin          Pin               Arrival     No. of    
Name                                 Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
b2v_inst.state[5]                    SB_DFFR          Q            Out     0.540     0.540       -         
state[5]                             Net              -            -       1.599     -           5         
b2v_inst.state_RNI7PTB[5]            SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNI7PTB[5]            SB_LUT4          O            Out     0.449     2.588       -         
N_563                                Net              -            -       1.371     -           7         
b2v_inst.state_RNI16KU[18]           SB_LUT4          I0           In      -         3.959       -         
b2v_inst.state_RNI16KU[18]           SB_LUT4          O            Out     0.449     4.408       -         
N_489_1                              Net              -            -       1.371     -           7         
b2v_inst.dir_energia_RNIPO9T1[8]     SB_LUT4          I0           In      -         5.779       -         
b2v_inst.dir_energia_RNIPO9T1[8]     SB_LUT4          O            Out     0.449     6.227       -         
addr_N_6_4                           Net              -            -       1.371     -           1         
b2v_inst.indice_RNI0A9H2[8]          SB_LUT4          I1           In      -         7.598       -         
b2v_inst.indice_RNI0A9H2[8]          SB_LUT4          O            Out     0.400     7.998       -         
addr_N_7_4_i                         Net              -            -       4.715     -           16        
b2v_inst7.mem_mem_0_0                SB_RAM2048x2     WADDR[8]     In      -         12.713      -         
===========================================================================================================
Total path delay (propagation time + setup) of 12.938 is 2.510(19.4%) logic and 10.427(80.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.997
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.773

    - Propagation time:                      12.713
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.941

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[5] / Q
    Ending point:                            b2v_inst7.mem_mem_0_0 / WADDR[4]
    The start point is clocked by            anda_plis_2|clk [rising] on pin C
    The end   point is clocked by            anda_plis_2|clk [rising] on pin WCLK

Instance / Net                                        Pin          Pin               Arrival     No. of    
Name                                 Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
b2v_inst.state[5]                    SB_DFFR          Q            Out     0.540     0.540       -         
state[5]                             Net              -            -       1.599     -           5         
b2v_inst.state_RNI7PTB[5]            SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNI7PTB[5]            SB_LUT4          O            Out     0.449     2.588       -         
N_563                                Net              -            -       1.371     -           7         
b2v_inst.state_RNI16KU[18]           SB_LUT4          I0           In      -         3.959       -         
b2v_inst.state_RNI16KU[18]           SB_LUT4          O            Out     0.449     4.408       -         
N_489_1                              Net              -            -       1.371     -           7         
b2v_inst.dir_energia_RNIHG9T1[4]     SB_LUT4          I0           In      -         5.779       -         
b2v_inst.dir_energia_RNIHG9T1[4]     SB_LUT4          O            Out     0.449     6.227       -         
addr_N_6_3                           Net              -            -       1.371     -           1         
b2v_inst.indice_RNIKT8H2[4]          SB_LUT4          I1           In      -         7.598       -         
b2v_inst.indice_RNIKT8H2[4]          SB_LUT4          O            Out     0.400     7.998       -         
addr_N_7_3_i                         Net              -            -       4.715     -           16        
b2v_inst7.mem_mem_0_0                SB_RAM2048x2     WADDR[4]     In      -         12.713      -         
===========================================================================================================
Total path delay (propagation time + setup) of 12.938 is 2.510(19.4%) logic and 10.427(80.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.997
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.773

    - Propagation time:                      12.713
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.941

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[5] / Q
    Ending point:                            b2v_inst7.mem_mem_0_0 / WADDR[3]
    The start point is clocked by            anda_plis_2|clk [rising] on pin C
    The end   point is clocked by            anda_plis_2|clk [rising] on pin WCLK

Instance / Net                                        Pin          Pin               Arrival     No. of    
Name                                 Type             Name         Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
b2v_inst.state[5]                    SB_DFFR          Q            Out     0.540     0.540       -         
state[5]                             Net              -            -       1.599     -           5         
b2v_inst.state_RNI7PTB[5]            SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNI7PTB[5]            SB_LUT4          O            Out     0.449     2.588       -         
N_563                                Net              -            -       1.371     -           7         
b2v_inst.state_RNI16KU[18]           SB_LUT4          I0           In      -         3.959       -         
b2v_inst.state_RNI16KU[18]           SB_LUT4          O            Out     0.449     4.408       -         
N_489_1                              Net              -            -       1.371     -           7         
b2v_inst.dir_energia_RNIFE9T1[3]     SB_LUT4          I0           In      -         5.779       -         
b2v_inst.dir_energia_RNIFE9T1[3]     SB_LUT4          O            Out     0.449     6.227       -         
addr_N_6_2                           Net              -            -       1.371     -           1         
b2v_inst.indice_RNIHQ8H2[3]          SB_LUT4          I1           In      -         7.598       -         
b2v_inst.indice_RNIHQ8H2[3]          SB_LUT4          O            Out     0.400     7.998       -         
addr_N_7_2_i                         Net              -            -       4.715     -           16        
b2v_inst7.mem_mem_0_0                SB_RAM2048x2     WADDR[3]     In      -         12.713      -         
===========================================================================================================
Total path delay (propagation time + setup) of 12.938 is 2.510(19.4%) logic and 10.427(80.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 155MB peak: 159MB)


Finished timing report (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 155MB peak: 159MB)

---------------------------------------
Resource Usage Report for anda_plis_2 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             7 uses
SB_CARRY        239 uses
SB_DFF          30 uses
SB_DFFE         44 uses
SB_DFFER        171 uses
SB_DFFES        1 use
SB_DFFESR       8 uses
SB_DFFR         54 uses
SB_DFFS         1 use
SB_DFFSS        1 use
SB_GB           3 uses
SB_RAM2048x2    18 uses
VCC             7 uses
SB_LUT4         707 uses

I/O ports: 31
I/O primitives: 31
SB_GB_IO       1 use
SB_IO          30 uses

I/O Register bits:                  0
Register bits not including I/Os:   310 (8%)

RAM/ROM usage summary
Block Rams : 18 of 20 (90%)

Total load per clock:
   anda_plis_2|clk: 1

@S |Mapping Summary:
Total  LUTs: 707 (20%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 707 = 707 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 32MB peak: 159MB)

Process took 0h:00m:07s realtime, 0h:00m:07s cputime
# Wed Oct 16 22:01:59 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 15 seconds


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\anda_plis\anda_plis_Implmnt\sbt\constraint\anda_plis_2_pcf_sbt.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\anda_plis\anda_plis_Implmnt\sbt\constraint\anda_plis_2_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM2048x2 SB_RAM40_4K
Stored edif netlist at C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis_2...
Warning: The terminal b2v_inst8.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal b2v_inst8.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal b2v_inst8.mem_mem_0_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal b2v_inst8.mem_mem_0_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal b2v_inst2.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal b2v_inst2.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal b2v_inst2.mem_mem_0_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal b2v_inst2.mem_mem_0_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal b2v_inst2.mem_mem_0_4:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal b2v_inst2.mem_mem_0_5:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal b2v_inst7.mem_mem_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal b2v_inst7.mem_mem_0_1:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal b2v_inst7.mem_mem_0_2:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal b2v_inst7.mem_mem_0_3:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal b2v_inst7.mem_mem_0_4:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal b2v_inst7.mem_mem_0_5:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal b2v_inst7.mem_mem_0_6:RCLKE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal b2v_inst7.mem_mem_0_7:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis_2

EDF Parser run-time: 1 (sec)
edif parser succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis_2" --outdir "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_2_pl.sdc"
starting placerrunning placerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis_2 --outdir C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_2_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis_2
SDC file             - C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis_2/BFPGA_DESIGN_ep
I2065: Reading device file : E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	707
    Number of DFFs      	:	310
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	239
    Number of RAMs      	:	18
    Number of ROMs      	:	0
    Number of IOs       	:	30
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	79
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	6
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	13
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	18
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	116
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	824
    Number of DFFs      	:	310
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	239

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	276
        LUT, DFF and CARRY	:	34
    Combinational LogicCells
        Only LUT         	:	377
        CARRY Only       	:	68
        LUT with CARRY   	:	137
    LogicCells                  :	892/3520
    PLBs                        :	132/440
    BRAMs                       :	18/20
    IOs and GBIOs               :	31/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 1.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 7.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 62.1 (sec)

Final Design Statistics
    Number of LUTs      	:	824
    Number of DFFs      	:	310
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	239
    Number of RAMs      	:	18
    Number of ROMs      	:	0
    Number of IOs       	:	30
    Number of GBIOs     	:	1
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	892/3520
    PLBs                        :	200/440
    BRAMs                       :	18/20
    IOs and GBIOs               :	31/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis_2|clk | Frequency: 90.86 MHz | Target: 90.91 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 72.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis_2" --package TQ144 --outdir "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_2_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_2_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 5061
used logic cells: 892
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis_2" --package TQ144 --outdir "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "E:\programas\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_2_pl.sdc" --dst_sdc_file "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_2_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 5061
used logic cells: 892
Translating sdc file C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_2_pl.sdc...
Translated sdc file is C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_2_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis_2" "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_2_pk.sdc" --outdir "C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_2_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis_2 E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_2_pk.sdc --outdir C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_2_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis_2
Read design time: 1
I1202: Reading Architecture of device iCE40HX4K
Read device time: 11
I1209: Started routing
I1223: Total Nets : 1070 
I1212: Iteration  1 :   130 unrouted : 6 seconds
I1212: Iteration  2 :    12 unrouted : 2 seconds
I1212: Iteration  3 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 10
I1206: Completed routing
I1204: Writing Design anda_plis_2
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 22 seconds
router succeed.

"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_2_sbt.v" --vhdl "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_2_sbt.vhd" --lib "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis_2" --view rt --device "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_2_pk.sdc" --out-sdc-file "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_2_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_2_sbt.v
Writing C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_2_sbt.vhd
Netlister succeeded.

Netlister run-time: 12 (sec)
netlist succeed.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis_2" --lib-file "E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_2_sbt.sdc" --sdf-file "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_2_sbt.sdf" --report-file "C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_2_timing.rpt" --device-file "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : E:\programas\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis_2 --lib-file E:\programas\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_2_sbt.sdc --sdf-file C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_2_sbt.sdf --report-file C:\Users\gazpa\Documents\GitHub\Proyecto_Final_DOME\Pruebas\prueba_algoritmo\anda_plis\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_2_timing.rpt --device-file E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 17 seconds
timer succeed.
timer succeeded.


"E:/programas/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "E:\programas\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis_2" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/gazpa/Documents/GitHub/Proyecto_Final_DOME/Pruebas/prueba_algoritmo/anda_plis/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
Unrecognizable name anda_plis_2
10:48:16
