{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1560435876882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1560435876898 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 22:24:36 2019 " "Processing started: Thu Jun 13 22:24:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1560435876898 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560435876898 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tlv5618 -c tlv5618 " "Command: quartus_map --read_settings_files=on --write_settings_files=off tlv5618 -c tlv5618" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560435876898 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1560435877935 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1560435877936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_workshop/learn_fpga/exercises/test/prj/chapter5/class24_dactlv5618/testbench/tlv5618_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_workshop/learn_fpga/exercises/test/prj/chapter5/class24_dactlv5618/testbench/tlv5618_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tlv5618_tb " "Found entity 1: tlv5618_tb" {  } { { "../testbench/tlv5618_tb.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/chapter5/class24_DACtlv5618/testbench/tlv5618_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560435912273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560435912273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_workshop/learn_fpga/exercises/test/prj/chapter5/class24_dactlv5618/rtl/tlv5618.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_workshop/learn_fpga/exercises/test/prj/chapter5/class24_dactlv5618/rtl/tlv5618.v" { { "Info" "ISGN_ENTITY_NAME" "1 tlv5618 " "Found entity 1: tlv5618" {  } { { "../rtl/tlv5618.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/chapter5/class24_DACtlv5618/rtl/tlv5618.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560435912294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560435912294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/my_workshop/learn_fpga/exercises/test/prj/chapter5/class24_dactlv5618/rtl/dac_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /my_workshop/learn_fpga/exercises/test/prj/chapter5/class24_dactlv5618/rtl/dac_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC_test " "Found entity 1: DAC_test" {  } { { "../rtl/DAC_test.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/chapter5/class24_DACtlv5618/rtl/DAC_test.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560435912311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560435912311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/issp.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/issp.v" { { "Info" "ISGN_ENTITY_NAME" "1 ISSP " "Found entity 1: ISSP" {  } { { "ip/ISSP.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/chapter5/class24_DACtlv5618/prj/ip/ISSP.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1560435912335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1560435912335 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tlv5618 " "Elaborating entity \"tlv5618\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1560435912414 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/tlv5618.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/chapter5/class24_DACtlv5618/rtl/tlv5618.v" 36 -1 0 } } { "../rtl/tlv5618.v" "" { Text "H:/my_workshop/learn_fpga/Exercises/TEST/PRJ/chapter5/class24_DACtlv5618/rtl/tlv5618.v" 37 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1560435913266 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1560435913266 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1560435913454 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1560435914351 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1560435914351 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "77 " "Implemented 77 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1560435914426 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1560435914426 ""} { "Info" "ICUT_CUT_TM_LCELLS" "53 " "Implemented 53 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1560435914426 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1560435914426 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "622 " "Peak virtual memory: 622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1560435914448 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 22:25:14 2019 " "Processing ended: Thu Jun 13 22:25:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1560435914448 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1560435914448 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1560435914448 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1560435914448 ""}
