
VPR FPGA Placement and Routing.
Version: Version 5.0.2
Compiled: Dec 11 2020.
Original VPR by V. Betz.
Timing-driven placement enhancements by A. Marquardt.
Single-drivers enhancements by Andy Ye with additions by.
Mark Fang, Jason Luu, Ted Campbell
Heterogeneous stucture support by Jason Luu and Ted Campbell.
This code is licensed only for non-commercial use.

Auto-sizing FPGA, try x = 18 y = 18
Auto-sizing FPGA, try x = 36 y = 36
Auto-sizing FPGA, try x = 72 y = 72
Auto-sizing FPGA, try x = 36 y = 36
Auto-sizing FPGA, try x = 54 y = 54
Auto-sizing FPGA, try x = 63 y = 63
Auto-sizing FPGA, try x = 67 y = 67
Auto-sizing FPGA, try x = 65 y = 65
Auto-sizing FPGA, try x = 66 y = 66
Auto-sizing FPGA, try x = 65 y = 65
FPGA auto-sized to, x = 66 y = 66

Resource Usage:
Netlist      0	blocks of type <EMPTY>
Architecture 4	blocks of type <EMPTY>
Netlist      264	blocks of type .io
Architecture 264	blocks of type .io
Netlist      47	blocks of type .clb
Architecture 4356	blocks of type .clb

Timing analysis: ON

Operation:  ROUTE_ONLY

PlacerOpts.place_freq:  PLACE_NEVER

RouterOpts.route_type:  DETAILED
RouterOpts.router_algorithm:  TIMING_DRIVEN
RouterOpts.base_cost_type:  DELAY_NORMALIZED
RouterOpts.fixed_channel_width:  NO_FIXED_CHANNEL_WIDTH
RouterOpts.acc_fac:  1.000000
RouterOpts.bb_factor:  3
RouterOpts.bend_cost:  0.000000
RouterOpts.first_iter_pres_fac:  0.500000
RouterOpts.initial_pres_fac:  0.500000
RouterOpts.pres_fac_mult:  1.300000
RouterOpts.max_router_iterations:  50
RouterOpts.astar_fac:  1.200000
RouterOpts.criticality_exp:  1.000000
RouterOpts.max_criticality:  0.990000

RoutingArch.directionality:  UNI_DIRECTIONAL
RoutingArch.switch_block_type:  WILTON
RoutingArch.Fs:  3

The circuit will be mapped into a 66 x 66 array of clbs.

Netlist num_nets:  55
Netlist num_blocks:  311
Netlist inputs pins:  8
Netlist output pins:  256

11 67 0
67 66 0
1 67 0
9 67 0
0 65 0
3 67 0
27 66 0
0 52 0
67 53 0
67 48 0
67 49 0
0 50 0
67 47 0
67 51 0
0 54 0
0 55 0
0 51 0
0 56 0
67 52 0
0 53 0
67 42 0
0 39 0
12 67 0
67 46 0
66 67 0
33 64 0
67 37 0
39 66 0
0 24 0
16 67 0
0 23 0
25 0 0
34 65 0
27 0 0
49 65 0
32 0 0
33 65 0
6 67 0
67 29 0
30 64 0
67 27 0
26 0 0
0 8 0
28 0 0
48 0 0
34 0 0
53 67 0
47 67 0
0 21 0
35 66 0
0 15 0
48 67 0
45 67 0
51 67 0
15 0 0
57 67 0
44 67 0
56 67 0
52 67 0
27 67 0
51 0 0
36 0 0
47 0 0
50 67 0
54 67 0
38 65 0
0 61 0
28 67 0
44 0 0
0 28 0
0 30 0
0 10 0
10 67 0
52 0 0
46 0 0
38 0 0
13 67 0
33 66 0
67 22 0
4 67 0
33 63 0
28 64 0
37 65 0
32 65 0
0 49 0
0 17 0
67 60 0
26 66 0
18 0 0
33 67 0
29 67 0
0 64 0
23 0 0
49 67 0
41 66 0
0 22 0
29 63 0
34 66 0
37 67 0
34 64 0
26 67 0
67 40 0
29 66 0
59 67 0
56 0 0
32 67 0
0 13 0
31 66 0
8 0 0
34 67 0
21 67 0
67 30 0
29 64 0
31 0 0
67 31 0
46 67 0
31 67 0
67 24 0
67 19 0
30 0 0
25 67 0
67 6 0
67 32 0
35 0 0
23 67 0
0 27 0
31 65 0
0 11 0
30 66 0
67 21 0
67 8 0
39 64 0
67 25 0
0 4 0
43 0 0
14 0 0
39 65 0
41 67 0
67 10 0
40 66 0
0 63 0
41 0 0
40 65 0
58 0 0
31 64 0
33 0 0
0 32 0
67 20 0
55 67 0
0 36 0
32 64 0
37 66 0
14 66 0
67 28 0
38 66 0
0 31 0
45 0 0
0 34 0
37 0 0
30 65 0
0 16 0
32 66 0
24 0 0
0 37 0
67 17 0
42 67 0
0 19 0
20 0 0
67 50 0
67 18 0
67 39 0
67 2 0
0 29 0
67 15 0
0 66 0
42 0 0
67 16 0
43 66 0
11 0 0
63 67 0
62 0 0
14 67 0
19 67 0
35 65 0
59 0 0
15 67 0
42 66 0
5 67 0
0 20 0
58 67 0
65 67 0
13 66 0
67 44 0
0 18 0
0 44 0
0 48 0
64 67 0
40 67 0
67 23 0
0 7 0
49 0 0
61 67 0
41 65 0
67 4 0
0 25 0
32 63 0
62 67 0
28 66 0
18 67 0
20 67 0
67 57 0
67 65 0
30 67 0
43 67 0
67 3 0
67 34 0
36 67 0
24 67 0
7 67 0
22 67 0
0 60 0
35 67 0
0 57 0
67 56 0
67 55 0
67 58 0
67 62 0
39 67 0
0 58 0
27 65 0
67 59 0
0 59 0
2 67 0
67 61 0
0 62 0
8 67 0
67 11 0
67 54 0
0 35 0
29 65 0
57 0 0
17 0 0
0 38 0
67 64 0
21 0 0
60 67 0
13 0 0
67 26 0
12 0 0
50 0 0
0 9 0
29 0 0
9 0 0
38 67 0
16 0 0
10 0 0
19 0 0
64 0 0
63 0 0
67 5 0
28 65 0
67 38 0
0 33 0
67 7 0
54 0 0
61 0 0
0 6 0
0 42 0
17 67 0
60 0 0
0 5 0
0 26 0
42 65 0
0 14 0
67 12 0
55 0 0
0 12 0
67 13 0
67 41 0
53 0 0
67 9 0
40 64 0
40 0 0
67 36 0
67 33 0
67 35 0
0 46 0
0 45 0
67 43 0
67 14 0
0 41 0
0 47 0
67 45 0
0 43 0
0 40 0
1 0 0
22 0 0
66 0 0
6 0 0
4 0 0
65 0 0
5 0 0
0 3 0
2 0 0
39 0 0
0 2 0
67 1 0
0 1 0
7 0 0
67 63 0
3 0 0
low, high, current -1 -1 8
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 7.69741e-09.
T_crit: 7.60354e-09.
T_crit: 7.60354e-09.
T_crit: 7.49889e-09.
T_crit: 7.60354e-09.
T_crit: 7.60354e-09.
T_crit: 7.49889e-09.
T_crit: 7.60354e-09.
T_crit: 7.49889e-09.
T_crit: 7.49889e-09.
T_crit: 7.60354e-09.
T_crit: 7.49889e-09.
T_crit: 7.49889e-09.
T_crit: 7.60354e-09.
T_crit: 7.59177e-09.
T_crit: 7.53001e-09.
T_crit: 7.60354e-09.
T_crit: 7.64292e-09.
T_crit: 7.58099e-09.
T_crit: 7.70819e-09.
Successfully routed after 21 routing iterations.
Completed net delay value cross check successfully.
low, high, current -1 8 4
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 7.64448e-09.
T_crit: 7.54683e-09.
T_crit: 7.64448e-09.
T_crit: 7.53983e-09.
T_crit: 7.74912e-09.
T_crit: 7.64448e-09.
T_crit: 7.64448e-09.
T_crit: 7.73008e-09.
T_crit: 7.73008e-09.
T_crit: 7.73008e-09.
T_crit: 7.73008e-09.
T_crit: 7.87843e-09.
T_crit: 7.75038e-09.
T_crit: 7.75164e-09.
T_crit: 7.98308e-09.
T_crit: 8.28498e-09.
T_crit: 8.25767e-09.
T_crit: 8.29702e-09.
T_crit: 9.22387e-09.
T_crit: 9.19404e-09.
T_crit: 8.70063e-09.
T_crit: 8.48181e-09.
T_crit: 8.6911e-09.
T_crit: 8.50632e-09.
T_crit: 9.52577e-09.
T_crit: 8.51584e-09.
T_crit: 9.52577e-09.
T_crit: 8.57862e-09.
T_crit: 8.56909e-09.
T_crit: 8.88178e-09.
T_crit: 8.88178e-09.
T_crit: 8.88178e-09.
T_crit: 8.56909e-09.
T_crit: 8.56909e-09.
T_crit: 8.76761e-09.
T_crit: 8.56909e-09.
T_crit: 8.56909e-09.
T_crit: 8.56909e-09.
T_crit: 8.56909e-09.
T_crit: 8.56909e-09.
T_crit: 8.56909e-09.
T_crit: 8.56909e-09.
T_crit: 1.0042e-08.
T_crit: 8.56909e-09.
T_crit: 8.56909e-09.
T_crit: 8.56909e-09.
T_crit: 8.56909e-09.
T_crit: 8.56909e-09.
T_crit: 8.46445e-09.
T_crit: 8.46445e-09.
Routing failed.
low, high, current 4 8 6
Confirming Router Algorithm: TIMING_DRIVEN.
T_crit: 7.61042e-09.
T_crit: 7.62498e-09.
T_crit: 7.69728e-09.
T_crit: 7.71633e-09.
T_crit: 7.53799e-09.
T_crit: 7.61168e-09.
T_crit: 7.69728e-09.
T_crit: 7.69728e-09.
T_crit: 7.69728e-09.
T_crit: 7.71654e-09.
T_crit: 7.69728e-09.
T_crit: 7.69728e-09.
T_crit: 7.70554e-09.
T_crit: 7.73173e-09.
T_crit: 7.75681e-09.
T_crit: 7.82372e-09.
T_crit: 7.73173e-09.
T_crit: 7.89706e-09.
T_crit: 7.89706e-09.
T_crit: 7.89706e-09.
T_crit: 7.89706e-09.
T_crit: 8.10635e-09.
T_crit: 8.36271e-09.
T_crit: 8.11461e-09.
T_crit: 8.37224e-09.
T_crit: 8.11461e-09.
T_crit: 8.37224e-09.
T_crit: 8.11461e-09.
T_crit: 8.11461e-09.
T_crit: 8.10635e-09.
T_crit: 8.10635e-09.
T_crit: 8.10635e-09.
T_crit: 8.10635e-09.
T_crit: 8.10635e-09.
T_crit: 8.10635e-09.
T_crit: 8.10635e-09.
T_crit: 8.10635e-09.
T_crit: 8.10635e-09.
T_crit: 8.10635e-09.
T_crit: 8.10635e-09.
T_crit: 8.10635e-09.
T_crit: 8.10635e-09.
T_crit: 8.10635e-09.
T_crit: 8.10635e-09.
T_crit: 8.10635e-09.
T_crit: 8.10635e-09.
T_crit: 8.10635e-09.
T_crit: 8.10635e-09.
T_crit: 8.10635e-09.
T_crit: 8.10635e-09.
Routing failed.

Checking to ensure routing is legal ...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 208762023
Best routing used a channel width factor of 8.


Average number of bends per net: 13.6182  Maximum # of bends: 50


The number of routed nets (nonglobal): 55
Wirelength results (all in units of 1 clb segments):
	Total wirelength: 4735   Average net length: 86.0909
	Maximum net length: 280

Wirelength results in terms of physical segments:
	Total wiring segments used: 2426   Av. wire segments per net: 44.1091
	Maximum segments used by a net: 143


X - Directed channels:

j	max occ	av_occ		capacity
0	4	2.83333  	8
1	4	1.77273  	8
2	2	0.772727 	8
3	3	1.95455  	8
4	2	0.772727 	8
5	2	0.257576 	8
6	1	0.0454545	8
7	1	0.409091 	8
8	1	0.545455 	8
9	1	0.484848 	8
10	1	0.348485 	8
11	1	0.106061 	8
12	1	0.348485 	8
13	1	0.0454545	8
14	1	0.0303030	8
15	1	0.772727 	8
16	2	0.257576 	8
17	1	0.0454545	8
18	1	0.212121 	8
19	1	0.0303030	8
20	2	0.106061 	8
21	1	0.772727 	8
22	2	0.257576 	8
23	1	0.106061 	8
24	1	0.469697 	8
25	1	0.0454545	8
26	2	0.439394 	8
27	2	0.606061 	8
28	1	0.0454545	8
29	1	0.0303030	8
30	1	0.0454545	8
31	1	0.0151515	8
32	2	0.439394 	8
33	1	0.0757576	8
34	1	0.0454545	8
35	1	0.439394 	8
36	2	0.0606061	8
37	1	0.0454545	8
38	2	0.0606061	8
39	2	0.106061 	8
40	1	0.0757576	8
41	1	0.939394 	8
42	1	0.0151515	8
43	0	0.00000  	8
44	0	0.00000  	8
45	0	0.00000  	8
46	1	0.0303030	8
47	2	0.757576 	8
48	1	0.469697 	8
49	1	0.0454545	8
50	0	0.00000  	8
51	0	0.00000  	8
52	0	0.00000  	8
53	0	0.00000  	8
54	0	0.00000  	8
55	0	0.00000  	8
56	1	0.0303030	8
57	0	0.00000  	8
58	1	0.0303030	8
59	0	0.00000  	8
60	1	0.0303030	8
61	4	1.62121  	8
62	8	2.00000  	8
63	8	1.54545  	8
64	8	3.53030  	8
65	8	3.16667  	8
66	8	3.95455  	8

Y - Directed channels:

i	max occ	av_occ		capacity
0	4	3.68182  	8
1	3	1.39394  	8
2	2	0.636364 	8
3	1	0.530303 	8
4	2	1.01515  	8
5	2	0.166667 	8
6	1	0.0606061	8
7	1	0.0454545	8
8	1	0.0757576	8
9	2	0.0454545	8
10	2	0.181818 	8
11	1	0.0454545	8
12	2	0.166667 	8
13	4	0.106061 	8
14	2	0.454545 	8
15	3	1.04545  	8
16	2	0.196970 	8
17	1	0.0454545	8
18	1	0.166667 	8
19	1	0.0606061	8
20	2	0.181818 	8
21	1	0.0303030	8
22	1	0.303030 	8
23	1	0.0757576	8
24	1	0.666667 	8
25	4	0.196970 	8
26	5	0.212121 	8
27	6	2.13636  	8
28	5	2.16667  	8
29	6	0.348485 	8
30	5	1.13636  	8
31	6	2.21212  	8
32	5	1.43939  	8
33	6	0.378788 	8
34	5	0.257576 	8
35	5	0.318182 	8
36	6	1.18182  	8
37	6	1.18182  	8
38	4	2.06061  	8
39	6	2.57576  	8
40	5	0.318182 	8
41	4	1.06061  	8
42	3	0.0757576	8
43	2	0.848485 	8
44	1	0.0151515	8
45	0	0.00000  	8
46	2	0.0757576	8
47	1	0.0303030	8
48	2	0.0606061	8
49	1	0.0303030	8
50	2	0.0757576	8
51	1	0.136364 	8
52	1	0.969697 	8
53	1	0.0757576	8
54	1	0.0606061	8
55	1	0.121212 	8
56	1	0.0454545	8
57	2	0.106061 	8
58	1	0.0454545	8
59	1	0.0454545	8
60	1	0.0303030	8
61	1	0.0454545	8
62	2	0.0909091	8
63	2	0.136364 	8
64	2	0.500000 	8
65	2	0.469697 	8
66	3	2.59091  	8

Total Tracks in X-direction: 536  in Y-direction: 536

Logic Area (in minimum width transistor areas):
Total Logic Area: 1.3068e+08  Per 1x1 logic tile: 30000

Routing area (in minimum width transistor areas):
Total Routing Area: 4.58985e+06  Per logic tile: 1053.69

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.0676

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        2                   0.0676

Critical Path: 7.64292e-09 (s)

Time elapsed (PLACE&ROUTE): 4613.851000 ms


Time elapsed (Fernando): 4613.868000 ms

