{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752275182601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752275182601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 11 20:06:22 2025 " "Processing started: Fri Jul 11 20:06:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752275182601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752275182601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sudoku -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off sudoku -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752275182602 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1752275182673 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1752275182673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/victory.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/victory.v" { { "Info" "ISGN_ENTITY_NAME" "1 victory " "Found entity 1: victory" {  } { { "../modelsim/victory.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/victory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752275186115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752275186115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752275186115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752275186115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/stopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 stopwatch " "Found entity 1: stopwatch" {  } { { "../modelsim/stopwatch.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/stopwatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752275186116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752275186116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine " "Found entity 1: state_machine" {  } { { "../modelsim/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752275186116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752275186116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/score.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/score.v" { { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "../modelsim/score.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/score.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752275186116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752275186116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/random.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/random.v" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "../modelsim/random.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/random.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752275186116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752275186116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/position_updater.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/position_updater.v" { { "Info" "ISGN_ENTITY_NAME" "1 position_updater " "Found entity 1: position_updater" {  } { { "../modelsim/position_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/position_updater.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752275186117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752275186117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 map_selector " "Found entity 1: map_selector" {  } { { "../modelsim/map_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752275186117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752275186117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/frequency.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/frequency.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency " "Found entity 1: frequency" {  } { { "../modelsim/frequency.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/frequency.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752275186117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752275186117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/display.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "../modelsim/display.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752275186117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752275186117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/difficulty_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/difficulty_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 difficulty_selector " "Found entity 1: difficulty_selector" {  } { { "../modelsim/difficulty_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/difficulty_selector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752275186117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752275186117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/define_maps.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/define_maps.v" { { "Info" "ISGN_ENTITY_NAME" "1 define_maps " "Found entity 1: define_maps" {  } { { "../modelsim/define_maps.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/define_maps.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752275186118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752275186118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/defeat.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/defeat.v" { { "Info" "ISGN_ENTITY_NAME" "1 defeat " "Found entity 1: defeat" {  } { { "../modelsim/defeat.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/defeat.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752275186118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752275186118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/button_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/button_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_handler " "Found entity 1: button_handler" {  } { { "../modelsim/button_handler.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/button_handler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752275186118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752275186118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" { { "Info" "ISGN_ENTITY_NAME" "1 board_updater " "Found entity 1: board_updater" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752275186118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752275186118 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1752275186138 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "playtime top.v(27) " "Verilog HDL or VHDL warning at top.v(27): object \"playtime\" assigned a value but never read" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1752275186139 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency frequency:game_frequency " "Elaborating entity \"frequency\" for hierarchy \"frequency:game_frequency\"" {  } { { "../modelsim/top.v" "game_frequency" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752275186139 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 frequency.v(18) " "Verilog HDL assignment warning at frequency.v(18): truncated value with size 32 to match size of target (26)" {  } { { "../modelsim/frequency.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/frequency.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752275186140 "|top|frequency:game_frequency"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_handler button_handler:bh " "Elaborating entity \"button_handler\" for hierarchy \"button_handler:bh\"" {  } { { "../modelsim/top.v" "bh" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752275186140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:d " "Elaborating entity \"display\" for hierarchy \"display:d\"" {  } { { "../modelsim/top.v" "d" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752275186140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stopwatch stopwatch:sw " "Elaborating entity \"stopwatch\" for hierarchy \"stopwatch:sw\"" {  } { { "../modelsim/top.v" "sw" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752275186141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency stopwatch:sw\|frequency:fd " "Elaborating entity \"frequency\" for hierarchy \"stopwatch:sw\|frequency:fd\"" {  } { { "../modelsim/stopwatch.v" "fd" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/stopwatch.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752275186141 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 frequency.v(18) " "Verilog HDL assignment warning at frequency.v(18): truncated value with size 32 to match size of target (26)" {  } { { "../modelsim/frequency.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/frequency.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752275186142 "|top|stopwatch:sw|frequency:fd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score score:sc " "Elaborating entity \"score\" for hierarchy \"score:sc\"" {  } { { "../modelsim/top.v" "sc" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752275186142 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 score.v(16) " "Verilog HDL assignment warning at score.v(16): truncated value with size 32 to match size of target (7)" {  } { { "../modelsim/score.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/score.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752275186142 "|top|score:sc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map_selector map_selector:ms " "Elaborating entity \"map_selector\" for hierarchy \"map_selector:ms\"" {  } { { "../modelsim/top.v" "ms" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752275186142 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 map_selector.v(22) " "Verilog HDL assignment warning at map_selector.v(22): truncated value with size 32 to match size of target (4)" {  } { { "../modelsim/map_selector.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752275186360 "|top|map_selector:ms"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "define_maps map_selector:ms\|define_maps:dm " "Elaborating entity \"define_maps\" for hierarchy \"map_selector:ms\|define_maps:dm\"" {  } { { "../modelsim/map_selector.v" "dm" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752275186361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random map_selector:ms\|random:r " "Elaborating entity \"random\" for hierarchy \"map_selector:ms\|random:r\"" {  } { { "../modelsim/map_selector.v" "r" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/map_selector.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752275186364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine state_machine:sm " "Elaborating entity \"state_machine\" for hierarchy \"state_machine:sm\"" {  } { { "../modelsim/top.v" "sm" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752275186366 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 state_machine.v(45) " "Verilog HDL assignment warning at state_machine.v(45): truncated value with size 32 to match size of target (7)" {  } { { "../modelsim/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752275186368 "|top|state_machine:sm"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "state_machine.v(122) " "Verilog HDL Case Statement warning at state_machine.v(122): incomplete case statement has no default case item" {  } { { "../modelsim/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 122 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752275186368 "|top|state_machine:sm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "score state_machine.v(12) " "Output port \"score\" at state_machine.v(12) has no driver" {  } { { "../modelsim/state_machine.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1752275186368 "|top|state_machine:sm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "board_updater state_machine:sm\|board_updater:b_up " "Elaborating entity \"board_updater\" for hierarchy \"state_machine:sm\|board_updater:b_up\"" {  } { { "../modelsim/state_machine.v" "b_up" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752275186368 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "324 81 board_updater.v(38) " "Verilog HDL assignment warning at board_updater.v(38): truncated value with size 324 to match size of target (81)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752275186370 "|top|state_machine:sm|board_updater:b_up"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 board_updater.v(68) " "Verilog HDL assignment warning at board_updater.v(68): truncated value with size 32 to match size of target (4)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752275186370 "|top|state_machine:sm|board_updater:b_up"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 board_updater.v(74) " "Verilog HDL assignment warning at board_updater.v(74): truncated value with size 32 to match size of target (4)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752275186370 "|top|state_machine:sm|board_updater:b_up"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 board_updater.v(86) " "Verilog HDL assignment warning at board_updater.v(86): truncated value with size 32 to match size of target (2)" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1752275186370 "|top|state_machine:sm|board_updater:b_up"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "board_updater.v(56) " "Verilog HDL Case Statement warning at board_updater.v(56): incomplete case statement has no default case item" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 56 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752275186370 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "board_updater.v(56) " "Verilog HDL Case Statement information at board_updater.v(56): all case item expressions in this case statement are onehot" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 56 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1752275186370 "|top|state_machine:sm|board_updater:b_up"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "position_updater state_machine:sm\|position_updater:pos_up " "Elaborating entity \"position_updater\" for hierarchy \"state_machine:sm\|position_updater:pos_up\"" {  } { { "../modelsim/state_machine.v" "pos_up" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752275186370 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "position_updater.v(33) " "Verilog HDL Case Statement warning at position_updater.v(33): incomplete case statement has no default case item" {  } { { "../modelsim/position_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/position_updater.v" 33 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1752275186370 "|top|state_machine:sm|position_updater:pos_up"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "difficulty_selector state_machine:sm\|difficulty_selector:d_sel " "Elaborating entity \"difficulty_selector\" for hierarchy \"state_machine:sm\|difficulty_selector:d_sel\"" {  } { { "../modelsim/state_machine.v" "d_sel" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752275186371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "victory state_machine:sm\|victory:v " "Elaborating entity \"victory\" for hierarchy \"state_machine:sm\|victory:v\"" {  } { { "../modelsim/state_machine.v" "v" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752275186371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "defeat state_machine:sm\|defeat:d " "Elaborating entity \"defeat\" for hierarchy \"state_machine:sm\|defeat:d\"" {  } { { "../modelsim/state_machine.v" "d" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/state_machine.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752275186371 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../modelsim/board_updater.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/board_updater.v" 41 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1752275189030 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1752275189030 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "d1\[0\] GND " "Pin \"d1\[0\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752275189137 "|top|d1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1\[1\] GND " "Pin \"d1\[1\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752275189137 "|top|d1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1\[2\] GND " "Pin \"d1\[2\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752275189137 "|top|d1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1\[3\] GND " "Pin \"d1\[3\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752275189137 "|top|d1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1\[4\] GND " "Pin \"d1\[4\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752275189137 "|top|d1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1\[5\] GND " "Pin \"d1\[5\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752275189137 "|top|d1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d1\[6\] VCC " "Pin \"d1\[6\]\" is stuck at VCC" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752275189137 "|top|d1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2\[0\] GND " "Pin \"d2\[0\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752275189137 "|top|d2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2\[1\] GND " "Pin \"d2\[1\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752275189137 "|top|d2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2\[2\] GND " "Pin \"d2\[2\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752275189137 "|top|d2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2\[3\] GND " "Pin \"d2\[3\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752275189137 "|top|d2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2\[4\] GND " "Pin \"d2\[4\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752275189137 "|top|d2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2\[5\] GND " "Pin \"d2\[5\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752275189137 "|top|d2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d2\[6\] VCC " "Pin \"d2\[6\]\" is stuck at VCC" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752275189137 "|top|d2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[0\] GND " "Pin \"d3\[0\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752275189137 "|top|d3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[1\] GND " "Pin \"d3\[1\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752275189137 "|top|d3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[2\] GND " "Pin \"d3\[2\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752275189137 "|top|d3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[3\] GND " "Pin \"d3\[3\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752275189137 "|top|d3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[4\] GND " "Pin \"d3\[4\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752275189137 "|top|d3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[5\] GND " "Pin \"d3\[5\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752275189137 "|top|d3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d3\[6\] VCC " "Pin \"d3\[6\]\" is stuck at VCC" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752275189137 "|top|d3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d7\[1\] GND " "Pin \"d7\[1\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752275189137 "|top|d7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d7\[2\] GND " "Pin \"d7\[2\]\" is stuck at GND" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752275189137 "|top|d7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "d7\[6\] VCC " "Pin \"d7\[6\]\" is stuck at VCC" {  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1752275189137 "|top|d7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1752275189137 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1752275189167 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1752275189587 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752275189587 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "594 " "Implemented 594 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1752275189616 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1752275189616 ""} { "Info" "ICUT_CUT_TM_LCELLS" "528 " "Implemented 528 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1752275189616 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1752275189616 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "580 " "Peak virtual memory: 580 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752275189620 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 11 20:06:29 2025 " "Processing ended: Fri Jul 11 20:06:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752275189620 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752275189620 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752275189620 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752275189620 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1752275190565 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752275190565 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 11 20:06:30 2025 " "Processing started: Fri Jul 11 20:06:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752275190565 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1752275190565 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off sudoku -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off sudoku -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1752275190565 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1752275190580 ""}
{ "Info" "0" "" "Project  = sudoku" {  } {  } 0 0 "Project  = sudoku" 0 0 "Fitter" 0 0 1752275190580 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1752275190580 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1752275190607 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1752275190607 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE115F29C8 " "Selected device EP4CE115F29C8 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1752275190611 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1752275190635 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1752275190635 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1752275190816 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1752275190818 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C8 " "Device EP4CE40F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1752275190838 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C8 " "Device EP4CE30F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1752275190838 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C8 " "Device EP4CE55F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1752275190838 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C8 " "Device EP4CE75F29C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1752275190838 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1752275190838 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 1097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1752275190840 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 1099 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1752275190840 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 1101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1752275190840 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 1103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1752275190840 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/andreojr/intelFPGA/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 1105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1752275190840 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1752275190840 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1752275190841 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1752275191316 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1752275191316 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1752275191319 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1752275191319 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1752275191320 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1752275191364 ""}  } { { "../modelsim/top.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/top.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 1094 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1752275191364 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "frequency:game_frequency\|out_clk  " "Automatically promoted node frequency:game_frequency\|out_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1752275191364 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frequency:game_frequency\|out_clk~0 " "Destination node frequency:game_frequency\|out_clk~0" {  } { { "../modelsim/frequency.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/frequency.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752275191364 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1752275191364 ""}  } { { "../modelsim/frequency.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/frequency.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1752275191364 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "stopwatch:sw\|frequency:fd\|out_clk  " "Automatically promoted node stopwatch:sw\|frequency:fd\|out_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1752275191364 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "stopwatch:sw\|frequency:fd\|out_clk~0 " "Destination node stopwatch:sw\|frequency:fd\|out_clk~0" {  } { { "../modelsim/frequency.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/frequency.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 916 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1752275191364 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1752275191364 ""}  } { { "../modelsim/frequency.v" "" { Text "/home/andreojr/dev/edu/engg52/sudoku/modelsim/frequency.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1752275191364 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1752275191484 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1752275191485 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1752275191485 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1752275191486 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1752275191486 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1752275191487 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1752275191487 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1752275191487 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1752275191488 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1752275191488 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1752275191488 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752275191565 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1752275191567 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1752275192414 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752275192516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1752275192539 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1752275194174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752275194174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1752275194326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X104_Y12 X115_Y23 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23" {  } { { "loc" "" { Generic "/home/andreojr/dev/edu/engg52/sudoku/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} { { 12 { 0 ""} 104 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1752275195784 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1752275195784 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1752275196279 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1752275196279 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752275196280 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.19 " "Total time spent on timing analysis during the Fitter is 0.19 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1752275196341 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1752275196347 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1752275196500 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1752275196500 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1752275196666 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1752275196868 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1597 " "Peak virtual memory: 1597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752275197196 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 11 20:06:37 2025 " "Processing ended: Fri Jul 11 20:06:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752275197196 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752275197196 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752275197196 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1752275197196 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1752275198074 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752275198074 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 11 20:06:38 2025 " "Processing started: Fri Jul 11 20:06:38 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752275198074 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1752275198074 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off sudoku -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off sudoku -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1752275198074 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1752275198162 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1752275199319 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1752275199361 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "351 " "Peak virtual memory: 351 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752275199440 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 11 20:06:39 2025 " "Processing ended: Fri Jul 11 20:06:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752275199440 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752275199440 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752275199440 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1752275199440 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1752275200057 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1752275200348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752275200348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 11 20:06:40 2025 " "Processing started: Fri Jul 11 20:06:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752275200348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1752275200348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta sudoku -c top " "Command: quartus_sta sudoku -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1752275200348 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1752275200364 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1752275200400 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1752275200400 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752275200429 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752275200429 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1752275200669 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1752275200669 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency:game_frequency\|out_clk frequency:game_frequency\|out_clk " "create_clock -period 1.000 -name frequency:game_frequency\|out_clk frequency:game_frequency\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1752275200670 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1752275200670 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name stopwatch:sw\|frequency:fd\|out_clk stopwatch:sw\|frequency:fd\|out_clk " "create_clock -period 1.000 -name stopwatch:sw\|frequency:fd\|out_clk stopwatch:sw\|frequency:fd\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1752275200670 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752275200670 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1752275200671 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752275200672 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1752275200672 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1752275200675 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1752275200687 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1752275200687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.036 " "Worst-case setup slack is -8.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275200687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275200687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.036            -680.523 frequency:game_frequency\|out_clk  " "   -8.036            -680.523 frequency:game_frequency\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275200687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.080            -124.196 clk  " "   -5.080            -124.196 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275200687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.875             -37.174 stopwatch:sw\|frequency:fd\|out_clk  " "   -1.875             -37.174 stopwatch:sw\|frequency:fd\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275200687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752275200687 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.424 " "Worst-case hold slack is 0.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275200688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275200688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 frequency:game_frequency\|out_clk  " "    0.424               0.000 frequency:game_frequency\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275200688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 stopwatch:sw\|frequency:fd\|out_clk  " "    0.444               0.000 stopwatch:sw\|frequency:fd\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275200688 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 clk  " "    0.500               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275200688 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752275200688 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1752275200689 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1752275200689 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275200690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275200690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -77.350 clk  " "   -3.000             -77.350 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275200690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -150.187 frequency:game_frequency\|out_clk  " "   -1.487            -150.187 frequency:game_frequency\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275200690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -32.714 stopwatch:sw\|frequency:fd\|out_clk  " "   -1.487             -32.714 stopwatch:sw\|frequency:fd\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275200690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752275200690 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1752275200712 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1752275200721 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1752275200911 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752275200946 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1752275200950 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1752275200950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.409 " "Worst-case setup slack is -7.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275200951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275200951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.409            -629.750 frequency:game_frequency\|out_clk  " "   -7.409            -629.750 frequency:game_frequency\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275200951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.811            -109.395 clk  " "   -4.811            -109.395 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275200951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.609             -33.273 stopwatch:sw\|frequency:fd\|out_clk  " "   -1.609             -33.273 stopwatch:sw\|frequency:fd\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275200951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752275200951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.375 " "Worst-case hold slack is 0.375" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275200952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275200952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.375               0.000 frequency:game_frequency\|out_clk  " "    0.375               0.000 frequency:game_frequency\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275200952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 stopwatch:sw\|frequency:fd\|out_clk  " "    0.394               0.000 stopwatch:sw\|frequency:fd\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275200952 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.461               0.000 clk  " "    0.461               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275200952 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752275200952 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1752275200953 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1752275200954 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275200955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275200955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -77.350 clk  " "   -3.000             -77.350 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275200955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487            -150.187 frequency:game_frequency\|out_clk  " "   -1.487            -150.187 frequency:game_frequency\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275200955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487             -32.714 stopwatch:sw\|frequency:fd\|out_clk  " "   -1.487             -32.714 stopwatch:sw\|frequency:fd\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275200955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752275200955 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1752275200979 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1752275201038 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1752275201039 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1752275201039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.864 " "Worst-case setup slack is -2.864" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275201041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275201041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.864            -235.503 frequency:game_frequency\|out_clk  " "   -2.864            -235.503 frequency:game_frequency\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275201041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.722             -26.541 clk  " "   -1.722             -26.541 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275201041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.242              -3.427 stopwatch:sw\|frequency:fd\|out_clk  " "   -0.242              -3.427 stopwatch:sw\|frequency:fd\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275201041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752275201041 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275201043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275201043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 frequency:game_frequency\|out_clk  " "    0.174               0.000 frequency:game_frequency\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275201043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 stopwatch:sw\|frequency:fd\|out_clk  " "    0.183               0.000 stopwatch:sw\|frequency:fd\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275201043 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.200               0.000 clk  " "    0.200               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275201043 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752275201043 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1752275201045 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1752275201046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275201048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275201048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -56.041 clk  " "   -3.000             -56.041 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275201048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -101.000 frequency:game_frequency\|out_clk  " "   -1.000            -101.000 frequency:game_frequency\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275201048 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -22.000 stopwatch:sw\|frequency:fd\|out_clk  " "   -1.000             -22.000 stopwatch:sw\|frequency:fd\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1752275201048 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1752275201048 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1752275201264 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1752275201265 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "610 " "Peak virtual memory: 610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752275201293 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 11 20:06:41 2025 " "Processing ended: Fri Jul 11 20:06:41 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752275201293 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752275201293 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752275201293 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1752275201293 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1752275202267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752275202267 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 11 20:06:42 2025 " "Processing started: Fri Jul 11 20:06:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752275202267 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1752275202267 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off sudoku -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off sudoku -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1752275202267 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1752275202370 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top.vo /home/andreojr/dev/edu/engg52/sudoku/quartus/simulation/questa/ simulation " "Generated file top.vo in folder \"/home/andreojr/dev/edu/engg52/sudoku/quartus/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1752275202424 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "584 " "Peak virtual memory: 584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752275202434 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 11 20:06:42 2025 " "Processing ended: Fri Jul 11 20:06:42 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752275202434 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752275202434 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752275202434 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1752275202434 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 51 s " "Quartus Prime Full Compilation was successful. 0 errors, 51 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1752275203065 ""}
