v 3
file . "full_sub.vhdl" "20210729105702.000" "20210729162731.661":
  entity full_sub at 3( 41) + 0 on 21;
  architecture rtl of full_sub at 12( 186) + 0 on 22;
file . "full_sub_tb.vhdl" "20210729104728.000" "20210729162747.034":
  entity full_sub_tb at 2( 34) + 0 on 23;
  architecture tb of full_sub_tb at 9( 136) + 0 on 24;
