<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\DOC\hardware_project\fpga_project\impl\gwsynthesis\fpga_project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\DOC\hardware_project\fpga_project\src\fpga_project.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun May 19 10:52:25 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>242</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>345</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>26</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>31</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>gclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>gclk_ibuf/I </td>
</tr>
<tr>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.500</td>
<td>400.000
<td>0.000</td>
<td>1.250</td>
<td>gclk_ibuf/I</td>
<td>gclk</td>
<td>pll_ut0/pllvr_inst/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>400.000(MHz)</td>
<td style="color: #FF0000;" class = "error">83.228(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of gclk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>gclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>gclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-113.731</td>
<td>31</td>
</tr>
<tr>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-4.758</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-0.019</td>
<td>5.983</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-4.758</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-0.019</td>
<td>5.983</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-4.758</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-0.019</td>
<td>5.983</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-4.757</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-0.019</td>
<td>5.982</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-4.757</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-0.019</td>
<td>5.982</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-4.671</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-0.019</td>
<td>5.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-4.671</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-0.019</td>
<td>5.896</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-4.390</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-0.019</td>
<td>5.615</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-4.385</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-0.019</td>
<td>5.611</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-4.385</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-0.019</td>
<td>5.610</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-4.385</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-0.019</td>
<td>5.610</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-4.385</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-0.019</td>
<td>5.610</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-4.303</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-0.019</td>
<td>5.529</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-3.748</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-0.019</td>
<td>4.617</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-3.718</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-0.019</td>
<td>4.587</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-3.671</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-0.019</td>
<td>4.540</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-3.665</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-0.019</td>
<td>4.534</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-3.651</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-0.019</td>
<td>4.520</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-3.583</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-0.019</td>
<td>4.452</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-3.558</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-0.019</td>
<td>4.427</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-3.549</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-0.019</td>
<td>4.418</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-3.539</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-0.019</td>
<td>4.407</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-3.517</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-0.019</td>
<td>4.385</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-3.517</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-0.019</td>
<td>4.385</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-3.396</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>1.250</td>
<td>-0.019</td>
<td>4.265</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.710</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>2</td>
<td>0.976</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.976</td>
</tr>
<tr>
<td>3</td>
<td>1.062</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.062</td>
</tr>
<tr>
<td>4</td>
<td>1.209</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.224</td>
</tr>
<tr>
<td>5</td>
<td>1.530</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_1d_s0/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.530</td>
</tr>
<tr>
<td>6</td>
<td>2.176</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_9_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-0.011</td>
<td>0.937</td>
</tr>
<tr>
<td>7</td>
<td>2.365</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_0_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-0.011</td>
<td>1.126</td>
</tr>
<tr>
<td>8</td>
<td>2.365</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_3_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-0.011</td>
<td>1.126</td>
</tr>
<tr>
<td>9</td>
<td>2.365</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_6_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-0.011</td>
<td>1.126</td>
</tr>
<tr>
<td>10</td>
<td>2.528</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_10_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-0.011</td>
<td>1.289</td>
</tr>
<tr>
<td>11</td>
<td>2.530</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_7_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-0.011</td>
<td>1.291</td>
</tr>
<tr>
<td>12</td>
<td>2.533</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_2_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-0.011</td>
<td>1.294</td>
</tr>
<tr>
<td>13</td>
<td>2.533</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_4_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-0.011</td>
<td>1.294</td>
</tr>
<tr>
<td>14</td>
<td>2.533</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_11_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-0.011</td>
<td>1.294</td>
</tr>
<tr>
<td>15</td>
<td>2.535</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_1_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-0.011</td>
<td>1.296</td>
</tr>
<tr>
<td>16</td>
<td>2.535</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_5_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-0.011</td>
<td>1.296</td>
</tr>
<tr>
<td>17</td>
<td>2.535</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_8_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-0.011</td>
<td>1.296</td>
</tr>
<tr>
<td>18</td>
<td>2.535</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_12_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-0.011</td>
<td>1.296</td>
</tr>
<tr>
<td>19</td>
<td>2.777</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/D</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.777</td>
</tr>
<tr>
<td>20</td>
<td>3.032</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-0.011</td>
<td>1.808</td>
</tr>
<tr>
<td>21</td>
<td>3.080</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-0.011</td>
<td>1.855</td>
</tr>
<tr>
<td>22</td>
<td>3.080</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-0.011</td>
<td>1.855</td>
</tr>
<tr>
<td>23</td>
<td>3.080</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-0.011</td>
<td>1.855</td>
</tr>
<tr>
<td>24</td>
<td>3.100</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-0.011</td>
<td>1.876</td>
</tr>
<tr>
<td>25</td>
<td>3.104</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1/CE</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-1.250</td>
<td>-0.011</td>
<td>1.879</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>-0.078</td>
<td>1.172</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
<tr>
<td>2</td>
<td>-0.078</td>
<td>1.172</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_11_s0</td>
</tr>
<tr>
<td>3</td>
<td>-0.078</td>
<td>1.172</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_7_s0</td>
</tr>
<tr>
<td>4</td>
<td>-0.078</td>
<td>1.172</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hsel_1d_s0</td>
</tr>
<tr>
<td>5</td>
<td>-0.078</td>
<td>1.172</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_21</td>
</tr>
<tr>
<td>6</td>
<td>-0.078</td>
<td>1.172</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_20</td>
</tr>
<tr>
<td>7</td>
<td>-0.078</td>
<td>1.172</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_0_s0</td>
</tr>
<tr>
<td>8</td>
<td>-0.078</td>
<td>1.172</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_20</td>
</tr>
<tr>
<td>9</td>
<td>-0.078</td>
<td>1.172</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_11</td>
</tr>
<tr>
<td>10</td>
<td>-0.078</td>
<td>1.172</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_8_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C24[2][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>3.137</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>5.446</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I1</td>
</tr>
<tr>
<td>6.507</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>7.673</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.696</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1/CLK</td>
</tr>
<tr>
<td>2.915</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.883, 31.474%; route: 3.641, 60.866%; tC2Q: 0.458, 7.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C24[2][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>3.137</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>5.446</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I1</td>
</tr>
<tr>
<td>6.507</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>7.673</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.696</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1/CLK</td>
</tr>
<tr>
<td>2.915</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.883, 31.474%; route: 3.641, 60.866%; tC2Q: 0.458, 7.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.758</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.673</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C24[2][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>3.137</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>5.446</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I1</td>
</tr>
<tr>
<td>6.507</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>7.673</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.696</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1/CLK</td>
</tr>
<tr>
<td>2.915</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.883, 31.474%; route: 3.641, 60.866%; tC2Q: 0.458, 7.661%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C24[2][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>3.137</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>5.446</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I1</td>
</tr>
<tr>
<td>6.507</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>7.672</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.696</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1/CLK</td>
</tr>
<tr>
<td>2.915</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.883, 31.478%; route: 3.641, 60.860%; tC2Q: 0.458, 7.662%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.672</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C24[2][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>3.137</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>5.446</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I1</td>
</tr>
<tr>
<td>6.507</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>7.672</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.696</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1/CLK</td>
</tr>
<tr>
<td>2.915</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.883, 31.478%; route: 3.641, 60.860%; tC2Q: 0.458, 7.662%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C24[2][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>3.137</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>5.446</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I1</td>
</tr>
<tr>
<td>6.507</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>7.586</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.696</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1/CLK</td>
</tr>
<tr>
<td>2.915</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.883, 31.936%; route: 3.555, 60.291%; tC2Q: 0.458, 7.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C24[2][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>3.137</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>5.446</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I1</td>
</tr>
<tr>
<td>6.507</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>7.586</td>
<td>1.080</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.696</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1/CLK</td>
</tr>
<tr>
<td>2.915</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C21[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.883, 31.936%; route: 3.555, 60.291%; tC2Q: 0.458, 7.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.390</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C24[2][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>3.137</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>5.446</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I1</td>
</tr>
<tr>
<td>6.507</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>7.305</td>
<td>0.799</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.696</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1/CLK</td>
</tr>
<tr>
<td>2.915</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.883, 33.534%; route: 3.274, 58.304%; tC2Q: 0.458, 8.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C24[2][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>3.137</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>5.446</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I1</td>
</tr>
<tr>
<td>6.507</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>7.301</td>
<td>0.794</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.696</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1/CLK</td>
</tr>
<tr>
<td>2.915</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.883, 33.561%; route: 3.269, 58.270%; tC2Q: 0.458, 8.169%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C24[2][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>3.137</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>5.446</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I1</td>
</tr>
<tr>
<td>6.507</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>7.300</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.696</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1/CLK</td>
</tr>
<tr>
<td>2.915</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.883, 33.567%; route: 3.268, 58.263%; tC2Q: 0.458, 8.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C24[2][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>3.137</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>5.446</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I1</td>
</tr>
<tr>
<td>6.507</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>7.300</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.696</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1/CLK</td>
</tr>
<tr>
<td>2.915</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.883, 33.567%; route: 3.268, 58.263%; tC2Q: 0.458, 8.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.300</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C24[2][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>3.137</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>5.446</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I1</td>
</tr>
<tr>
<td>6.507</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>7.300</td>
<td>0.793</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.696</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1/CLK</td>
</tr>
<tr>
<td>2.915</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.883, 33.567%; route: 3.268, 58.263%; tC2Q: 0.458, 8.170%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.303</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.915</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C24[2][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>3.137</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>5.446</td>
<td>1.487</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I1</td>
</tr>
<tr>
<td>6.507</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>7.219</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.696</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1/CLK</td>
</tr>
<tr>
<td>2.915</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.883, 34.059%; route: 3.187, 57.651%; tC2Q: 0.458, 8.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.748</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.307</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.559</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C24[2][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>3.137</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>5.275</td>
<td>1.316</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n141_s0/I2</td>
</tr>
<tr>
<td>6.307</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n141_s0/F</td>
</tr>
<tr>
<td>6.307</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.696</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1/CLK</td>
</tr>
<tr>
<td>2.559</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.854, 40.159%; route: 2.304, 49.913%; tC2Q: 0.458, 9.928%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.718</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.559</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C24[2][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.649</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n129_s1/I0</td>
</tr>
<tr>
<td>3.681</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n129_s1/F</td>
</tr>
<tr>
<td>5.178</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n138_s0/I3</td>
</tr>
<tr>
<td>6.277</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n138_s0/F</td>
</tr>
<tr>
<td>6.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.696</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1/CLK</td>
</tr>
<tr>
<td>2.559</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 46.457%; route: 1.998, 43.551%; tC2Q: 0.458, 9.992%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.671</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.230</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.559</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C24[2][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>3.137</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>5.131</td>
<td>1.173</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n132_s0/I2</td>
</tr>
<tr>
<td>6.230</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n132_s0/F</td>
</tr>
<tr>
<td>6.230</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.696</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1/CLK</td>
</tr>
<tr>
<td>2.559</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 42.313%; route: 2.161, 47.592%; tC2Q: 0.458, 10.095%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.665</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.559</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C24[2][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>3.137</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>5.125</td>
<td>1.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n135_s0/I2</td>
</tr>
<tr>
<td>6.224</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n135_s0/F</td>
</tr>
<tr>
<td>6.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.696</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1/CLK</td>
</tr>
<tr>
<td>2.559</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.921, 42.370%; route: 2.155, 47.521%; tC2Q: 0.458, 10.109%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.559</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C24[2][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.649</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n129_s1/I0</td>
</tr>
<tr>
<td>3.681</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n129_s1/F</td>
</tr>
<tr>
<td>5.178</td>
<td>1.497</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n137_s0/I3</td>
</tr>
<tr>
<td>6.210</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n137_s0/F</td>
</tr>
<tr>
<td>6.210</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.696</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1/CLK</td>
</tr>
<tr>
<td>2.559</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.064, 45.663%; route: 1.998, 44.197%; tC2Q: 0.458, 10.140%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.583</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.142</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.559</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C24[2][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>3.137</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>5.320</td>
<td>1.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n134_s0/I2</td>
</tr>
<tr>
<td>6.142</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n134_s0/F</td>
</tr>
<tr>
<td>6.142</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.696</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1/CLK</td>
</tr>
<tr>
<td>2.559</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.644, 36.928%; route: 2.350, 52.777%; tC2Q: 0.458, 10.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.558</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.117</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.559</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C24[2][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.649</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n129_s1/I0</td>
</tr>
<tr>
<td>3.681</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n129_s1/F</td>
</tr>
<tr>
<td>5.018</td>
<td>1.337</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n133_s0/I3</td>
</tr>
<tr>
<td>6.117</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n133_s0/F</td>
</tr>
<tr>
<td>6.117</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.696</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1/CLK</td>
</tr>
<tr>
<td>2.559</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 48.136%; route: 1.838, 41.511%; tC2Q: 0.458, 10.353%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.108</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.559</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C24[2][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.649</td>
<td>0.501</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C22[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n129_s1/I0</td>
</tr>
<tr>
<td>3.681</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R9C22[0][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n129_s1/F</td>
</tr>
<tr>
<td>5.009</td>
<td>1.328</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n140_s0/I3</td>
</tr>
<tr>
<td>6.108</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n140_s0/F</td>
</tr>
<tr>
<td>6.108</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.696</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1/CLK</td>
</tr>
<tr>
<td>2.559</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.131, 48.235%; route: 1.829, 41.390%; tC2Q: 0.458, 10.374%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.559</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C24[2][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>3.137</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>5.275</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n129_s0/I2</td>
</tr>
<tr>
<td>6.097</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n129_s0/F</td>
</tr>
<tr>
<td>6.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.696</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1/CLK</td>
</tr>
<tr>
<td>2.559</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.644, 37.304%; route: 2.305, 52.296%; tC2Q: 0.458, 10.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.559</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C24[2][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>3.137</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>5.450</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n131_s0/I2</td>
</tr>
<tr>
<td>6.076</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n131_s0/F</td>
</tr>
<tr>
<td>6.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.696</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1/CLK</td>
</tr>
<tr>
<td>2.559</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.448, 33.018%; route: 2.479, 56.531%; tC2Q: 0.458, 10.451%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.517</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.076</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.559</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C24[2][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>3.137</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>5.450</td>
<td>1.491</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n130_s0/I2</td>
</tr>
<tr>
<td>6.076</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n130_s0/F</td>
</tr>
<tr>
<td>6.076</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.696</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1/CLK</td>
</tr>
<tr>
<td>2.559</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R11C21[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.448, 33.018%; route: 2.479, 56.531%; tC2Q: 0.458, 10.451%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.955</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.559</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.690</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>2.149</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R11C24[2][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>3.137</td>
<td>0.988</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.959</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>5.329</td>
<td>1.371</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n136_s0/I2</td>
</tr>
<tr>
<td>5.955</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n136_s0/F</td>
</tr>
<tr>
<td>5.955</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.696</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1/CLK</td>
</tr>
<tr>
<td>2.559</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.448, 33.951%; route: 2.359, 55.303%; tC2Q: 0.458, 10.746%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C22[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/Q</td>
</tr>
<tr>
<td>1.969</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n60_s1/I2</td>
</tr>
<tr>
<td>2.341</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n60_s1/F</td>
</tr>
<tr>
<td>2.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.976</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R11C24[2][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.235</td>
<td>0.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n61_s1/I2</td>
</tr>
<tr>
<td>2.607</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C24[2][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n61_s1/F</td>
</tr>
<tr>
<td>2.607</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C24[2][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C24[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.108%; route: 0.271, 27.745%; tC2Q: 0.333, 34.147%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.062</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/se_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/se_out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/Q</td>
</tr>
<tr>
<td>1.967</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n198_s1/I2</td>
</tr>
<tr>
<td>2.693</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n198_s1/F</td>
</tr>
<tr>
<td>2.693</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/se_out_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/se_out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 68.381%; route: 0.002, 0.222%; tC2Q: 0.333, 31.396%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.646</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R11C22[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.233</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s3/I1</td>
</tr>
<tr>
<td>2.618</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C24[0][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s3/F</td>
</tr>
<tr>
<td>2.854</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>1.646</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 31.464%; route: 0.505, 41.294%; tC2Q: 0.333, 27.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.530</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_1d_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R11C24[2][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>3.161</td>
<td>1.197</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_1d_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_1d_s0/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_1d_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.197, 78.211%; tC2Q: 0.333, 21.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.176</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.567</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_9_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C22[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_9_s0/Q</td>
</tr>
<tr>
<td>2.195</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n132_s0/I1</td>
</tr>
<tr>
<td>2.567</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n132_s0/F</td>
</tr>
<tr>
<td>2.567</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.196</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.392</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1/CLK</td>
</tr>
<tr>
<td>0.392</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.719%; route: 0.231, 24.691%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_0_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C18[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_0_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n141_s0/I1</td>
</tr>
<tr>
<td>2.757</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n141_s0/F</td>
</tr>
<tr>
<td>2.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.196</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.392</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1/CLK</td>
</tr>
<tr>
<td>0.392</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C18[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 49.390%; route: 0.236, 20.999%; tC2Q: 0.333, 29.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_3_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_3_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n138_s0/I1</td>
</tr>
<tr>
<td>2.757</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n138_s0/F</td>
</tr>
<tr>
<td>2.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.196</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.392</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1/CLK</td>
</tr>
<tr>
<td>0.392</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C17[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 49.390%; route: 0.236, 20.999%; tC2Q: 0.333, 29.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.365</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.757</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_6_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C20[2][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_6_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n135_s0/I1</td>
</tr>
<tr>
<td>2.757</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n135_s0/F</td>
</tr>
<tr>
<td>2.757</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.196</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.392</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1/CLK</td>
</tr>
<tr>
<td>0.392</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 49.390%; route: 0.236, 20.999%; tC2Q: 0.333, 29.611%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.528</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.919</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_10_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C21[0][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_10_s0/Q</td>
</tr>
<tr>
<td>2.195</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n131_s0/I1</td>
</tr>
<tr>
<td>2.919</td>
<td>0.724</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n131_s0/F</td>
</tr>
<tr>
<td>2.919</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.196</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.392</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1/CLK</td>
</tr>
<tr>
<td>0.392</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C21[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 56.186%; route: 0.231, 17.946%; tC2Q: 0.333, 25.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.530</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.921</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_7_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C19[2][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_7_s0/Q</td>
</tr>
<tr>
<td>2.195</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n134_s0/I1</td>
</tr>
<tr>
<td>2.921</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n134_s0/F</td>
</tr>
<tr>
<td>2.921</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.196</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.392</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1/CLK</td>
</tr>
<tr>
<td>0.392</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C19[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 56.254%; route: 0.231, 17.918%; tC2Q: 0.333, 25.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_2_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_2_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n139_s0/I1</td>
</tr>
<tr>
<td>2.925</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n139_s0/F</td>
</tr>
<tr>
<td>2.925</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.196</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.392</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1/CLK</td>
</tr>
<tr>
<td>0.392</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 55.962%; route: 0.236, 18.272%; tC2Q: 0.333, 25.765%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_4_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_4_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n137_s0/I1</td>
</tr>
<tr>
<td>2.925</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n137_s0/F</td>
</tr>
<tr>
<td>2.925</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.196</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.392</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1/CLK</td>
</tr>
<tr>
<td>0.392</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C17[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 55.962%; route: 0.236, 18.272%; tC2Q: 0.333, 25.765%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.533</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.925</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_11_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C21[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_11_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n130_s0/I1</td>
</tr>
<tr>
<td>2.925</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n130_s0/F</td>
</tr>
<tr>
<td>2.925</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.196</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.392</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1/CLK</td>
</tr>
<tr>
<td>0.392</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C21[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 55.962%; route: 0.236, 18.272%; tC2Q: 0.333, 25.765%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_1_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C17[1][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_1_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n140_s0/I1</td>
</tr>
<tr>
<td>2.927</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n140_s0/F</td>
</tr>
<tr>
<td>2.927</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.196</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.392</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1/CLK</td>
</tr>
<tr>
<td>0.392</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 56.030%; route: 0.236, 18.244%; tC2Q: 0.333, 25.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_5_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C19[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_5_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n136_s0/I1</td>
</tr>
<tr>
<td>2.927</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n136_s0/F</td>
</tr>
<tr>
<td>2.927</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.196</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.392</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1/CLK</td>
</tr>
<tr>
<td>0.392</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C19[1][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 56.030%; route: 0.236, 18.244%; tC2Q: 0.333, 25.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_8_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_8_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n133_s0/I1</td>
</tr>
<tr>
<td>2.927</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n133_s0/F</td>
</tr>
<tr>
<td>2.927</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.196</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.392</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1/CLK</td>
</tr>
<tr>
<td>0.392</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 56.030%; route: 0.236, 18.244%; tC2Q: 0.333, 25.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.535</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_12_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R11C23[1][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_12_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n129_s0/I1</td>
</tr>
<tr>
<td>2.927</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n129_s0/F</td>
</tr>
<tr>
<td>2.927</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.196</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.392</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1/CLK</td>
</tr>
<tr>
<td>0.392</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 56.030%; route: 0.236, 18.244%; tC2Q: 0.333, 25.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.777</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.408</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R11C24[2][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/Q</td>
</tr>
<tr>
<td>2.560</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C16[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/I1</td>
</tr>
<tr>
<td>3.116</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R11C16[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/n79_s2/F</td>
</tr>
<tr>
<td>4.408</td>
<td>1.293</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1/CLK</td>
</tr>
<tr>
<td>1.631</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C24[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hready_out_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 20.020%; route: 1.888, 67.978%; tC2Q: 0.333, 12.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C24[2][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.205</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I2</td>
</tr>
<tr>
<td>2.931</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>3.439</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.196</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.392</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1/CLK</td>
</tr>
<tr>
<td>0.407</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C23[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 40.161%; route: 0.748, 41.400%; tC2Q: 0.333, 18.439%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C24[2][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.205</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I2</td>
</tr>
<tr>
<td>2.931</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>3.486</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.196</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.392</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1/CLK</td>
</tr>
<tr>
<td>0.407</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 39.130%; route: 0.796, 42.904%; tC2Q: 0.333, 17.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C24[2][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.205</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I2</td>
</tr>
<tr>
<td>2.931</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>3.486</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.196</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.392</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1/CLK</td>
</tr>
<tr>
<td>0.407</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 39.130%; route: 0.796, 42.904%; tC2Q: 0.333, 17.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.486</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C24[2][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.205</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I2</td>
</tr>
<tr>
<td>2.931</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>3.486</td>
<td>0.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.196</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.392</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1/CLK</td>
</tr>
<tr>
<td>0.407</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 39.130%; route: 0.796, 42.904%; tC2Q: 0.333, 17.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C24[2][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.205</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I2</td>
</tr>
<tr>
<td>2.931</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>3.507</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.196</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.392</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1/CLK</td>
</tr>
<tr>
<td>0.407</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C22[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 38.706%; route: 0.816, 43.523%; tC2Q: 0.333, 17.771%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.407</td>
</tr>
<tr>
<td class="label">From</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1.446</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>1.631</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C24[2][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.964</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R9C24[2][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/Q</td>
</tr>
<tr>
<td>2.205</td>
<td>0.241</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[1][A]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/I2</td>
</tr>
<tr>
<td>2.931</td>
<td>0.726</td>
<td>tINS</td>
<td>FR</td>
<td>13</td>
<td>R9C23[1][A]</td>
<td style=" background: #97FFFF;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_12_s5/F</td>
</tr>
<tr>
<td>3.510</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td style=" font-weight:bold;">arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-1.250</td>
<td>-1.250</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.196</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>50</td>
<td>PLL_L</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>0.392</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1/CLK</td>
</tr>
<tr>
<td>0.407</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[0][B]</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/rom_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-1.250</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 38.628%; route: 0.820, 43.636%; tC2Q: 0.333, 17.736%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.078</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.696</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.946</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>4.131</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/bus_cnt_0_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.078</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.696</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.946</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>4.131</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_11_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.078</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.696</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.946</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>4.131</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_7_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.078</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hsel_1d_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.696</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hsel_1d_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.946</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>4.131</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/hsel_1d_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.078</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_21</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.696</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_21/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.946</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>4.131</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_21/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.078</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_20</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.696</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_20/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.946</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>4.131</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_20/CLKB</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.078</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.696</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.946</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>4.131</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_0_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.078</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_20</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.696</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_20/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.946</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>4.131</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_20/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.078</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_11</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.696</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_11/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.946</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>4.131</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_sram_subsystem/bram_sdp_11/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>-0.078</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>1.172</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_8_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1.250</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.696</td>
<td>1.446</td>
<td>tCL</td>
<td>FF</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.959</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_8_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2.500</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_ut0/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3.946</td>
<td>1.446</td>
<td>tCL</td>
<td>RR</td>
<td>pll_ut0/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>4.131</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>arm_cortex_m3_core/Gowin_EMPU_inst/u_flash_wrap/haddr_1d_8_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>50</td>
<td>clk_60m</td>
<td>-4.758</td>
<td>0.262</td>
</tr>
<tr>
<td>17</td>
<td>n79_6</td>
<td>-4.758</td>
<td>1.954</td>
</tr>
<tr>
<td>14</td>
<td>n129_4</td>
<td>-3.718</td>
<td>1.497</td>
</tr>
<tr>
<td>13</td>
<td>rom_addr_12_11</td>
<td>-4.758</td>
<td>1.644</td>
</tr>
<tr>
<td>6</td>
<td>targflash0_readyout</td>
<td>-4.758</td>
<td>3.420</td>
</tr>
<tr>
<td>5</td>
<td>bus_cnt[0]</td>
<td>-3.718</td>
<td>0.990</td>
</tr>
<tr>
<td>5</td>
<td>bus_cnt[1]</td>
<td>-3.317</td>
<td>1.321</td>
</tr>
<tr>
<td>2</td>
<td>rom_addr_12_9</td>
<td>-3.272</td>
<td>1.145</td>
</tr>
<tr>
<td>2</td>
<td>se_out</td>
<td>0.601</td>
<td>2.584</td>
</tr>
<tr>
<td>1</td>
<td>haddr_1d[12]</td>
<td>-0.958</td>
<td>0.336</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R11C21</td>
<td>65.28%</td>
</tr>
<tr>
<td>R8C1</td>
<td>59.72%</td>
</tr>
<tr>
<td>R11C17</td>
<td>59.72%</td>
</tr>
<tr>
<td>R9C17</td>
<td>55.56%</td>
</tr>
<tr>
<td>R9C19</td>
<td>51.39%</td>
</tr>
<tr>
<td>R15C1</td>
<td>48.61%</td>
</tr>
<tr>
<td>R11C10</td>
<td>45.83%</td>
</tr>
<tr>
<td>R11C22</td>
<td>45.83%</td>
</tr>
<tr>
<td>R11C13</td>
<td>45.83%</td>
</tr>
<tr>
<td>R11C16</td>
<td>45.83%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
