#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Sep 18 16:21:39 2020
# Process ID: 27788
# Current directory: /home/toni/workspace/project_2/project_2.runs/synth_1
# Command line: vivado -log Frequency_Counter_v1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Frequency_Counter_v1_0.tcl
# Log file: /home/toni/workspace/project_2/project_2.runs/synth_1/Frequency_Counter_v1_0.vds
# Journal file: /home/toni/workspace/project_2/project_2.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source Frequency_Counter_v1_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2106.094 ; gain = 0.023 ; free physical = 1014 ; free virtual = 6993
Command: synth_design -top Frequency_Counter_v1_0 -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 27885
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2106.211 ; gain = 0.000 ; free physical = 764 ; free virtual = 6675
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Frequency_Counter_v1_0' [/home/toni/workspace/project_2/source/Frequency_Counter_v1_0.vhd:61]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_INTR_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_INTR_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_NUM_OF_INTR bound to: 1 - type: integer 
	Parameter C_INTR_SENSITIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter C_INTR_ACTIVE_STATE bound to: 32'b11111111111111111111111111111111 
	Parameter C_IRQ_SENSITIVITY bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE_STATE bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Frequency_Counter_v1_0_S00_AXI' declared at '/home/toni/workspace/project_2/source/Frequency_Counter_v1_0_S00_AXI.vhd:5' bound to instance 'Frequency_Counter_v1_0_S00_AXI_inst' of component 'Frequency_Counter_v1_0_S00_AXI' [/home/toni/workspace/project_2/source/Frequency_Counter_v1_0.vhd:105]
INFO: [Synth 8-638] synthesizing module 'Frequency_Counter_v1_0_S00_AXI' [/home/toni/workspace/project_2/source/Frequency_Counter_v1_0_S00_AXI.vhd:92]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/toni/workspace/project_2/source/Frequency_Counter_v1_0_S00_AXI.vhd:253]
INFO: [Synth 8-226] default block is never used [/home/toni/workspace/project_2/source/Frequency_Counter_v1_0_S00_AXI.vhd:392]
INFO: [Synth 8-3491] module 'Frequency_Counter_wrapper' declared at '/home/toni/workspace/project_2/source/Frequency_Counter_wrapper.vhd:14' bound to instance 'FreqCounter' of component 'Frequency_Counter_wrapper' [/home/toni/workspace/project_2/source/Frequency_Counter_v1_0_S00_AXI.vhd:426]
INFO: [Synth 8-638] synthesizing module 'Frequency_Counter_wrapper' [/home/toni/workspace/project_2/source/Frequency_Counter_wrapper.vhd:26]
INFO: [Synth 8-3491] module 'Frequency_Counter' declared at '/home/toni/workspace/project_2/source/Frequency_Counter.vhd:14' bound to instance 'Frequency_Counter_i' of component 'Frequency_Counter' [/home/toni/workspace/project_2/source/Frequency_Counter_wrapper.vhd:39]
INFO: [Synth 8-638] synthesizing module 'Frequency_Counter' [/home/toni/workspace/project_2/source/Frequency_Counter.vhd:30]
INFO: [Synth 8-3491] module 'AorB' declared at '/home/toni/workspace/project_2/source/AorB.vhd:34' bound to instance 'AorB_0' of component 'AorB' [/home/toni/workspace/project_2/source/Frequency_Counter.vhd:95]
INFO: [Synth 8-638] synthesizing module 'AorB' [/home/toni/workspace/project_2/source/AorB.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'AorB' (1#1) [/home/toni/workspace/project_2/source/AorB.vhd:40]
INFO: [Synth 8-3491] module 'FSM' declared at '/home/toni/workspace/project_2/source/FSM.vhd:34' bound to instance 'FSM_0' of component 'FSM' [/home/toni/workspace/project_2/source/Frequency_Counter.vhd:101]
INFO: [Synth 8-638] synthesizing module 'FSM' [/home/toni/workspace/project_2/source/FSM.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'FSM' (2#1) [/home/toni/workspace/project_2/source/FSM.vhd:43]
INFO: [Synth 8-3491] module 'counter' declared at '/home/toni/workspace/project_2/source/counter.vhd:35' bound to instance 'counter_0' of component 'counter' [/home/toni/workspace/project_2/source/Frequency_Counter.vhd:110]
INFO: [Synth 8-638] synthesizing module 'counter' [/home/toni/workspace/project_2/source/counter.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'counter' (3#1) [/home/toni/workspace/project_2/source/counter.vhd:39]
INFO: [Synth 8-3491] module 'reg' declared at '/home/toni/workspace/project_2/source/register.vhd:34' bound to instance 'reg_0' of component 'reg' [/home/toni/workspace/project_2/source/Frequency_Counter.vhd:117]
INFO: [Synth 8-638] synthesizing module '\reg ' [/home/toni/workspace/project_2/source/register.vhd:43]
	Parameter N bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\reg ' (4#1) [/home/toni/workspace/project_2/source/register.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'Frequency_Counter' (5#1) [/home/toni/workspace/project_2/source/Frequency_Counter.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Frequency_Counter_wrapper' (6#1) [/home/toni/workspace/project_2/source/Frequency_Counter_wrapper.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'Frequency_Counter_v1_0_S00_AXI' (7#1) [/home/toni/workspace/project_2/source/Frequency_Counter_v1_0_S00_AXI.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'Frequency_Counter_v1_0' (8#1) [/home/toni/workspace/project_2/source/Frequency_Counter_v1_0.vhd:61]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2106.211 ; gain = 0.000 ; free physical = 799 ; free virtual = 6711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2106.211 ; gain = 0.000 ; free physical = 795 ; free virtual = 6708
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2114.098 ; gain = 7.887 ; free physical = 794 ; free virtual = 6707
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'present_state_reg' in module 'FSM'
WARNING: [Synth 8-327] inferring latch for variable 'load_reg' [/home/toni/workspace/project_2/source/FSM.vhd:98]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [/home/toni/workspace/project_2/source/FSM.vhd:52]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/home/toni/workspace/project_2/source/FSM.vhd:52]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                            00001 |                              000
                      s1 |                            00010 |                              001
                      s2 |                            00100 |                              010
                      s4 |                            01000 |                              100
                      s3 |                            10000 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'present_state_reg' using encoding 'one-hot' in module 'FSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [/home/toni/workspace/project_2/source/FSM.vhd:52]
WARNING: [Synth 8-327] inferring latch for variable 'ready_reg' [/home/toni/workspace/project_2/source/FSM.vhd:99]
WARNING: [Synth 8-327] inferring latch for variable 'error_reg' [/home/toni/workspace/project_2/source/FSM.vhd:100]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2114.098 ; gain = 7.887 ; free physical = 778 ; free virtual = 6694
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 2     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 5     
	   5 Input    3 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 2114.098 ; gain = 7.887 ; free physical = 533 ; free virtual = 6482
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 2114.098 ; gain = 7.887 ; free physical = 531 ; free virtual = 6480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:35 . Memory (MB): peak = 2114.098 ; gain = 7.887 ; free physical = 530 ; free virtual = 6479
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 2114.098 ; gain = 7.887 ; free physical = 522 ; free virtual = 6478
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 2114.098 ; gain = 7.887 ; free physical = 522 ; free virtual = 6478
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 2114.098 ; gain = 7.887 ; free physical = 522 ; free virtual = 6477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 2114.098 ; gain = 7.887 ; free physical = 522 ; free virtual = 6477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 2114.098 ; gain = 7.887 ; free physical = 522 ; free virtual = 6477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 2114.098 ; gain = 7.887 ; free physical = 522 ; free virtual = 6477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    16|
|3     |LUT1   |     2|
|4     |LUT2   |     4|
|5     |LUT3   |     4|
|6     |LUT4   |     9|
|7     |LUT5   |    28|
|8     |LUT6   |     7|
|9     |FDCE   |   132|
|10    |FDPE   |     1|
|11    |FDRE   |    71|
|12    |FDSE   |     3|
|13    |LD     |     8|
|14    |IBUF   |    50|
|15    |OBUF   |    43|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------+-------------------------------+------+
|      |Instance                              |Module                         |Cells |
+------+--------------------------------------+-------------------------------+------+
|1     |top                                   |                               |   380|
|2     |  Frequency_Counter_v1_0_S00_AXI_inst |Frequency_Counter_v1_0_S00_AXI |   285|
|3     |    FreqCounter                       |Frequency_Counter_wrapper      |   166|
|4     |      Frequency_Counter_i             |Frequency_Counter              |   166|
|5     |        FSM_0                         |FSM                            |    21|
|6     |        counter_0                     |counter                        |    81|
|7     |        reg_0                         |\reg                           |    64|
+------+--------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 2114.098 ; gain = 7.887 ; free physical = 522 ; free virtual = 6477
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 2114.098 ; gain = 7.887 ; free physical = 523 ; free virtual = 6479
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:38 . Memory (MB): peak = 2114.105 ; gain = 7.887 ; free physical = 524 ; free virtual = 6479
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2114.105 ; gain = 0.000 ; free physical = 593 ; free virtual = 6549
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2245.844 ; gain = 0.000 ; free physical = 498 ; free virtual = 6462
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 2245.844 ; gain = 139.750 ; free physical = 638 ; free virtual = 6602
INFO: [Common 17-1381] The checkpoint '/home/toni/workspace/project_2/project_2.runs/synth_1/Frequency_Counter_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Frequency_Counter_v1_0_utilization_synth.rpt -pb Frequency_Counter_v1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Sep 18 16:22:42 2020...
