// Seed: 4137805905
module module_0;
  wire id_1;
  ;
  logic id_2;
  ;
  always_ff id_2 <= -1;
endmodule
module module_1 (
    input  tri0  id_0,
    output tri   id_1,
    input  uwire id_2,
    input  wand  id_3,
    input  wire  id_4,
    input  uwire id_5
);
  wire id_7;
  wire id_8;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
module module_2 #(
    parameter id_1 = 32'd37,
    parameter id_3 = 32'd91,
    parameter id_8 = 32'd53
) (
    input  tri1 id_0,
    input  tri0 _id_1,
    input  wand id_2,
    input  tri0 _id_3,
    output wand id_4,
    input  tri0 id_5,
    input  wire id_6
);
  wire [1 : ""] _id_8;
  wire [-1 'b0 : id_3] id_9;
  wire id_10;
  struct packed {
    logic [1 : 1  ==  id_8] id_11;
    id_12 id_13;
  } [1  <->  -1 'h0 : id_1] id_14;
  ;
  always_latch #1 $clog2(97);
  ;
  module_0 modCall_1 ();
  assign id_14.id_13 = id_8 * 1;
  wire id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23, id_24, id_25, id_26, id_27;
  logic id_28 = id_26, id_29, id_30, id_31;
endmodule
