# 參考書目

1. *Performance Guidelines for AMD Athlon<sup>TM</sup> 64 and AMD Opteron<sup>TM</sup> ccNUMA Multiprocessor Systems*. Advanced Micro Devices, June 2006. URL [http://www.amd.com/us-en/assets/content\_type/white\_papers\_and\_tech\_docs/40555.pdf](http://www.amd.com/us-en/assets/content_type/white papers_and_tech_docs/40555.pdf). 5.4
2. Jennifer M. Anderson, Lance M. Berc, Jeffrey Dean, Sanjay Ghemawat, Monika R. Henzinger, Shun-Tak A. Leung, Richard L. Sites, Mark T. Vandevoorde, Carl A. Waldspurger, and William E. Weihl. Continuous profiling: Where have all the cycles gone. In *Proceedings of the 16th ACM Symposium of Operating Systems Principles*, pages 1–14, October 1997. URL [http://citeseer.ist.psu.edu/anderson97continuous.html](http://citeseer.ist.psu.edu/anderson97continuous.html). 7.1
3. Vinodh Cuppu, Bruce Jacob, Brian Davis, and Trevor Mudge. High-Performance DRAMs in Workstation Environments. *IEEE Transactions on Computers*, 50(11):1133–1153, November 2001. URL [http://citeseer.ist.psu.edu/476689.html](http://citeseer.ist.psu.edu/476689.html). 2.1.2, 2.2, 2.2.1, 2.2.3, 10
4. Arnaldo Carvalho de Melo. The 7 dwarves: debugging information beyond gdb. In *Proceedings of the Linux Symposium*, 2007. URL [https://ols2006.108.redhat.com/2007/Reprints/melo-Reprint.pdf](https://ols2006.108.redhat.com/2007/Reprints/melo-Reprint.pdf). 6.2.1
5. Simon Doherty, David L. Detlefs, Lindsay Grove, Christine H. Flood, Victor Luchangco, Paul A. Martin, Mark Moir, Nir Shavit, and Jr. Guy L. Steele. DCAS is not a Silver Bullet for Nonblocking Algorithm Design. In *SPAA ’04: Proceedings of the Sixteenth Annual ACM Symposium on Parallelism in Algorithms and Architectures*, pages 216–224, New York, NY, USA, 2004. ACM Press. ISBN 1-58113-840-7. URL [http://research.sun.com/scalable/pubs/SPAA04.pdf](http://research.sun.com/scalable/pubs/SPAA04.pdf). 8.1
6. M. Dowler. Introduction to DDR-2: The DDR Memory Replacement. [http://www.pcstats.com/articleview.cfm?articleID=1573](http://www.pcstats.com/articleview.cfm?articleID=1573), May 2004. 2.2.1
7. Ulrich Drepper. Futexes Are Tricky, December 2005. URL [http://people.redhat.com/drepper/futex.pdf](http://people.redhat.com/drepper/futex.pdf). 6.3.4
8. Ulrich Drepper. ELF Handling For Thread-Local Storage. Technical report, Red Hat, Inc., 2003. URL [http://people.redhat.com/drepper/tls.pdf](http://people.redhat.com/drepper/tls.pdf). 6.4.1
9. Ulrich Drepper. Security Enhancements in Red Hat Enterprise Linux, 2004. URL [http://people.redhat.com/drepper/nonselsec.pdf](http://people.redhat.com/drepper/nonselsec.pdf). 4.2
10. Dominique Fober, Yann Orlarey, and Stephane Letz. Lock-Free Techiniques for Concurrent Access to Shared Objects. In GMEM, editor, *Actes des Journes d’Informatique Musicale JIM2002, Marseille*, pages 143–150, 2002. URL [http://www.grame.fr/pub/fober-JIM2002.pdf](http://www.grame.fr/pub/fober-JIM2002.pdf). 8.1, 8.1
11. Joe Gebis and David Patterson. Embracing and Extending 20<sup>th</sup>-Century Instruction Set Architectures. *Computer*, 40(4):68–75, April 2007. 8.4
12. David Goldberg. What Every Computer Scientist Should Know About Floating-Point Arithmetic. *ACM Computing Surveys*, 23(1):5–48, March 1991. URL [http://citeseer.ist.psu.edu/goldberg91what.html](http://citeseer.ist.psu.edu/goldberg91what.html). 1
13. Maurice Herlihy and J. Eliot B. Moss. Transactional memory: Architectural support for lock-free data structures. In *Proceedings of 20th International Symposium on Computer Architecture*, 1993. URL [http://citeseer.ist.psu.edu/herlihy93transactional.html](http://citeseer.ist.psu.edu/herlihy93transactional.html). 8.2, 8.2.2, 8.2.3, 8.2.4
14. Ram Huggahalli, Ravi Iyer, and Scott Tetrick. Direct Cache Access for High Bandwidth Network I/O, 2005. URL [http://www.stanford.edu/group/comparch/papers/huggahalli05.pdf](http://www.stanford.edu/group/comparch/papers/huggahalli05.pdf). 6.3.5
15. *Intel R 64 and IA-32 Architectures Optimization Reference Manual*. Intel Corporation, May 2007. URL [http://www.intel.com/design/processor/manuals/248966.pdf](http://www.intel.com/design/processor/manuals/248966.pdf). B.3
16. William Margo, Paul Petersen, and Sanjiv Shah. Hyper-Threading Technology: Impact on Compute-Intensive Workloads. *Intel Technology Journal*, 6(1), 2002. URL [ftp://download.intel.com/technology/itj/2002/volume06issue01/art06\_computeintensive/vol6iss1\_art06](ftp://download.intel.com/technology/itj/2002/volume06issue01/art06_computeintensive/vol6iss1_art06). 3.3.4
17. Caola ́n McNamara. Controlling symbol ordering. [http://blogs.linux.ie/caolan/2007/04/24/controlling-symbol-ordering/](http://blogs.linux.ie/caolan/2007/04/24/controlling-symbol-ordering/), April 2007. 7.5
18. *Double Data Rate (DDR) SDRAM MT46V*. Micron Technology, 2003. Rev. L 6/06 EN. 2.2.2, 10
19. Jon “Hannibal” Stokes. Ars Technica RAM Guide, Part II: Asynchronous and Synchronous DRAM. [http://arstechnica.com/paedia/r/ram\_guide/ram\_guide.part2-1.html](http://arstechnica.com/paedia/r/ram_guide/ram_guide.part2-1.html), 2004. 2.2
20. Wikipedia. Static random access memory. [http://en.wikipedia.org/wiki/Static\_Random\_Access\_Memory](http://en.wikipedia.org/wiki/Static_Random_Access_Memory), 2006. 2.1.1

