

================================================================
== Vivado HLS Report for 'adaptive_threshold'
================================================================
* Date:           Sun Mar 14 17:37:44 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fishery
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.189 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   129603|   129603| 1.296 ms | 1.296 ms |  129603|  129603|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |   129601|   129601|         3|          1|          1|  129600|    yes   |
        +----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      8|       0|     498|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      93|    -|
|Register         |        -|      -|     109|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      8|     109|     591|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_fu_212_p2                     |     *    |      4|  0|  21|          33|          32|
    |mul_ln1148_fu_146_p2              |     *    |      4|  0|  21|          33|          32|
    |add_ln703_fu_266_p2               |     +    |      0|  0|  30|          18|          23|
    |add_ln887_fu_120_p2               |     +    |      0|  0|  24|          17|           1|
    |pix2_V_fu_280_p2                  |     +    |      0|  0|  36|          29|          29|
    |neg_mul_fu_218_p2                 |     -    |      0|  0|  72|           1|          65|
    |sub_ln1148_fu_152_p2              |     -    |      0|  0|  72|           1|          65|
    |sub_ln203_fu_194_p2               |     -    |      0|  0|  30|           1|          23|
    |sub_ln703_fu_260_p2               |     -    |      0|  0|  36|           1|          29|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1497_fu_286_p2             |   icmp   |      0|  0|  20|          29|           1|
    |icmp_ln887_fu_114_p2              |   icmp   |      0|  0|  20|          17|          12|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |empty_284_fu_272_p3               |  select  |      0|  0|  29|           1|          29|
    |p_v10_v_fu_252_p3                 |  select  |      0|  0|  29|           1|          29|
    |select_ln1148_1_fu_200_p3         |  select  |      0|  0|  23|           1|          23|
    |select_ln1148_fu_186_p3           |  select  |      0|  0|  23|           1|          23|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      8|  0| 498|         191|         423|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |IN1_data_stream_V_blk_n  |   9|          2|    1|          2|
    |IN_data_stream_V_blk_n   |   9|          2|    1|          2|
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |help_V_V_blk_n           |   9|          2|    1|          2|
    |indvar_flatten_reg_103   |   9|          2|   17|         34|
    |real_start               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  93|         20|   25|         52|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln703_reg_329                 |  23|   0|   23|          0|
    |ap_CS_fsm                         |   3|   0|    3|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |icmp_ln887_reg_305                |   1|   0|    1|          0|
    |icmp_ln887_reg_305_pp0_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_103            |  17|   0|   17|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |sub_ln703_reg_324                 |  29|   0|   29|          0|
    |tmp_39_reg_314                    |   1|   0|    1|          0|
    |tmp_40_reg_319                    |  29|   0|   29|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 109|   0|  109|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | adaptive_threshold | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | adaptive_threshold | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | adaptive_threshold | return value |
|start_full_n               |  in |    1| ap_ctrl_hs | adaptive_threshold | return value |
|ap_done                    | out |    1| ap_ctrl_hs | adaptive_threshold | return value |
|ap_continue                |  in |    1| ap_ctrl_hs | adaptive_threshold | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | adaptive_threshold | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | adaptive_threshold | return value |
|start_out                  | out |    1| ap_ctrl_hs | adaptive_threshold | return value |
|start_write                | out |    1| ap_ctrl_hs | adaptive_threshold | return value |
|IN_data_stream_V_dout      |  in |   16|   ap_fifo  |  IN_data_stream_V  |    pointer   |
|IN_data_stream_V_empty_n   |  in |    1|   ap_fifo  |  IN_data_stream_V  |    pointer   |
|IN_data_stream_V_read      | out |    1|   ap_fifo  |  IN_data_stream_V  |    pointer   |
|IN1_data_stream_V_dout     |  in |   16|   ap_fifo  |  IN1_data_stream_V |    pointer   |
|IN1_data_stream_V_empty_n  |  in |    1|   ap_fifo  |  IN1_data_stream_V |    pointer   |
|IN1_data_stream_V_read     | out |    1|   ap_fifo  |  IN1_data_stream_V |    pointer   |
|help_V_V_din               | out |   32|   ap_fifo  |      help_V_V      |    pointer   |
|help_V_V_full_n            |  in |    1|   ap_fifo  |      help_V_V      |    pointer   |
|help_V_V_write             | out |    1|   ap_fifo  |      help_V_V      |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

