-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
-- Date        : Thu Apr  4 22:01:45 2024
-- Host        : BOOK-SIO57HHSUH running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ Lab7_2_hdmi_text_controller_0_0_sim_netlist.vhdl
-- Design      : Lab7_2_hdmi_text_controller_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7s50csga324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz is
  port (
    clk_out1 : out STD_LOGIC;
    clk_out2 : out STD_LOGIC;
    reset : in STD_LOGIC;
    locked : out STD_LOGIC;
    clk_in1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz is
  signal clk_in1_clk_wiz_0 : STD_LOGIC;
  signal clk_out1_clk_wiz_0 : STD_LOGIC;
  signal clk_out2_clk_wiz_0 : STD_LOGIC;
  signal clkfbout_buf_clk_wiz_0 : STD_LOGIC;
  signal clkfbout_clk_wiz_0 : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_PSDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_mmcm_adv_inst_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute box_type : string;
  attribute box_type of clkf_buf : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of clkin1_ibufg : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of clkin1_ibufg : label is "0";
  attribute IFD_DELAY_VALUE : string;
  attribute IFD_DELAY_VALUE of clkin1_ibufg : label is "AUTO";
  attribute box_type of clkin1_ibufg : label is "PRIMITIVE";
  attribute box_type of clkout1_buf : label is "PRIMITIVE";
  attribute box_type of clkout2_buf : label is "PRIMITIVE";
  attribute box_type of mmcm_adv_inst : label is "PRIMITIVE";
begin
clkf_buf: unisim.vcomponents.BUFG
     port map (
      I => clkfbout_clk_wiz_0,
      O => clkfbout_buf_clk_wiz_0
    );
clkin1_ibufg: unisim.vcomponents.IBUF
    generic map(
      CCIO_EN => "TRUE",
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => clk_in1,
      O => clk_in1_clk_wiz_0
    );
clkout1_buf: unisim.vcomponents.BUFG
     port map (
      I => clk_out1_clk_wiz_0,
      O => clk_out1
    );
clkout2_buf: unisim.vcomponents.BUFG
     port map (
      I => clk_out2_clk_wiz_0,
      O => clk_out2
    );
mmcm_adv_inst: unisim.vcomponents.MMCME2_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT_F => 10.000000,
      CLKFBOUT_PHASE => 0.000000,
      CLKFBOUT_USE_FINE_PS => false,
      CLKIN1_PERIOD => 10.000000,
      CLKIN2_PERIOD => 0.000000,
      CLKOUT0_DIVIDE_F => 40.000000,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT0_USE_FINE_PS => false,
      CLKOUT1_DIVIDE => 8,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 0.000000,
      CLKOUT1_USE_FINE_PS => false,
      CLKOUT2_DIVIDE => 1,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT2_USE_FINE_PS => false,
      CLKOUT3_DIVIDE => 1,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT3_USE_FINE_PS => false,
      CLKOUT4_CASCADE => false,
      CLKOUT4_DIVIDE => 1,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT4_USE_FINE_PS => false,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLKOUT5_USE_FINE_PS => false,
      CLKOUT6_DIVIDE => 1,
      CLKOUT6_DUTY_CYCLE => 0.500000,
      CLKOUT6_PHASE => 0.000000,
      CLKOUT6_USE_FINE_PS => false,
      COMPENSATION => "ZHOLD",
      DIVCLK_DIVIDE => 1,
      IS_CLKINSEL_INVERTED => '0',
      IS_PSEN_INVERTED => '0',
      IS_PSINCDEC_INVERTED => '0',
      IS_PWRDWN_INVERTED => '0',
      IS_RST_INVERTED => '0',
      REF_JITTER1 => 0.010000,
      REF_JITTER2 => 0.010000,
      SS_EN => "FALSE",
      SS_MODE => "CENTER_HIGH",
      SS_MOD_PERIOD => 10000,
      STARTUP_WAIT => false
    )
        port map (
      CLKFBIN => clkfbout_buf_clk_wiz_0,
      CLKFBOUT => clkfbout_clk_wiz_0,
      CLKFBOUTB => NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED,
      CLKFBSTOPPED => NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED,
      CLKIN1 => clk_in1_clk_wiz_0,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKINSTOPPED => NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED,
      CLKOUT0 => clk_out1_clk_wiz_0,
      CLKOUT0B => NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED,
      CLKOUT1 => clk_out2_clk_wiz_0,
      CLKOUT1B => NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED,
      CLKOUT2 => NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED,
      CLKOUT2B => NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED,
      CLKOUT3 => NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED,
      CLKOUT3B => NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED,
      CLKOUT4 => NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED,
      CLKOUT5 => NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED,
      CLKOUT6 => NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED,
      DADDR(6 downto 0) => B"0000000",
      DCLK => '0',
      DEN => '0',
      DI(15 downto 0) => B"0000000000000000",
      DO(15 downto 0) => NLW_mmcm_adv_inst_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_mmcm_adv_inst_DRDY_UNCONNECTED,
      DWE => '0',
      LOCKED => locked,
      PSCLK => '0',
      PSDONE => NLW_mmcm_adv_inst_PSDONE_UNCONNECTED,
      PSEN => '0',
      PSINCDEC => '0',
      PWRDWN => '0',
      RST => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode is
  port (
    vde_reg : out STD_LOGIC;
    ade_reg : out STD_LOGIC;
    ade_reg_qq : out STD_LOGIC;
    ade_reg_qq_reg_0 : out STD_LOGIC;
    ade_reg_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    c0_reg_reg_0 : out STD_LOGIC;
    vde_reg_reg_0 : out STD_LOGIC;
    c0_reg_reg_1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    pix_clk : in STD_LOGIC;
    data_o : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \dout_reg[9]_0\ : in STD_LOGIC;
    \dout_reg[9]_1\ : in STD_LOGIC;
    \dout_reg[8]_0\ : in STD_LOGIC;
    c0_reg : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode is
  signal ade_q : STD_LOGIC;
  signal \^ade_reg\ : STD_LOGIC;
  signal ade_reg_q : STD_LOGIC;
  signal \^ade_reg_qq\ : STD_LOGIC;
  signal \^ade_reg_qq_reg_0\ : STD_LOGIC;
  signal \^ade_reg_reg_0\ : STD_LOGIC;
  signal adin_q : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \adin_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal c0_q : STD_LOGIC;
  signal c0_reg_0 : STD_LOGIC;
  signal \^c0_reg_reg_0\ : STD_LOGIC;
  signal c1_q : STD_LOGIC;
  signal c1_reg : STD_LOGIC;
  signal cnt : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_6_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_7__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_8_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_10_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_11_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_12_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_13_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_14__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_15_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_16_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_4_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_5_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_6_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_7_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_8_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_9_n_0\ : STD_LOGIC;
  signal \dout[0]_i_1_n_0\ : STD_LOGIC;
  signal \dout[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[0]_i_3_n_0\ : STD_LOGIC;
  signal \dout[0]_i_4_n_0\ : STD_LOGIC;
  signal \dout[1]_i_1_n_0\ : STD_LOGIC;
  signal \dout[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[1]_i_3_n_0\ : STD_LOGIC;
  signal \dout[2]_i_1_n_0\ : STD_LOGIC;
  signal \dout[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[3]_i_1_n_0\ : STD_LOGIC;
  signal \dout[3]_i_2_n_0\ : STD_LOGIC;
  signal \dout[3]_i_3_n_0\ : STD_LOGIC;
  signal \dout[4]_i_1_n_0\ : STD_LOGIC;
  signal \dout[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[4]_i_3_n_0\ : STD_LOGIC;
  signal \dout[4]_i_4_n_0\ : STD_LOGIC;
  signal \dout[5]_i_1_n_0\ : STD_LOGIC;
  signal \dout[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[5]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout[6]_i_1_n_0\ : STD_LOGIC;
  signal \dout[6]_i_2_n_0\ : STD_LOGIC;
  signal \dout[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout[6]_i_4_n_0\ : STD_LOGIC;
  signal \dout[7]_i_1_n_0\ : STD_LOGIC;
  signal \dout[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \dout[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[9]_i_1_n_0\ : STD_LOGIC;
  signal \dout[9]_i_2_n_0\ : STD_LOGIC;
  signal \dout[9]_i_3_n_0\ : STD_LOGIC;
  signal \dout[9]_i_4_n_0\ : STD_LOGIC;
  signal n0q_m : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal n0q_m0 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \n0q_m[3]_i_2_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_3_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_4_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_5_n_0\ : STD_LOGIC;
  signal n1d : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal n1d0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n1d[0]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[1]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[2]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_3_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_4_n_0\ : STD_LOGIC;
  signal n1q_m : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal n1q_m0 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \n1q_m[2]_i_1_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_2_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_3_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_2_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_3_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_4_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_0_in_1 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal q_m_1 : STD_LOGIC;
  signal q_m_2 : STD_LOGIC;
  signal q_m_3 : STD_LOGIC;
  signal q_m_4 : STD_LOGIC;
  signal q_m_6 : STD_LOGIC;
  signal q_m_7 : STD_LOGIC;
  signal \q_m_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \q_m_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal vde_q : STD_LOGIC;
  signal \^vde_reg\ : STD_LOGIC;
  signal \vdin_q_reg_n_0_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt[1]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \cnt[2]_i_3__1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \cnt[3]_i_3\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \cnt[3]_i_4\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \cnt[3]_i_5\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \cnt[3]_i_7__1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \cnt[3]_i_8\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \cnt[4]_i_11\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \cnt[4]_i_13\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \cnt[4]_i_14__1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \cnt[4]_i_16\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \cnt[4]_i_7\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \cnt[4]_i_8\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \dout[0]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \dout[0]_i_4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \dout[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \dout[4]_i_4\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \dout[6]_i_3__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \dout[6]_i_4\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \dout[7]_i_3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \dout[8]_i_3\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \dout[9]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \dout[9]_i_4\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \dout[9]_i_4__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_4\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \n1d[0]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \n1d[3]_i_3\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \n1q_m[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \n1q_m[3]_i_4\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \q_m_reg[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \q_m_reg[4]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \q_m_reg[8]_i_1\ : label is "soft_lutpair2";
begin
  ade_reg <= \^ade_reg\;
  ade_reg_qq <= \^ade_reg_qq\;
  ade_reg_qq_reg_0 <= \^ade_reg_qq_reg_0\;
  ade_reg_reg_0 <= \^ade_reg_reg_0\;
  c0_reg_reg_0 <= \^c0_reg_reg_0\;
  vde_reg <= \^vde_reg\;
ade_q_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(0),
      Q => ade_q,
      R => '0'
    );
ade_reg_q_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \^ade_reg\,
      Q => ade_reg_q,
      R => '0'
    );
ade_reg_qq_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => ade_reg_q,
      Q => \^ade_reg_qq\,
      R => '0'
    );
ade_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => ade_q,
      Q => \^ade_reg\,
      R => '0'
    );
\adin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(4),
      Q => adin_q(2),
      R => '0'
    );
\adin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(5),
      Q => adin_q(3),
      R => '0'
    );
\adin_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => adin_q(2),
      Q => p_1_in,
      R => '0'
    );
\adin_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => adin_q(3),
      Q => \adin_reg_reg_n_0_[3]\,
      R => '0'
    );
c0_q_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(3),
      Q => c0_q,
      R => '0'
    );
c0_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => c0_q,
      Q => c0_reg_0,
      R => '0'
    );
c1_q_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(2),
      Q => c1_q,
      R => '0'
    );
c1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => c1_q,
      Q => c1_reg,
      R => '0'
    );
\cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A8228A0A08228"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => \cnt[4]_i_3_n_0\,
      I2 => cnt(1),
      I3 => \cnt[1]_i_2_n_0\,
      I4 => \cnt[4]_i_5_n_0\,
      I5 => \cnt[1]_i_3_n_0\,
      O => \cnt[1]_i_1_n_0\
    );
\cnt[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => n0q_m(1),
      I1 => p_0_in,
      I2 => n1q_m(1),
      O => \cnt[1]_i_2_n_0\
    );
\cnt[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => n1q_m(1),
      I1 => n0q_m(1),
      O => \cnt[1]_i_3_n_0\
    );
\cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => \cnt[2]_i_2_n_0\,
      I2 => \cnt[4]_i_5_n_0\,
      I3 => \cnt[2]_i_3__1_n_0\,
      O => \cnt[2]_i_1_n_0\
    );
\cnt[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C9CC9C6636C39C9"
    )
        port map (
      I0 => \cnt[4]_i_3_n_0\,
      I1 => \cnt[3]_i_8_n_0\,
      I2 => cnt(1),
      I3 => n0q_m(1),
      I4 => p_0_in,
      I5 => n1q_m(1),
      O => \cnt[2]_i_2_n_0\
    );
\cnt[2]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6996AA"
    )
        port map (
      I0 => \cnt[3]_i_8_n_0\,
      I1 => cnt(1),
      I2 => p_0_in,
      I3 => n0q_m(1),
      I4 => n1q_m(1),
      O => \cnt[2]_i_3__1_n_0\
    );
\cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A2A202A20202A2"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => \cnt[3]_i_2_n_0\,
      I2 => \cnt[4]_i_5_n_0\,
      I3 => \cnt[3]_i_3_n_0\,
      I4 => \cnt[3]_i_4_n_0\,
      I5 => \cnt[3]_i_5_n_0\,
      O => \cnt[3]_i_1_n_0\
    );
\cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60606F606F6F60"
    )
        port map (
      I0 => \cnt[4]_i_13_n_0\,
      I1 => \cnt[3]_i_6_n_0\,
      I2 => \cnt[4]_i_3_n_0\,
      I3 => \cnt[4]_i_7_n_0\,
      I4 => \cnt[3]_i_7__1_n_0\,
      I5 => \cnt[4]_i_8_n_0\,
      O => \cnt[3]_i_2_n_0\
    );
\cnt[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => cnt(3),
      I1 => n0q_m(3),
      I2 => n1q_m(3),
      O => \cnt[3]_i_3_n_0\
    );
\cnt[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B28E"
    )
        port map (
      I0 => cnt(2),
      I1 => n0q_m(2),
      I2 => n1q_m(2),
      I3 => p_0_in,
      O => \cnt[3]_i_4_n_0\
    );
\cnt[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBF0820"
    )
        port map (
      I0 => cnt(1),
      I1 => p_0_in,
      I2 => n0q_m(1),
      I3 => n1q_m(1),
      I4 => \cnt[3]_i_8_n_0\,
      O => \cnt[3]_i_5_n_0\
    );
\cnt[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696996966996"
    )
        port map (
      I0 => n1q_m(3),
      I1 => n0q_m(3),
      I2 => cnt(3),
      I3 => cnt(2),
      I4 => n1q_m(2),
      I5 => n0q_m(2),
      O => \cnt[3]_i_6_n_0\
    );
\cnt[3]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69966969"
    )
        port map (
      I0 => n1q_m(3),
      I1 => n0q_m(3),
      I2 => cnt(3),
      I3 => n1q_m(2),
      I4 => n0q_m(2),
      O => \cnt[3]_i_7__1_n_0\
    );
\cnt[3]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => cnt(2),
      I1 => n0q_m(2),
      I2 => n1q_m(2),
      O => \cnt[3]_i_8_n_0\
    );
\cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => \cnt[4]_i_2_n_0\,
      I2 => \cnt[4]_i_3_n_0\,
      I3 => \cnt[4]_i_4_n_0\,
      I4 => \cnt[4]_i_5_n_0\,
      I5 => \cnt[4]_i_6_n_0\,
      O => \cnt[4]_i_1_n_0\
    );
\cnt[4]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => n1q_m(3),
      I1 => n0q_m(3),
      O => \cnt[4]_i_10_n_0\
    );
\cnt[4]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => n1q_m(3),
      I1 => n0q_m(3),
      I2 => n1q_m(2),
      I3 => n0q_m(2),
      O => \cnt[4]_i_11_n_0\
    );
\cnt[4]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => n1q_m(2),
      I1 => n0q_m(2),
      O => \cnt[4]_i_12_n_0\
    );
\cnt[4]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF8E08"
    )
        port map (
      I0 => cnt(1),
      I1 => p_0_in,
      I2 => n1q_m(1),
      I3 => n0q_m(1),
      I4 => \cnt[3]_i_8_n_0\,
      O => \cnt[4]_i_13_n_0\
    );
\cnt[4]_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => n0q_m(2),
      I1 => n1q_m(2),
      I2 => cnt(2),
      O => \cnt[4]_i_14__1_n_0\
    );
\cnt[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => n0q_m(2),
      I1 => n1q_m(2),
      I2 => n1q_m(1),
      I3 => n0q_m(1),
      I4 => n1q_m(3),
      I5 => n0q_m(3),
      O => \cnt[4]_i_15_n_0\
    );
\cnt[4]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5965A96A"
    )
        port map (
      I0 => cnt(4),
      I1 => p_0_in,
      I2 => n1q_m(3),
      I3 => n0q_m(3),
      I4 => cnt(3),
      O => \cnt[4]_i_16_n_0\
    );
\cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8288EBEE7D771411"
    )
        port map (
      I0 => \cnt[4]_i_7_n_0\,
      I1 => \cnt[3]_i_3_n_0\,
      I2 => n1q_m(2),
      I3 => n0q_m(2),
      I4 => \cnt[4]_i_8_n_0\,
      I5 => \cnt[4]_i_9_n_0\,
      O => \cnt[4]_i_2_n_0\
    );
\cnt[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6565656564666564"
    )
        port map (
      I0 => cnt(4),
      I1 => \cnt[4]_i_10_n_0\,
      I2 => \cnt[4]_i_11_n_0\,
      I3 => n1q_m(1),
      I4 => n0q_m(1),
      I5 => \cnt[4]_i_12_n_0\,
      O => \cnt[4]_i_3_n_0\
    );
\cnt[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A595965596565A6"
    )
        port map (
      I0 => cnt(4),
      I1 => \cnt[4]_i_13_n_0\,
      I2 => n1q_m(3),
      I3 => n0q_m(3),
      I4 => cnt(3),
      I5 => \cnt[4]_i_14__1_n_0\,
      O => \cnt[4]_i_4_n_0\
    );
\cnt[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \cnt[4]_i_15_n_0\,
      I1 => cnt(2),
      I2 => cnt(4),
      I3 => cnt(1),
      I4 => cnt(3),
      O => \cnt[4]_i_5_n_0\
    );
\cnt[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555596699669AAAA"
    )
        port map (
      I0 => \cnt[4]_i_16_n_0\,
      I1 => n1q_m(3),
      I2 => n0q_m(3),
      I3 => cnt(3),
      I4 => \cnt[3]_i_5_n_0\,
      I5 => \cnt[3]_i_4_n_0\,
      O => \cnt[4]_i_6_n_0\
    );
\cnt[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"52157A57"
    )
        port map (
      I0 => \cnt[3]_i_8_n_0\,
      I1 => n1q_m(1),
      I2 => p_0_in,
      I3 => n0q_m(1),
      I4 => cnt(1),
      O => \cnt[4]_i_7_n_0\
    );
\cnt[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6F660F6"
    )
        port map (
      I0 => n0q_m(2),
      I1 => n1q_m(2),
      I2 => cnt(2),
      I3 => n0q_m(1),
      I4 => p_0_in,
      O => \cnt[4]_i_8_n_0\
    );
\cnt[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7510EF758AEF108A"
    )
        port map (
      I0 => cnt(3),
      I1 => n1q_m(2),
      I2 => n0q_m(2),
      I3 => n0q_m(3),
      I4 => n1q_m(3),
      I5 => cnt(4),
      O => \cnt[4]_i_9_n_0\
    );
\cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[1]_i_1_n_0\,
      Q => cnt(1)
    );
\cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[2]_i_1_n_0\,
      Q => cnt(2)
    );
\cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[3]_i_1_n_0\,
      Q => cnt(3)
    );
\cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[4]_i_1_n_0\,
      Q => cnt(4)
    );
\dout[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EBAA"
    )
        port map (
      I0 => \dout[0]_i_2__0_n_0\,
      I1 => \dout[9]_i_2_n_0\,
      I2 => \q_m_reg_reg_n_0_[0]\,
      I3 => \^vde_reg\,
      O => \dout[0]_i_1_n_0\
    );
\dout[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA000220AA008AA8"
    )
        port map (
      I0 => \dout[4]_i_4_n_0\,
      I1 => c1_reg,
      I2 => \dout[0]_i_3_n_0\,
      I3 => c0_reg_0,
      I4 => \^ade_reg_reg_0\,
      I5 => \dout[0]_i_4_n_0\,
      O => \dout[0]_i_2__0_n_0\
    );
\dout[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F10000"
    )
        port map (
      I0 => data_o(0),
      I1 => \^ade_reg_qq\,
      I2 => \^ade_reg\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => p_1_in,
      O => \dout[0]_i_3_n_0\
    );
\dout[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5501FF03"
    )
        port map (
      I0 => p_1_in,
      I1 => data_o(0),
      I2 => \^ade_reg_qq\,
      I3 => \^ade_reg\,
      I4 => \adin_reg_reg_n_0_[3]\,
      O => \dout[0]_i_4_n_0\
    );
\dout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"87B4FFFF87B40000"
    )
        port map (
      I0 => p_0_in,
      I1 => \cnt[4]_i_5_n_0\,
      I2 => \q_m_reg_reg_n_0_[1]\,
      I3 => \cnt[4]_i_3_n_0\,
      I4 => \^vde_reg\,
      I5 => \dout[1]_i_2__0_n_0\,
      O => \dout[1]_i_1_n_0\
    );
\dout[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFFE"
    )
        port map (
      I0 => \^ade_reg_qq\,
      I1 => data_o(0),
      I2 => \^ade_reg\,
      I3 => c0_reg_0,
      I4 => data_o(1),
      I5 => \dout[1]_i_3_n_0\,
      O => \dout[1]_i_2__0_n_0\
    );
\dout[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"623362001F001FFF"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => c1_reg,
      I2 => p_1_in,
      I3 => \^ade_reg\,
      I4 => \^ade_reg_qq_reg_0\,
      I5 => c0_reg_0,
      O => \dout[1]_i_3_n_0\
    );
\dout[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[2]\,
      I1 => \dout[9]_i_2_n_0\,
      I2 => \^vde_reg\,
      I3 => \dout[2]_i_2__1_n_0\,
      O => \dout[2]_i_1_n_0\
    );
\dout[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0064FFEB"
    )
        port map (
      I0 => \dout[6]_i_4_n_0\,
      I1 => \dout[6]_i_3__0_n_0\,
      I2 => c1_reg,
      I3 => \^ade_reg_reg_0\,
      I4 => c0_reg_0,
      I5 => data_o(1),
      O => \dout[2]_i_2__1_n_0\
    );
\dout[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[3]\,
      I1 => \dout[9]_i_2_n_0\,
      I2 => \^vde_reg\,
      I3 => \dout[3]_i_2_n_0\,
      O => \dout[3]_i_1_n_0\
    );
\dout[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00100070"
    )
        port map (
      I0 => c1_reg,
      I1 => \dout[6]_i_3__0_n_0\,
      I2 => \^ade_reg\,
      I3 => p_1_in,
      I4 => c0_reg_0,
      I5 => \dout[3]_i_3_n_0\,
      O => \dout[3]_i_2_n_0\
    );
\dout[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBABFBAAFAAAFAAB"
    )
        port map (
      I0 => data_o(1),
      I1 => \dout[6]_i_4_n_0\,
      I2 => \^ade_reg_reg_0\,
      I3 => c0_reg_0,
      I4 => c1_reg,
      I5 => \dout[6]_i_3__0_n_0\,
      O => \dout[3]_i_3_n_0\
    );
\dout[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44F4444"
    )
        port map (
      I0 => \dout[4]_i_2__0_n_0\,
      I1 => \dout[4]_i_3_n_0\,
      I2 => \q_m_reg_reg_n_0_[4]\,
      I3 => \dout[9]_i_2_n_0\,
      I4 => \^vde_reg\,
      O => \dout[4]_i_1_n_0\
    );
\dout[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBFBFFFB33333333"
    )
        port map (
      I0 => \^ade_reg_reg_0\,
      I1 => \dout[4]_i_4_n_0\,
      I2 => c1_reg,
      I3 => \dout[6]_i_3__0_n_0\,
      I4 => p_1_in,
      I5 => c0_reg_0,
      O => \dout[4]_i_2__0_n_0\
    );
\dout[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF190019FF"
    )
        port map (
      I0 => c1_reg,
      I1 => \adin_reg_reg_n_0_[3]\,
      I2 => p_1_in,
      I3 => \^ade_reg\,
      I4 => \^ade_reg_qq_reg_0\,
      I5 => c0_reg_0,
      O => \dout[4]_i_3_n_0\
    );
\dout[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => data_o(1),
      O => \dout[4]_i_4_n_0\
    );
\dout[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F44F4444"
    )
        port map (
      I0 => \dout[5]_i_2__0_n_0\,
      I1 => \dout[5]_i_3__0_n_0\,
      I2 => \q_m_reg_reg_n_0_[5]\,
      I3 => \dout[9]_i_2_n_0\,
      I4 => \^vde_reg\,
      O => \dout[5]_i_1_n_0\
    );
\dout[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A85955A4F9085555"
    )
        port map (
      I0 => c0_reg_0,
      I1 => \^ade_reg_qq_reg_0\,
      I2 => \^ade_reg\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => c1_reg,
      I5 => p_1_in,
      O => \dout[5]_i_2__0_n_0\
    );
\dout[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEFEFEFEFEE"
    )
        port map (
      I0 => \^vde_reg\,
      I1 => data_o(1),
      I2 => \^ade_reg\,
      I3 => data_o(0),
      I4 => \^ade_reg_qq\,
      I5 => c0_reg,
      O => vde_reg_reg_0
    );
\dout[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111111110"
    )
        port map (
      I0 => data_o(1),
      I1 => \^vde_reg\,
      I2 => c0_reg_0,
      I3 => \^ade_reg\,
      I4 => data_o(0),
      I5 => \^ade_reg_qq\,
      O => \dout[5]_i_3__0_n_0\
    );
\dout[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[6]\,
      I1 => \dout[9]_i_2_n_0\,
      I2 => \^vde_reg\,
      I3 => \dout[6]_i_2_n_0\,
      O => \dout[6]_i_1_n_0\
    );
\dout[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBEBABFBEBBBBBE"
    )
        port map (
      I0 => data_o(1),
      I1 => c0_reg_0,
      I2 => \^ade_reg_reg_0\,
      I3 => \dout[6]_i_3__0_n_0\,
      I4 => \dout[6]_i_4_n_0\,
      I5 => c1_reg,
      O => \dout[6]_i_2_n_0\
    );
\dout[6]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4445"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \^ade_reg\,
      I2 => \^ade_reg_qq\,
      I3 => data_o(0),
      O => \dout[6]_i_3__0_n_0\
    );
\dout[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4445"
    )
        port map (
      I0 => p_1_in,
      I1 => \^ade_reg\,
      I2 => \^ade_reg_qq\,
      I3 => data_o(0),
      O => \dout[6]_i_4_n_0\
    );
\dout[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9F9F9F90"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[7]\,
      I1 => \dout[9]_i_2_n_0\,
      I2 => \^vde_reg\,
      I3 => \dout[7]_i_2__1_n_0\,
      I4 => \dout[7]_i_3__0_n_0\,
      O => \dout[7]_i_1_n_0\
    );
\dout[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808A80854A4F4F4"
    )
        port map (
      I0 => c1_reg,
      I1 => \^ade_reg_qq_reg_0\,
      I2 => \^ade_reg\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => p_1_in,
      I5 => c0_reg_0,
      O => \dout[7]_i_2__1_n_0\
    );
\dout[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => c0_reg,
      I1 => \^ade_reg_qq\,
      I2 => data_o(0),
      I3 => \^ade_reg\,
      O => c0_reg_reg_1
    );
\dout[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F888888"
    )
        port map (
      I0 => c0_reg_0,
      I1 => \^ade_reg_reg_0\,
      I2 => p_1_in,
      I3 => c1_reg,
      I4 => \^ade_reg\,
      I5 => data_o(1),
      O => \dout[7]_i_3__0_n_0\
    );
\dout[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AE00AEAE"
    )
        port map (
      I0 => \^c0_reg_reg_0\,
      I1 => \^ade_reg\,
      I2 => \dout_reg[9]_1\,
      I3 => \dout_reg[8]_0\,
      I4 => \^vde_reg\,
      O => D(0)
    );
\dout[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA00AA03AA03AA03"
    )
        port map (
      I0 => p_0_in,
      I1 => \dout[8]_i_2__0_n_0\,
      I2 => data_o(1),
      I3 => \^vde_reg\,
      I4 => c0_reg_0,
      I5 => \^ade_reg_reg_0\,
      O => \dout[8]_i_1__1_n_0\
    );
\dout[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFCFCFFFFFFFD"
    )
        port map (
      I0 => c0_reg,
      I1 => \^vde_reg\,
      I2 => data_o(1),
      I3 => data_o(0),
      I4 => \^ade_reg_qq\,
      I5 => \^ade_reg\,
      O => \^c0_reg_reg_0\
    );
\dout[8]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E200E2EE2E0CEE"
    )
        port map (
      I0 => \^ade_reg_qq_reg_0\,
      I1 => \^ade_reg\,
      I2 => \adin_reg_reg_n_0_[3]\,
      I3 => c1_reg,
      I4 => c0_reg_0,
      I5 => p_1_in,
      O => \dout[8]_i_2__0_n_0\
    );
\dout[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^ade_reg\,
      I1 => data_o(0),
      I2 => \^ade_reg_qq\,
      O => \^ade_reg_reg_0\
    );
\dout[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7477"
    )
        port map (
      I0 => \dout[9]_i_2_n_0\,
      I1 => \^vde_reg\,
      I2 => data_o(1),
      I3 => \dout[9]_i_3_n_0\,
      O => \dout[9]_i_1_n_0\
    );
\dout[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555500005555FFC0"
    )
        port map (
      I0 => \dout_reg[9]_0\,
      I1 => \dout_reg[9]_1\,
      I2 => \^ade_reg\,
      I3 => \dout[9]_i_4_n_0\,
      I4 => \^vde_reg\,
      I5 => data_o(1),
      O => D(1)
    );
\dout[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => p_0_in,
      I1 => \cnt[4]_i_5_n_0\,
      I2 => \cnt[4]_i_3_n_0\,
      O => \dout[9]_i_2_n_0\
    );
\dout[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01F00DF0CDFC0130"
    )
        port map (
      I0 => \^ade_reg_qq_reg_0\,
      I1 => \^ade_reg\,
      I2 => c1_reg,
      I3 => c0_reg_0,
      I4 => p_1_in,
      I5 => \adin_reg_reg_n_0_[3]\,
      O => \dout[9]_i_3_n_0\
    );
\dout[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^ade_reg_qq\,
      I1 => data_o(0),
      I2 => \^ade_reg\,
      I3 => c0_reg,
      O => \dout[9]_i_4_n_0\
    );
\dout[9]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ade_reg_qq\,
      I1 => data_o(0),
      O => \^ade_reg_qq_reg_0\
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[0]_i_1_n_0\,
      Q => Q(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[1]_i_1_n_0\,
      Q => Q(1)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[2]_i_1_n_0\,
      Q => Q(2)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[3]_i_1_n_0\,
      Q => Q(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[4]_i_1_n_0\,
      Q => Q(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[5]_i_1_n_0\,
      Q => Q(5)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[6]_i_1_n_0\,
      Q => Q(6)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[7]_i_1_n_0\,
      Q => Q(7)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[8]_i_1__1_n_0\,
      Q => Q(8)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[9]_i_1_n_0\,
      Q => Q(9)
    );
\n0q_m[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996699996669996"
    )
        port map (
      I0 => \n1q_m[2]_i_2_n_0\,
      I1 => \n1q_m[2]_i_3_n_0\,
      I2 => \n0q_m[3]_i_3_n_0\,
      I3 => \n0q_m[3]_i_2_n_0\,
      I4 => \vdin_q_reg_n_0_[0]\,
      I5 => \n0q_m[3]_i_4_n_0\,
      O => n0q_m0(1)
    );
\n0q_m[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FBB2FBB2DFFF"
    )
        port map (
      I0 => \n0q_m[3]_i_4_n_0\,
      I1 => \vdin_q_reg_n_0_[0]\,
      I2 => \n0q_m[3]_i_2_n_0\,
      I3 => \n0q_m[3]_i_3_n_0\,
      I4 => \n1q_m[2]_i_3_n_0\,
      I5 => \n1q_m[2]_i_2_n_0\,
      O => n0q_m0(2)
    );
\n0q_m[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \n1q_m[2]_i_3_n_0\,
      I1 => \n1q_m[2]_i_2_n_0\,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => \n0q_m[3]_i_2_n_0\,
      I4 => \n0q_m[3]_i_3_n_0\,
      I5 => \n0q_m[3]_i_4_n_0\,
      O => n0q_m0(3)
    );
\n0q_m[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      I5 => \n0q_m[3]_i_5_n_0\,
      O => \n0q_m[3]_i_2_n_0\
    );
\n0q_m[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_3_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_2_n_0\,
      I4 => p_0_in_1,
      O => \n0q_m[3]_i_3_n_0\
    );
\n0q_m[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in5_in,
      I2 => p_0_in3_in,
      O => \n0q_m[3]_i_4_n_0\
    );
\n0q_m[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555566666A66"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => n1d(2),
      I2 => n1d(0),
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => n1d(1),
      I5 => n1d(3),
      O => \n0q_m[3]_i_5_n_0\
    );
\n0q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n0q_m0(1),
      Q => n0q_m(1),
      R => '0'
    );
\n0q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n0q_m0(2),
      Q => n0q_m(2),
      R => '0'
    );
\n0q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n0q_m0(3),
      Q => n0q_m(3),
      R => '0'
    );
\n1d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => data_o(6),
      I1 => data_o(13),
      I2 => \n1d[0]_i_2_n_0\,
      I3 => data_o(8),
      I4 => data_o(7),
      I5 => data_o(9),
      O => n1d0(0)
    );
\n1d[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data_o(12),
      I1 => data_o(10),
      I2 => data_o(11),
      O => \n1d[0]_i_2_n_0\
    );
\n1d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[1]_i_2_n_0\,
      I2 => \n1d[3]_i_3_n_0\,
      O => n1d0(1)
    );
\n1d[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => data_o(9),
      I1 => data_o(8),
      I2 => data_o(7),
      I3 => data_o(12),
      I4 => data_o(11),
      I5 => data_o(10),
      O => \n1d[1]_i_2_n_0\
    );
\n1d[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E7E7EE87EE8E8E8"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => \n1d[2]_i_2_n_0\,
      I3 => data_o(10),
      I4 => data_o(11),
      I5 => data_o(12),
      O => n1d0(2)
    );
\n1d[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(7),
      I1 => data_o(8),
      I2 => data_o(9),
      O => \n1d[2]_i_2_n_0\
    );
\n1d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880800000000000"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => data_o(9),
      I3 => data_o(8),
      I4 => data_o(7),
      I5 => \n1d[3]_i_4_n_0\,
      O => n1d0(3)
    );
\n1d[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => data_o(8),
      I1 => data_o(7),
      I2 => data_o(9),
      I3 => data_o(6),
      I4 => data_o(13),
      I5 => \n1d[0]_i_2_n_0\,
      O => \n1d[3]_i_2_n_0\
    );
\n1d[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => data_o(13),
      I1 => data_o(6),
      I2 => data_o(11),
      I3 => data_o(10),
      I4 => data_o(12),
      O => \n1d[3]_i_3_n_0\
    );
\n1d[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(10),
      I1 => data_o(11),
      I2 => data_o(12),
      O => \n1d[3]_i_4_n_0\
    );
\n1d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1d0(0),
      Q => n1d(0),
      R => '0'
    );
\n1d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1d0(1),
      Q => n1d(1),
      R => '0'
    );
\n1d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1d0(2),
      Q => n1d(2),
      R => '0'
    );
\n1d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1d0(3),
      Q => n1d(3),
      R => '0'
    );
\n1q_m[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \n1q_m[2]_i_3_n_0\,
      I1 => \n1q_m[2]_i_2_n_0\,
      I2 => \n1q_m[3]_i_3_n_0\,
      I3 => \n1q_m[3]_i_4_n_0\,
      O => n1q_m0(1)
    );
\n1q_m[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \n1q_m[3]_i_4_n_0\,
      I1 => \n1q_m[2]_i_2_n_0\,
      I2 => \n1q_m[2]_i_3_n_0\,
      I3 => \n1q_m[3]_i_3_n_0\,
      O => \n1q_m[2]_i_1_n_0\
    );
\n1q_m[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E1EE178878778"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_2_n_0\,
      I2 => q_m_2,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      I5 => p_0_in1_in,
      O => \n1q_m[2]_i_2_n_0\
    );
\n1q_m[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B42D4BD2"
    )
        port map (
      I0 => \q_m_reg[7]_i_2_n_0\,
      I1 => p_0_in3_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => \n1q_m[2]_i_3_n_0\
    );
\n1q_m[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \n1q_m[3]_i_2_n_0\,
      I1 => \n1q_m[3]_i_3_n_0\,
      I2 => \n1q_m[3]_i_4_n_0\,
      O => n1q_m0(3)
    );
\n1q_m[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228882222888228"
    )
        port map (
      I0 => \n1q_m[2]_i_2_n_0\,
      I1 => p_0_in5_in,
      I2 => p_0_in4_in,
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => p_0_in3_in,
      I5 => \q_m_reg[7]_i_2_n_0\,
      O => \n1q_m[3]_i_2_n_0\
    );
\n1q_m[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC3AAAAAAAA3CC3"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in0_in,
      I2 => \q_m_reg[7]_i_2_n_0\,
      I3 => \q_m_reg[7]_i_3_n_0\,
      I4 => p_0_in1_in,
      I5 => p_0_in_1,
      O => \n1q_m[3]_i_3_n_0\
    );
\n1q_m[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060690"
    )
        port map (
      I0 => p_0_in_1,
      I1 => p_0_in1_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => p_0_in5_in,
      O => \n1q_m[3]_i_4_n_0\
    );
\n1q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1q_m0(1),
      Q => n1q_m(1),
      R => '0'
    );
\n1q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[2]_i_1_n_0\,
      Q => n1q_m(2),
      R => '0'
    );
\n1q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => n1q_m0(3),
      Q => n1q_m(3),
      R => '0'
    );
\q_m_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA800570055FFAA"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => n1d(1),
      I3 => n1d(3),
      I4 => p_0_in5_in,
      I5 => \vdin_q_reg_n_0_[0]\,
      O => q_m_1
    );
\q_m_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in4_in,
      I2 => p_0_in5_in,
      O => q_m_2
    );
\q_m_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => \q_m_reg[7]_i_2_n_0\,
      O => q_m_3
    );
\q_m_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => q_m_4
    );
\q_m_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \q_m_reg[7]_i_2_n_0\,
      I1 => q_m_2,
      I2 => p_0_in2_in,
      I3 => p_0_in3_in,
      I4 => p_0_in1_in,
      O => \q_m_reg[5]_i_1_n_0\
    );
\q_m_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in3_in,
      I2 => p_0_in2_in,
      I3 => q_m_2,
      I4 => p_0_in0_in,
      O => q_m_6
    );
\q_m_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in_1,
      I1 => \q_m_reg[7]_i_2_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_3_n_0\,
      I4 => p_0_in0_in,
      O => q_m_7
    );
\q_m_reg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => n1d(3),
      I1 => n1d(1),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(0),
      I4 => n1d(2),
      O => \q_m_reg[7]_i_2_n_0\
    );
\q_m_reg[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      O => \q_m_reg[7]_i_3_n_0\
    );
\q_m_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005575"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(1),
      I4 => n1d(3),
      O => \q_m_reg[8]_i_1_n_0\
    );
\q_m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \vdin_q_reg_n_0_[0]\,
      Q => \q_m_reg_reg_n_0_[0]\,
      R => '0'
    );
\q_m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_1,
      Q => \q_m_reg_reg_n_0_[1]\,
      R => '0'
    );
\q_m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_2,
      Q => \q_m_reg_reg_n_0_[2]\,
      R => '0'
    );
\q_m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_3,
      Q => \q_m_reg_reg_n_0_[3]\,
      R => '0'
    );
\q_m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_4,
      Q => \q_m_reg_reg_n_0_[4]\,
      R => '0'
    );
\q_m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[5]_i_1_n_0\,
      Q => \q_m_reg_reg_n_0_[5]\,
      R => '0'
    );
\q_m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_6,
      Q => \q_m_reg_reg_n_0_[6]\,
      R => '0'
    );
\q_m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_7,
      Q => \q_m_reg_reg_n_0_[7]\,
      R => '0'
    );
\q_m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[8]_i_1_n_0\,
      Q => p_0_in,
      R => '0'
    );
vde_q_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(1),
      Q => vde_q,
      R => '0'
    );
vde_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => vde_q,
      Q => \^vde_reg\,
      R => '0'
    );
\vdin_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(6),
      Q => \vdin_q_reg_n_0_[0]\,
      R => '0'
    );
\vdin_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(7),
      Q => p_0_in5_in,
      R => '0'
    );
\vdin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(8),
      Q => p_0_in4_in,
      R => '0'
    );
\vdin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(9),
      Q => p_0_in3_in,
      R => '0'
    );
\vdin_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(10),
      Q => p_0_in2_in,
      R => '0'
    );
\vdin_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(11),
      Q => p_0_in1_in,
      R => '0'
    );
\vdin_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(12),
      Q => p_0_in0_in,
      R => '0'
    );
\vdin_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(13),
      Q => p_0_in_1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode__parameterized0\ is
  port (
    c0_reg : out STD_LOGIC;
    \q_m_reg_reg[8]_0\ : out STD_LOGIC;
    \q_m_reg_reg[8]_1\ : out STD_LOGIC;
    \adin_reg_reg[1]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    data_i : in STD_LOGIC_VECTOR ( 0 to 0 );
    pix_clk : in STD_LOGIC;
    vde_reg : in STD_LOGIC;
    data_o : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \dout_reg[4]_0\ : in STD_LOGIC;
    ade_reg : in STD_LOGIC;
    \dout_reg[0]_0\ : in STD_LOGIC;
    \dout_reg[3]_0\ : in STD_LOGIC;
    ade_reg_qq : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode__parameterized0\ : entity is "encode";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode__parameterized0\ is
  signal \adin_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal c0_q_reg_srl2_n_0 : STD_LOGIC;
  signal \^c0_reg\ : STD_LOGIC;
  signal cnt : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \cnt[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_6__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_7_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_10__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_11__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_12__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_13__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_14_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_15__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_16__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_17_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_18__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_6__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_7__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_8__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_9__0_n_0\ : STD_LOGIC;
  signal \dout[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[0]_i_2_n_0\ : STD_LOGIC;
  signal \dout[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[1]_i_2_n_0\ : STD_LOGIC;
  signal \dout[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[2]_i_2_n_0\ : STD_LOGIC;
  signal \dout[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[4]_i_2_n_0\ : STD_LOGIC;
  signal \dout[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[5]_i_2_n_0\ : STD_LOGIC;
  signal \dout[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[6]_i_3_n_0\ : STD_LOGIC;
  signal \dout[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[7]_i_2_n_0\ : STD_LOGIC;
  signal \n0q_m[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \n0q_m[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[3]\ : STD_LOGIC;
  signal n1d : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n1d[0]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[0]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[1]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[1]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[2]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[2]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_3_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_4_n_0\ : STD_LOGIC;
  signal \n1q_m[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_2__0_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal q_m_1 : STD_LOGIC;
  signal q_m_2 : STD_LOGIC;
  signal q_m_3 : STD_LOGIC;
  signal q_m_4 : STD_LOGIC;
  signal q_m_6 : STD_LOGIC;
  signal \q_m_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \q_m_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \^q_m_reg_reg[8]_0\ : STD_LOGIC;
  signal \^q_m_reg_reg[8]_1\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \vdin_q_reg_n_0_[0]\ : STD_LOGIC;
  attribute srl_name : string;
  attribute srl_name of c0_q_reg_srl2 : label is "\inst/vga_to_hdmi /\inst/encg/c0_q_reg_srl2 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt[1]_i_3__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \cnt[2]_i_2__1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \cnt[3]_i_6__1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \cnt[4]_i_12__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \cnt[4]_i_13__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \cnt[4]_i_14\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \cnt[4]_i_17\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \cnt[4]_i_18__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \cnt[4]_i_7__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \cnt[4]_i_8__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \cnt[4]_i_9__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \dout[9]_i_2__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_3__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_4__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \n1d[0]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \n1d[3]_i_3\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \n1q_m[1]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_3__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \n1q_m[3]_i_4__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \q_m_reg[3]_i_1__0\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \q_m_reg[4]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_2__0\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_3__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \q_m_reg[8]_i_1__0\ : label is "soft_lutpair20";
begin
  c0_reg <= \^c0_reg\;
  \q_m_reg_reg[8]_0\ <= \^q_m_reg_reg[8]_0\;
  \q_m_reg_reg[8]_1\ <= \^q_m_reg_reg[8]_1\;
\adin_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(2),
      Q => \adin_q_reg_n_0_[0]\,
      R => '0'
    );
\adin_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(3),
      Q => \adin_q_reg_n_0_[1]\,
      R => '0'
    );
\adin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(4),
      Q => \adin_q_reg_n_0_[2]\,
      R => '0'
    );
\adin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(5),
      Q => \adin_q_reg_n_0_[3]\,
      R => '0'
    );
\adin_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[0]\,
      Q => \adin_reg_reg_n_0_[0]\,
      R => '0'
    );
\adin_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[1]\,
      Q => \adin_reg_reg_n_0_[1]\,
      R => '0'
    );
\adin_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[2]\,
      Q => \adin_reg_reg_n_0_[2]\,
      R => '0'
    );
\adin_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[3]\,
      Q => \adin_reg_reg_n_0_[3]\,
      R => '0'
    );
c0_q_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => pix_clk,
      D => data_i(0),
      Q => c0_q_reg_srl2_n_0
    );
c0_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => c0_q_reg_srl2_n_0,
      Q => \^c0_reg\,
      R => '0'
    );
\cnt[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0280A280A28A028"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[1]_i_2__0_n_0\,
      I2 => cnt(1),
      I3 => \cnt[4]_i_3__0_n_0\,
      I4 => \cnt[4]_i_5__0_n_0\,
      I5 => \cnt[1]_i_3__0_n_0\,
      O => \cnt[1]_i_1__0_n_0\
    );
\cnt[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[1]\,
      I1 => \n0q_m_reg_n_0_[1]\,
      O => \cnt[1]_i_2__0_n_0\
    );
\cnt[1]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[1]\,
      I1 => \^q_m_reg_reg[8]_0\,
      I2 => \n1q_m_reg_n_0_[1]\,
      O => \cnt[1]_i_3__0_n_0\
    );
\cnt[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[2]_i_2__1_n_0\,
      I2 => \cnt[4]_i_3__0_n_0\,
      I3 => \cnt[2]_i_3_n_0\,
      O => \cnt[2]_i_1__0_n_0\
    );
\cnt[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA6996AA"
    )
        port map (
      I0 => \cnt[3]_i_6__1_n_0\,
      I1 => cnt(1),
      I2 => \^q_m_reg_reg[8]_0\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \n1q_m_reg_n_0_[1]\,
      O => \cnt[2]_i_2__1_n_0\
    );
\cnt[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6C9CC9C6636C39C9"
    )
        port map (
      I0 => \cnt[4]_i_5__0_n_0\,
      I1 => \cnt[3]_i_6__1_n_0\,
      I2 => cnt(1),
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \^q_m_reg_reg[8]_0\,
      I5 => \n1q_m_reg_n_0_[1]\,
      O => \cnt[2]_i_3_n_0\
    );
\cnt[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[3]_i_2__0_n_0\,
      I2 => \cnt[4]_i_3__0_n_0\,
      I3 => \cnt[3]_i_3__0_n_0\,
      I4 => \cnt[4]_i_5__0_n_0\,
      I5 => \cnt[3]_i_4__0_n_0\,
      O => \cnt[3]_i_1__0_n_0\
    );
\cnt[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A5995A965A66A56"
    )
        port map (
      I0 => \cnt[4]_i_8__0_n_0\,
      I1 => cnt(2),
      I2 => \n0q_m_reg_n_0_[2]\,
      I3 => \n1q_m_reg_n_0_[2]\,
      I4 => \^q_m_reg_reg[8]_0\,
      I5 => \cnt[4]_i_13__0_n_0\,
      O => \cnt[3]_i_2__0_n_0\
    );
\cnt[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \cnt[4]_i_12__0_n_0\,
      I1 => \cnt[3]_i_5__0_n_0\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      I5 => \cnt[4]_i_14_n_0\,
      O => \cnt[3]_i_3__0_n_0\
    );
\cnt[3]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"13013713ECFEC8EC"
    )
        port map (
      I0 => cnt(1),
      I1 => \cnt[3]_i_6__1_n_0\,
      I2 => \^q_m_reg_reg[8]_0\,
      I3 => \n1q_m_reg_n_0_[1]\,
      I4 => \n0q_m_reg_n_0_[1]\,
      I5 => \cnt[3]_i_7_n_0\,
      O => \cnt[3]_i_4__0_n_0\
    );
\cnt[3]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[2]\,
      I1 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[3]_i_5__0_n_0\
    );
\cnt[3]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[3]_i_6__1_n_0\
    );
\cnt[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696996966996"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[3]\,
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => cnt(3),
      I3 => cnt(2),
      I4 => \n1q_m_reg_n_0_[2]\,
      I5 => \n0q_m_reg_n_0_[2]\,
      O => \cnt[3]_i_7_n_0\
    );
\cnt[4]_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[3]\,
      I1 => \n1q_m_reg_n_0_[3]\,
      I2 => \n1q_m_reg_n_0_[1]\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \n1q_m_reg_n_0_[2]\,
      I5 => \n0q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_10__0_n_0\
    );
\cnt[4]_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F04FB4FB0FB04B0"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[2]\,
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => cnt(3),
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => \n1q_m_reg_n_0_[3]\,
      I5 => cnt(4),
      O => \cnt[4]_i_11__0_n_0\
    );
\cnt[4]_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"52157A57"
    )
        port map (
      I0 => \cnt[3]_i_6__1_n_0\,
      I1 => \n1q_m_reg_n_0_[1]\,
      I2 => \^q_m_reg_reg[8]_0\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => cnt(1),
      O => \cnt[4]_i_12__0_n_0\
    );
\cnt[4]_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => cnt(3),
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => \n1q_m_reg_n_0_[3]\,
      O => \cnt[4]_i_13__0_n_0\
    );
\cnt[4]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6F660F6"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[2]\,
      I1 => \n1q_m_reg_n_0_[2]\,
      I2 => cnt(2),
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \^q_m_reg_reg[8]_0\,
      O => \cnt[4]_i_14_n_0\
    );
\cnt[4]_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2FFFFF2222FF2F"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[3]\,
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => \n0q_m_reg_n_0_[1]\,
      I3 => \n1q_m_reg_n_0_[1]\,
      I4 => \n0q_m_reg_n_0_[2]\,
      I5 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_15__0_n_0\
    );
\cnt[4]_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FDD0FDFFFFD0FD"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[1]\,
      I1 => \n0q_m_reg_n_0_[1]\,
      I2 => \n0q_m_reg_n_0_[2]\,
      I3 => \n1q_m_reg_n_0_[2]\,
      I4 => \n0q_m_reg_n_0_[3]\,
      I5 => \n1q_m_reg_n_0_[3]\,
      O => \cnt[4]_i_16__0_n_0\
    );
\cnt[4]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBB220"
    )
        port map (
      I0 => cnt(1),
      I1 => \n1q_m_reg_n_0_[1]\,
      I2 => \^q_m_reg_reg[8]_0\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \cnt[3]_i_6__1_n_0\,
      O => \cnt[4]_i_17_n_0\
    );
\cnt[4]_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[2]\,
      I1 => \n1q_m_reg_n_0_[2]\,
      I2 => cnt(2),
      O => \cnt[4]_i_18__0_n_0\
    );
\cnt[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[4]_i_2__0_n_0\,
      I2 => \cnt[4]_i_3__0_n_0\,
      I3 => \cnt[4]_i_4__0_n_0\,
      I4 => \cnt[4]_i_5__0_n_0\,
      I5 => \cnt[4]_i_6__0_n_0\,
      O => \cnt[4]_i_1__0_n_0\
    );
\cnt[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555596699669AAAA"
    )
        port map (
      I0 => \cnt[4]_i_7__0_n_0\,
      I1 => \n1q_m_reg_n_0_[3]\,
      I2 => \n0q_m_reg_n_0_[3]\,
      I3 => cnt(3),
      I4 => \cnt[4]_i_8__0_n_0\,
      I5 => \cnt[4]_i_9__0_n_0\,
      O => \cnt[4]_i_2__0_n_0\
    );
\cnt[4]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
        port map (
      I0 => \cnt[4]_i_10__0_n_0\,
      I1 => cnt(2),
      I2 => cnt(4),
      I3 => cnt(1),
      I4 => cnt(3),
      O => \cnt[4]_i_3__0_n_0\
    );
\cnt[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95995955A9AA9A99"
    )
        port map (
      I0 => \cnt[4]_i_11__0_n_0\,
      I1 => \cnt[4]_i_12__0_n_0\,
      I2 => \n1q_m_reg_n_0_[2]\,
      I3 => \n0q_m_reg_n_0_[2]\,
      I4 => \cnt[4]_i_13__0_n_0\,
      I5 => \cnt[4]_i_14_n_0\,
      O => \cnt[4]_i_4__0_n_0\
    );
\cnt[4]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47C477F7"
    )
        port map (
      I0 => \cnt[4]_i_15__0_n_0\,
      I1 => cnt(4),
      I2 => \n0q_m_reg_n_0_[3]\,
      I3 => \n1q_m_reg_n_0_[3]\,
      I4 => \cnt[4]_i_16__0_n_0\,
      O => \cnt[4]_i_5__0_n_0\
    );
\cnt[4]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E18187171E7E78E"
    )
        port map (
      I0 => \cnt[4]_i_17_n_0\,
      I1 => \cnt[4]_i_18__0_n_0\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      I5 => cnt(4),
      O => \cnt[4]_i_6__0_n_0\
    );
\cnt[4]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5965A96A"
    )
        port map (
      I0 => cnt(4),
      I1 => \^q_m_reg_reg[8]_0\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      O => \cnt[4]_i_7__0_n_0\
    );
\cnt[4]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEBF0820"
    )
        port map (
      I0 => cnt(1),
      I1 => \^q_m_reg_reg[8]_0\,
      I2 => \n0q_m_reg_n_0_[1]\,
      I3 => \n1q_m_reg_n_0_[1]\,
      I4 => \cnt[3]_i_6__1_n_0\,
      O => \cnt[4]_i_8__0_n_0\
    );
\cnt[4]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B28E"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      I3 => \^q_m_reg_reg[8]_0\,
      O => \cnt[4]_i_9__0_n_0\
    );
\cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[1]_i_1__0_n_0\,
      Q => cnt(1)
    );
\cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[2]_i_1__0_n_0\,
      Q => cnt(2)
    );
\cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[3]_i_1__0_n_0\,
      Q => cnt(3)
    );
\cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \cnt[4]_i_1__0_n_0\,
      Q => cnt(4)
    );
\dout[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => \dout[0]_i_2_n_0\,
      I1 => vde_reg,
      I2 => \q_m_reg_reg_n_0_[0]\,
      I3 => \^q_m_reg_reg[8]_1\,
      O => \dout[0]_i_1__0_n_0\
    );
\dout[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFAAABEAAAAAAAA"
    )
        port map (
      I0 => \dout_reg[0]_0\,
      I1 => \adin_reg_reg_n_0_[2]\,
      I2 => \adin_reg_reg_n_0_[0]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => \adin_reg_reg_n_0_[3]\,
      I5 => ade_reg,
      O => \dout[0]_i_2_n_0\
    );
\dout[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => \dout[1]_i_2_n_0\,
      I1 => vde_reg,
      I2 => \q_m_reg_reg_n_0_[1]\,
      I3 => \^q_m_reg_reg[8]_1\,
      O => \dout[1]_i_1__0_n_0\
    );
\dout[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAABEAABAAAEEAA"
    )
        port map (
      I0 => \dout_reg[0]_0\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[2]\,
      I3 => ade_reg,
      I4 => \adin_reg_reg_n_0_[3]\,
      I5 => \adin_reg_reg_n_0_[1]\,
      O => \dout[1]_i_2_n_0\
    );
\dout[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F1111"
    )
        port map (
      I0 => \dout[2]_i_2_n_0\,
      I1 => data_o(1),
      I2 => \q_m_reg_reg_n_0_[2]\,
      I3 => \^q_m_reg_reg[8]_1\,
      I4 => vde_reg,
      O => \dout[2]_i_1__0_n_0\
    );
\dout[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"98B4FFFF98B40000"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \adin_reg_reg_n_0_[2]\,
      I2 => \adin_reg_reg_n_0_[0]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => ade_reg,
      I5 => \dout[6]_i_3_n_0\,
      O => \dout[2]_i_2_n_0\
    );
\dout[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F1111"
    )
        port map (
      I0 => \dout[3]_i_2__0_n_0\,
      I1 => data_o(1),
      I2 => \q_m_reg_reg_n_0_[3]\,
      I3 => \^q_m_reg_reg[8]_1\,
      I4 => vde_reg,
      O => \dout[3]_i_1__0_n_0\
    );
\dout[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DFD7D775"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[3]\,
      I2 => \adin_reg_reg_n_0_[2]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => \adin_reg_reg_n_0_[0]\,
      I5 => \dout_reg[3]_0\,
      O => \dout[3]_i_2__0_n_0\
    );
\dout[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => \dout[4]_i_2_n_0\,
      I1 => vde_reg,
      I2 => \q_m_reg_reg_n_0_[4]\,
      I3 => \^q_m_reg_reg[8]_1\,
      O => \dout[4]_i_1__0_n_0\
    );
\dout[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEFAAAABEABAAAA"
    )
        port map (
      I0 => \dout_reg[4]_0\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => ade_reg,
      I5 => \adin_reg_reg_n_0_[2]\,
      O => \dout[4]_i_2_n_0\
    );
\dout[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A22A"
    )
        port map (
      I0 => \dout[5]_i_2_n_0\,
      I1 => vde_reg,
      I2 => \q_m_reg_reg_n_0_[5]\,
      I3 => \^q_m_reg_reg[8]_1\,
      O => \dout[5]_i_1__0_n_0\
    );
\dout[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF288222A0"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[3]\,
      I2 => \adin_reg_reg_n_0_[0]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => \adin_reg_reg_n_0_[2]\,
      I5 => \dout_reg[0]_0\,
      O => \dout[5]_i_2_n_0\
    );
\dout[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F1111"
    )
        port map (
      I0 => \dout[6]_i_2__0_n_0\,
      I1 => data_o(1),
      I2 => \q_m_reg_reg_n_0_[6]\,
      I3 => \^q_m_reg_reg[8]_1\,
      I4 => vde_reg,
      O => \dout[6]_i_1__0_n_0\
    );
\dout[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4669FFFF46690000"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \adin_reg_reg_n_0_[2]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[0]\,
      I4 => ade_reg,
      I5 => \dout[6]_i_3_n_0\,
      O => \dout[6]_i_2__0_n_0\
    );
\dout[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^c0_reg\,
      I1 => data_o(0),
      I2 => ade_reg_qq,
      O => \dout[6]_i_3_n_0\
    );
\dout[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F1111"
    )
        port map (
      I0 => \dout[7]_i_2_n_0\,
      I1 => data_o(1),
      I2 => \q_m_reg_reg_n_0_[7]\,
      I3 => \^q_m_reg_reg[8]_1\,
      I4 => vde_reg,
      O => \dout[7]_i_1__0_n_0\
    );
\dout[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1445040455555555"
    )
        port map (
      I0 => \dout_reg[3]_0\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => \adin_reg_reg_n_0_[2]\,
      I5 => ade_reg,
      O => \dout[7]_i_2_n_0\
    );
\dout[9]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \cnt[4]_i_5__0_n_0\,
      I1 => \cnt[4]_i_3__0_n_0\,
      I2 => \^q_m_reg_reg[8]_0\,
      O => \^q_m_reg_reg[8]_1\
    );
\dout[9]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D09F"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[1]\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[3]\,
      I3 => \adin_reg_reg_n_0_[2]\,
      O => \adin_reg_reg[1]_0\
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[0]_i_1__0_n_0\,
      Q => Q(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[1]_i_1__0_n_0\,
      Q => Q(1)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[2]_i_1__0_n_0\,
      Q => Q(2)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[3]_i_1__0_n_0\,
      Q => Q(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[4]_i_1__0_n_0\,
      Q => Q(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[5]_i_1__0_n_0\,
      Q => Q(5)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[6]_i_1__0_n_0\,
      Q => Q(6)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => \dout[7]_i_1__0_n_0\,
      Q => Q(7)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => D(0),
      Q => Q(8)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => AR(0),
      D => D(1),
      Q => Q(9)
    );
\n0q_m[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996699996669996"
    )
        port map (
      I0 => \n1q_m[2]_i_2__0_n_0\,
      I1 => \n1q_m[2]_i_3__0_n_0\,
      I2 => \n0q_m[3]_i_3__0_n_0\,
      I3 => \n0q_m[3]_i_2__0_n_0\,
      I4 => \vdin_q_reg_n_0_[0]\,
      I5 => \n0q_m[3]_i_4__0_n_0\,
      O => \n0q_m[1]_i_1__0_n_0\
    );
\n0q_m[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FBB2FBB2DFFF"
    )
        port map (
      I0 => \n0q_m[3]_i_4__0_n_0\,
      I1 => \vdin_q_reg_n_0_[0]\,
      I2 => \n0q_m[3]_i_2__0_n_0\,
      I3 => \n0q_m[3]_i_3__0_n_0\,
      I4 => \n1q_m[2]_i_3__0_n_0\,
      I5 => \n1q_m[2]_i_2__0_n_0\,
      O => \n0q_m[2]_i_1__0_n_0\
    );
\n0q_m[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \n1q_m[2]_i_3__0_n_0\,
      I1 => \n1q_m[2]_i_2__0_n_0\,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => \n0q_m[3]_i_2__0_n_0\,
      I4 => \n0q_m[3]_i_3__0_n_0\,
      I5 => \n0q_m[3]_i_4__0_n_0\,
      O => \n0q_m[3]_i_1__0_n_0\
    );
\n0q_m[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      I5 => \n0q_m[3]_i_5__0_n_0\,
      O => \n0q_m[3]_i_2__0_n_0\
    );
\n0q_m[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_3__0_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_2__0_n_0\,
      I4 => p_0_in,
      O => \n0q_m[3]_i_3__0_n_0\
    );
\n0q_m[3]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in5_in,
      I2 => p_0_in3_in,
      O => \n0q_m[3]_i_4__0_n_0\
    );
\n0q_m[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555566666A66"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => n1d(2),
      I2 => n1d(0),
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => n1d(1),
      I5 => n1d(3),
      O => \n0q_m[3]_i_5__0_n_0\
    );
\n0q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[1]_i_1__0_n_0\,
      Q => \n0q_m_reg_n_0_[1]\,
      R => '0'
    );
\n0q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[2]_i_1__0_n_0\,
      Q => \n0q_m_reg_n_0_[2]\,
      R => '0'
    );
\n0q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[3]_i_1__0_n_0\,
      Q => \n0q_m_reg_n_0_[3]\,
      R => '0'
    );
\n1d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => data_o(6),
      I1 => data_o(13),
      I2 => \n1d[0]_i_2_n_0\,
      I3 => data_o(8),
      I4 => data_o(7),
      I5 => data_o(9),
      O => \n1d[0]_i_1_n_0\
    );
\n1d[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data_o(12),
      I1 => data_o(10),
      I2 => data_o(11),
      O => \n1d[0]_i_2_n_0\
    );
\n1d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[1]_i_2_n_0\,
      I2 => \n1d[3]_i_3_n_0\,
      O => \n1d[1]_i_1_n_0\
    );
\n1d[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => data_o(9),
      I1 => data_o(8),
      I2 => data_o(7),
      I3 => data_o(12),
      I4 => data_o(11),
      I5 => data_o(10),
      O => \n1d[1]_i_2_n_0\
    );
\n1d[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E7E7EE87EE8E8E8"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => \n1d[2]_i_2_n_0\,
      I3 => data_o(10),
      I4 => data_o(11),
      I5 => data_o(12),
      O => \n1d[2]_i_1_n_0\
    );
\n1d[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(7),
      I1 => data_o(8),
      I2 => data_o(9),
      O => \n1d[2]_i_2_n_0\
    );
\n1d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880800000000000"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => data_o(9),
      I3 => data_o(8),
      I4 => data_o(7),
      I5 => \n1d[3]_i_4_n_0\,
      O => \n1d[3]_i_1_n_0\
    );
\n1d[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => data_o(8),
      I1 => data_o(7),
      I2 => data_o(9),
      I3 => data_o(6),
      I4 => data_o(13),
      I5 => \n1d[0]_i_2_n_0\,
      O => \n1d[3]_i_2_n_0\
    );
\n1d[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => data_o(13),
      I1 => data_o(6),
      I2 => data_o(11),
      I3 => data_o(10),
      I4 => data_o(12),
      O => \n1d[3]_i_3_n_0\
    );
\n1d[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(10),
      I1 => data_o(11),
      I2 => data_o(12),
      O => \n1d[3]_i_4_n_0\
    );
\n1d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[0]_i_1_n_0\,
      Q => n1d(0),
      R => '0'
    );
\n1d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[1]_i_1_n_0\,
      Q => n1d(1),
      R => '0'
    );
\n1d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[2]_i_1_n_0\,
      Q => n1d(2),
      R => '0'
    );
\n1d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[3]_i_1_n_0\,
      Q => n1d(3),
      R => '0'
    );
\n1q_m[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \n1q_m[2]_i_3__0_n_0\,
      I1 => \n1q_m[2]_i_2__0_n_0\,
      I2 => \n1q_m[3]_i_3__0_n_0\,
      I3 => \n1q_m[3]_i_4__0_n_0\,
      O => \n1q_m[1]_i_1__0_n_0\
    );
\n1q_m[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \n1q_m[3]_i_4__0_n_0\,
      I1 => \n1q_m[2]_i_2__0_n_0\,
      I2 => \n1q_m[2]_i_3__0_n_0\,
      I3 => \n1q_m[3]_i_3__0_n_0\,
      O => \n1q_m[2]_i_1__0_n_0\
    );
\n1q_m[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E1EE178878778"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_2__0_n_0\,
      I2 => q_m_2,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      I5 => p_0_in1_in,
      O => \n1q_m[2]_i_2__0_n_0\
    );
\n1q_m[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B42D4BD2"
    )
        port map (
      I0 => \q_m_reg[7]_i_2__0_n_0\,
      I1 => p_0_in3_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => \n1q_m[2]_i_3__0_n_0\
    );
\n1q_m[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \n1q_m[3]_i_2__0_n_0\,
      I1 => \n1q_m[3]_i_3__0_n_0\,
      I2 => \n1q_m[3]_i_4__0_n_0\,
      O => \n1q_m[3]_i_1__0_n_0\
    );
\n1q_m[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228882222888228"
    )
        port map (
      I0 => \n1q_m[2]_i_2__0_n_0\,
      I1 => p_0_in5_in,
      I2 => p_0_in4_in,
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => p_0_in3_in,
      I5 => \q_m_reg[7]_i_2__0_n_0\,
      O => \n1q_m[3]_i_2__0_n_0\
    );
\n1q_m[3]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC3AAAAAAAA3CC3"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in0_in,
      I2 => \q_m_reg[7]_i_2__0_n_0\,
      I3 => \q_m_reg[7]_i_3__0_n_0\,
      I4 => p_0_in1_in,
      I5 => p_0_in,
      O => \n1q_m[3]_i_3__0_n_0\
    );
\n1q_m[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060690"
    )
        port map (
      I0 => p_0_in,
      I1 => p_0_in1_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => p_0_in5_in,
      O => \n1q_m[3]_i_4__0_n_0\
    );
\n1q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[1]_i_1__0_n_0\,
      Q => \n1q_m_reg_n_0_[1]\,
      R => '0'
    );
\n1q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[2]_i_1__0_n_0\,
      Q => \n1q_m_reg_n_0_[2]\,
      R => '0'
    );
\n1q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[3]_i_1__0_n_0\,
      Q => \n1q_m_reg_n_0_[3]\,
      R => '0'
    );
\q_m_reg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA800570055FFAA"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => n1d(1),
      I3 => n1d(3),
      I4 => p_0_in5_in,
      I5 => \vdin_q_reg_n_0_[0]\,
      O => q_m_1
    );
\q_m_reg[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in4_in,
      I2 => p_0_in5_in,
      O => q_m_2
    );
\q_m_reg[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => \q_m_reg[7]_i_2__0_n_0\,
      O => q_m_3
    );
\q_m_reg[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => q_m_4
    );
\q_m_reg[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \q_m_reg[7]_i_2__0_n_0\,
      I1 => q_m_2,
      I2 => p_0_in2_in,
      I3 => p_0_in3_in,
      I4 => p_0_in1_in,
      O => \q_m_reg[5]_i_1__0_n_0\
    );
\q_m_reg[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in3_in,
      I2 => p_0_in2_in,
      I3 => q_m_2,
      I4 => p_0_in0_in,
      O => q_m_6
    );
\q_m_reg[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in,
      I1 => \q_m_reg[7]_i_2__0_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_3__0_n_0\,
      I4 => p_0_in0_in,
      O => \q_m_reg[7]_i_1__0_n_0\
    );
\q_m_reg[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => n1d(3),
      I1 => n1d(1),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(0),
      I4 => n1d(2),
      O => \q_m_reg[7]_i_2__0_n_0\
    );
\q_m_reg[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      O => \q_m_reg[7]_i_3__0_n_0\
    );
\q_m_reg[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005575"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(1),
      I4 => n1d(3),
      O => \q_m_reg[8]_i_1__0_n_0\
    );
\q_m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \vdin_q_reg_n_0_[0]\,
      Q => \q_m_reg_reg_n_0_[0]\,
      R => '0'
    );
\q_m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_1,
      Q => \q_m_reg_reg_n_0_[1]\,
      R => '0'
    );
\q_m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_2,
      Q => \q_m_reg_reg_n_0_[2]\,
      R => '0'
    );
\q_m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_3,
      Q => \q_m_reg_reg_n_0_[3]\,
      R => '0'
    );
\q_m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_4,
      Q => \q_m_reg_reg_n_0_[4]\,
      R => '0'
    );
\q_m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[5]_i_1__0_n_0\,
      Q => \q_m_reg_reg_n_0_[5]\,
      R => '0'
    );
\q_m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_6,
      Q => \q_m_reg_reg_n_0_[6]\,
      R => '0'
    );
\q_m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[7]_i_1__0_n_0\,
      Q => \q_m_reg_reg_n_0_[7]\,
      R => '0'
    );
\q_m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[8]_i_1__0_n_0\,
      Q => \^q_m_reg_reg[8]_0\,
      R => '0'
    );
\vdin_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(6),
      Q => \vdin_q_reg_n_0_[0]\,
      R => '0'
    );
\vdin_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(7),
      Q => p_0_in5_in,
      R => '0'
    );
\vdin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(8),
      Q => p_0_in4_in,
      R => '0'
    );
\vdin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(9),
      Q => p_0_in3_in,
      R => '0'
    );
\vdin_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(10),
      Q => p_0_in2_in,
      R => '0'
    );
\vdin_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(11),
      Q => p_0_in1_in,
      R => '0'
    );
\vdin_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(12),
      Q => p_0_in0_in,
      R => '0'
    );
\vdin_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(13),
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode__parameterized1\ is
  port (
    AR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 9 downto 0 );
    pix_clk : in STD_LOGIC;
    ade_reg : in STD_LOGIC;
    data_o : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \dout_reg[0]_0\ : in STD_LOGIC;
    vde_reg : in STD_LOGIC;
    \dout_reg[5]_0\ : in STD_LOGIC;
    rst : in STD_LOGIC;
    pix_clk_locked : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode__parameterized1\ : entity is "encode";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode__parameterized1\ is
  signal \^ar\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \adin_q_reg_n_0_[0]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[1]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[2]\ : STD_LOGIC;
  signal \adin_q_reg_n_0_[3]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \adin_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal cnt : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \cnt[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_7__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_10__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_11__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_12__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_13__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_14__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_15__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_16__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_17__0_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_18_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_6__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_7__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_8__1_n_0\ : STD_LOGIC;
  signal \cnt[4]_i_9__1_n_0\ : STD_LOGIC;
  signal \dout[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \dout[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \dout[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \dout[9]_i_3__1_n_0\ : STD_LOGIC;
  signal \n0q_m[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \n0q_m[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \n0q_m[3]_i_5__1_n_0\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \n0q_m_reg_n_0_[3]\ : STD_LOGIC;
  signal n1d : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \n1d[0]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[0]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[1]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[1]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[2]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[2]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_1_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_2_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_3_n_0\ : STD_LOGIC;
  signal \n1d[3]_i_4_n_0\ : STD_LOGIC;
  signal \n1q_m[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \n1q_m[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_2__1_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_3__1_n_0\ : STD_LOGIC;
  signal \n1q_m[3]_i_4__1_n_0\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[1]\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[2]\ : STD_LOGIC;
  signal \n1q_m_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in1_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in4_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal q_m_1 : STD_LOGIC;
  signal q_m_2 : STD_LOGIC;
  signal q_m_3 : STD_LOGIC;
  signal q_m_4 : STD_LOGIC;
  signal q_m_6 : STD_LOGIC;
  signal \q_m_reg[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \q_m_reg[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \q_m_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \q_m_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \vdin_q_reg_n_0_[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cnt[1]_i_2__1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \cnt[2]_i_3__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \cnt[3]_i_6__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \cnt[4]_i_13__1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \cnt[4]_i_14__0\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \cnt[4]_i_16__1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \cnt[4]_i_17__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \cnt[4]_i_18\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \cnt[4]_i_7__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \cnt[4]_i_8__1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \cnt[4]_i_9__1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \dout[2]_i_2__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \dout[3]_i_2__1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \dout[4]_i_2__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \dout[6]_i_2__1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \dout[7]_i_2__0\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \dout[9]_i_2__1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \dout[9]_i_3__1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_3__1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \n0q_m[3]_i_4__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \n1d[0]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \n1d[3]_i_3\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \n1q_m[1]_i_1__1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_1__1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \n1q_m[2]_i_3__1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \n1q_m[3]_i_4__1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \q_m_reg[3]_i_1__1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \q_m_reg[4]_i_1__1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_1__1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_2__1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \q_m_reg[7]_i_3__1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \q_m_reg[8]_i_1__1\ : label is "soft_lutpair33";
begin
  AR(0) <= \^ar\(0);
\adin_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(1),
      Q => \adin_q_reg_n_0_[0]\,
      R => '0'
    );
\adin_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(2),
      Q => \adin_q_reg_n_0_[1]\,
      R => '0'
    );
\adin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(3),
      Q => \adin_q_reg_n_0_[2]\,
      R => '0'
    );
\adin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(4),
      Q => \adin_q_reg_n_0_[3]\,
      R => '0'
    );
\adin_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[0]\,
      Q => \adin_reg_reg_n_0_[0]\,
      R => '0'
    );
\adin_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[1]\,
      Q => \adin_reg_reg_n_0_[1]\,
      R => '0'
    );
\adin_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[2]\,
      Q => \adin_reg_reg_n_0_[2]\,
      R => '0'
    );
\adin_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \adin_q_reg_n_0_[3]\,
      Q => \adin_reg_reg_n_0_[3]\,
      R => '0'
    );
\cnt[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A8228A0A08228"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[4]_i_3__1_n_0\,
      I2 => cnt(1),
      I3 => \cnt[1]_i_2__1_n_0\,
      I4 => \cnt[4]_i_5__1_n_0\,
      I5 => \cnt[1]_i_3__1_n_0\,
      O => \cnt[1]_i_1__1_n_0\
    );
\cnt[1]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[1]\,
      I1 => \q_m_reg_reg_n_0_[8]\,
      I2 => \n1q_m_reg_n_0_[1]\,
      O => \cnt[1]_i_2__1_n_0\
    );
\cnt[1]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[1]\,
      I1 => \n0q_m_reg_n_0_[1]\,
      O => \cnt[1]_i_3__1_n_0\
    );
\cnt[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[2]_i_2__0_n_0\,
      I2 => \cnt[4]_i_5__1_n_0\,
      I3 => \cnt[2]_i_3__0_n_0\,
      O => \cnt[2]_i_1__1_n_0\
    );
\cnt[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"936336399C93C636"
    )
        port map (
      I0 => \cnt[4]_i_3__1_n_0\,
      I1 => \cnt[3]_i_6__0_n_0\,
      I2 => cnt(1),
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \q_m_reg_reg_n_0_[8]\,
      I5 => \n1q_m_reg_n_0_[1]\,
      O => \cnt[2]_i_2__0_n_0\
    );
\cnt[2]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"56955965"
    )
        port map (
      I0 => \cnt[3]_i_6__0_n_0\,
      I1 => \q_m_reg_reg_n_0_[8]\,
      I2 => \n1q_m_reg_n_0_[1]\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => cnt(1),
      O => \cnt[2]_i_3__0_n_0\
    );
\cnt[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[3]_i_2__1_n_0\,
      I2 => \cnt[4]_i_3__1_n_0\,
      I3 => \cnt[3]_i_3__1_n_0\,
      I4 => \cnt[4]_i_5__1_n_0\,
      I5 => \cnt[3]_i_4__1_n_0\,
      O => \cnt[3]_i_1__1_n_0\
    );
\cnt[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \cnt[4]_i_7__1_n_0\,
      I1 => \cnt[3]_i_5__1_n_0\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      I5 => \cnt[4]_i_8__1_n_0\,
      O => \cnt[3]_i_2__1_n_0\
    );
\cnt[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"71F700108E08FFEF"
    )
        port map (
      I0 => cnt(1),
      I1 => \q_m_reg_reg_n_0_[8]\,
      I2 => \n1q_m_reg_n_0_[1]\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \cnt[3]_i_6__0_n_0\,
      I5 => \cnt[3]_i_7__0_n_0\,
      O => \cnt[3]_i_3__1_n_0\
    );
\cnt[3]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"65A66A569A5995A9"
    )
        port map (
      I0 => \cnt[4]_i_17__0_n_0\,
      I1 => cnt(2),
      I2 => \n0q_m_reg_n_0_[2]\,
      I3 => \n1q_m_reg_n_0_[2]\,
      I4 => \q_m_reg_reg_n_0_[8]\,
      I5 => \cnt[4]_i_9__1_n_0\,
      O => \cnt[3]_i_4__1_n_0\
    );
\cnt[3]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[2]\,
      I1 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[3]_i_5__1_n_0\
    );
\cnt[3]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[3]_i_6__0_n_0\
    );
\cnt[3]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969966996699696"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[3]\,
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => cnt(3),
      I3 => \n1q_m_reg_n_0_[2]\,
      I4 => \n0q_m_reg_n_0_[2]\,
      I5 => cnt(2),
      O => \cnt[3]_i_7__0_n_0\
    );
\cnt[4]_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0FB04B04F04FB4F"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[2]\,
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => cnt(3),
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => \n1q_m_reg_n_0_[3]\,
      I5 => cnt(4),
      O => \cnt[4]_i_10__1_n_0\
    );
\cnt[4]_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2FFFFF2222FF2F"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[3]\,
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => \n0q_m_reg_n_0_[1]\,
      I3 => \n1q_m_reg_n_0_[1]\,
      I4 => \n0q_m_reg_n_0_[2]\,
      I5 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_11__1_n_0\
    );
\cnt[4]_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFD00F0FFFFDDFD"
    )
        port map (
      I0 => \n1q_m_reg_n_0_[1]\,
      I1 => \n0q_m_reg_n_0_[1]\,
      I2 => \n0q_m_reg_n_0_[3]\,
      I3 => \n1q_m_reg_n_0_[3]\,
      I4 => \n0q_m_reg_n_0_[2]\,
      I5 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_12__1_n_0\
    );
\cnt[4]_i_13__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B220FFFB"
    )
        port map (
      I0 => cnt(1),
      I1 => \n1q_m_reg_n_0_[1]\,
      I2 => \q_m_reg_reg_n_0_[8]\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \cnt[3]_i_6__0_n_0\,
      O => \cnt[4]_i_13__1_n_0\
    );
\cnt[4]_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_14__0_n_0\
    );
\cnt[4]_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \n0q_m_reg_n_0_[3]\,
      I1 => \n1q_m_reg_n_0_[3]\,
      I2 => \n1q_m_reg_n_0_[1]\,
      I3 => \n0q_m_reg_n_0_[1]\,
      I4 => \n1q_m_reg_n_0_[2]\,
      I5 => \n0q_m_reg_n_0_[2]\,
      O => \cnt[4]_i_15__1_n_0\
    );
\cnt[4]_i_16__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5965A96A"
    )
        port map (
      I0 => cnt(4),
      I1 => \q_m_reg_reg_n_0_[8]\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      O => \cnt[4]_i_16__1_n_0\
    );
\cnt[4]_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7FF0024"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[8]\,
      I1 => \n1q_m_reg_n_0_[1]\,
      I2 => \n0q_m_reg_n_0_[1]\,
      I3 => cnt(1),
      I4 => \cnt[3]_i_6__0_n_0\,
      O => \cnt[4]_i_17__0_n_0\
    );
\cnt[4]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B28E"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      I3 => \q_m_reg_reg_n_0_[8]\,
      O => \cnt[4]_i_18_n_0\
    );
\cnt[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => vde_reg,
      I1 => \cnt[4]_i_2__1_n_0\,
      I2 => \cnt[4]_i_3__1_n_0\,
      I3 => \cnt[4]_i_4__1_n_0\,
      I4 => \cnt[4]_i_5__1_n_0\,
      I5 => \cnt[4]_i_6__1_n_0\,
      O => \cnt[4]_i_1__1_n_0\
    );
\cnt[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B2BB22BD4D44DD4"
    )
        port map (
      I0 => \cnt[4]_i_7__1_n_0\,
      I1 => \cnt[4]_i_8__1_n_0\,
      I2 => \cnt[4]_i_9__1_n_0\,
      I3 => \n0q_m_reg_n_0_[2]\,
      I4 => \n1q_m_reg_n_0_[2]\,
      I5 => \cnt[4]_i_10__1_n_0\,
      O => \cnt[4]_i_2__1_n_0\
    );
\cnt[4]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47C477F7"
    )
        port map (
      I0 => \cnt[4]_i_11__1_n_0\,
      I1 => cnt(4),
      I2 => \n0q_m_reg_n_0_[3]\,
      I3 => \n1q_m_reg_n_0_[3]\,
      I4 => \cnt[4]_i_12__1_n_0\,
      O => \cnt[4]_i_3__1_n_0\
    );
\cnt[4]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8E18187171E7E78E"
    )
        port map (
      I0 => \cnt[4]_i_13__1_n_0\,
      I1 => \cnt[4]_i_14__0_n_0\,
      I2 => \n1q_m_reg_n_0_[3]\,
      I3 => \n0q_m_reg_n_0_[3]\,
      I4 => cnt(3),
      I5 => cnt(4),
      O => \cnt[4]_i_4__1_n_0\
    );
\cnt[4]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \cnt[4]_i_15__1_n_0\,
      I1 => cnt(2),
      I2 => cnt(4),
      I3 => cnt(1),
      I4 => cnt(3),
      O => \cnt[4]_i_5__1_n_0\
    );
\cnt[4]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"96695555AAAA9669"
    )
        port map (
      I0 => \cnt[4]_i_16__1_n_0\,
      I1 => \n1q_m_reg_n_0_[3]\,
      I2 => \n0q_m_reg_n_0_[3]\,
      I3 => cnt(3),
      I4 => \cnt[4]_i_17__0_n_0\,
      I5 => \cnt[4]_i_18_n_0\,
      O => \cnt[4]_i_6__1_n_0\
    );
\cnt[4]_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7D595918"
    )
        port map (
      I0 => \cnt[3]_i_6__0_n_0\,
      I1 => \n0q_m_reg_n_0_[1]\,
      I2 => \q_m_reg_reg_n_0_[8]\,
      I3 => \n1q_m_reg_n_0_[1]\,
      I4 => cnt(1),
      O => \cnt[4]_i_7__1_n_0\
    );
\cnt[4]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"41D74141"
    )
        port map (
      I0 => cnt(2),
      I1 => \n0q_m_reg_n_0_[2]\,
      I2 => \n1q_m_reg_n_0_[2]\,
      I3 => \q_m_reg_reg_n_0_[8]\,
      I4 => \n0q_m_reg_n_0_[1]\,
      O => \cnt[4]_i_8__1_n_0\
    );
\cnt[4]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => cnt(3),
      I1 => \n0q_m_reg_n_0_[3]\,
      I2 => \n1q_m_reg_n_0_[3]\,
      O => \cnt[4]_i_9__1_n_0\
    );
\cnt_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \cnt[1]_i_1__1_n_0\,
      Q => cnt(1)
    );
\cnt_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \cnt[2]_i_1__1_n_0\,
      Q => cnt(2)
    );
\cnt_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \cnt[3]_i_1__1_n_0\,
      Q => cnt(3)
    );
\cnt_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \cnt[4]_i_1__1_n_0\,
      Q => cnt(4)
    );
\dout[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FF01010101"
    )
        port map (
      I0 => \dout[0]_i_2__1_n_0\,
      I1 => data_o(0),
      I2 => \dout_reg[0]_0\,
      I3 => \q_m_reg_reg_n_0_[0]\,
      I4 => \dout[9]_i_2__1_n_0\,
      I5 => vde_reg,
      O => \dout[0]_i_1__1_n_0\
    );
\dout[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A2A208A"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[3]\,
      I2 => \adin_reg_reg_n_0_[2]\,
      I3 => \adin_reg_reg_n_0_[0]\,
      I4 => \adin_reg_reg_n_0_[1]\,
      O => \dout[0]_i_2__1_n_0\
    );
\dout[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F2222"
    )
        port map (
      I0 => \dout[1]_i_2__1_n_0\,
      I1 => data_o(0),
      I2 => \q_m_reg_reg_n_0_[1]\,
      I3 => \dout[9]_i_2__1_n_0\,
      I4 => vde_reg,
      O => \dout[1]_i_1__1_n_0\
    );
\dout[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BC58FFFFBC580000"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \adin_reg_reg_n_0_[2]\,
      I2 => \adin_reg_reg_n_0_[0]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => ade_reg,
      I5 => \dout_reg[5]_0\,
      O => \dout[1]_i_2__1_n_0\
    );
\dout[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FFFEFEFEFE"
    )
        port map (
      I0 => data_o(0),
      I1 => \dout_reg[0]_0\,
      I2 => \dout[2]_i_2__0_n_0\,
      I3 => \dout[9]_i_2__1_n_0\,
      I4 => \q_m_reg_reg_n_0_[2]\,
      I5 => vde_reg,
      O => \dout[2]_i_1__1_n_0\
    );
\dout[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"674B0000"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \adin_reg_reg_n_0_[2]\,
      I2 => \adin_reg_reg_n_0_[0]\,
      I3 => \adin_reg_reg_n_0_[1]\,
      I4 => ade_reg,
      O => \dout[2]_i_2__0_n_0\
    );
\dout[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00FDDDD"
    )
        port map (
      I0 => \dout[3]_i_2__1_n_0\,
      I1 => data_o(0),
      I2 => \dout[9]_i_2__1_n_0\,
      I3 => \q_m_reg_reg_n_0_[3]\,
      I4 => vde_reg,
      O => \dout[3]_i_1__1_n_0\
    );
\dout[3]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81EFFFF"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[0]\,
      I1 => \adin_reg_reg_n_0_[1]\,
      I2 => \adin_reg_reg_n_0_[2]\,
      I3 => \adin_reg_reg_n_0_[3]\,
      I4 => ade_reg,
      O => \dout[3]_i_2__1_n_0\
    );
\dout[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F1111"
    )
        port map (
      I0 => \dout[4]_i_2__1_n_0\,
      I1 => data_o(0),
      I2 => \q_m_reg_reg_n_0_[4]\,
      I3 => \dout[9]_i_2__1_n_0\,
      I4 => vde_reg,
      O => \dout[4]_i_1__1_n_0\
    );
\dout[4]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A28220A8"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[2]\,
      I4 => \adin_reg_reg_n_0_[3]\,
      O => \dout[4]_i_2__1_n_0\
    );
\dout[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F2222"
    )
        port map (
      I0 => \dout[5]_i_2__1_n_0\,
      I1 => data_o(0),
      I2 => \q_m_reg_reg_n_0_[5]\,
      I3 => \dout[9]_i_2__1_n_0\,
      I4 => vde_reg,
      O => \dout[5]_i_1__1_n_0\
    );
\dout[5]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"695CFFFF695C0000"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[3]\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[2]\,
      I4 => ade_reg,
      I5 => \dout_reg[5]_0\,
      O => \dout[5]_i_2__1_n_0\
    );
\dout[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FFFEFEFEFE"
    )
        port map (
      I0 => data_o(0),
      I1 => \dout_reg[0]_0\,
      I2 => \dout[6]_i_2__1_n_0\,
      I3 => \dout[9]_i_2__1_n_0\,
      I4 => \q_m_reg_reg_n_0_[6]\,
      I5 => vde_reg,
      O => \dout[6]_i_1__1_n_0\
    );
\dout[6]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A88202A8"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => \adin_reg_reg_n_0_[1]\,
      I3 => \adin_reg_reg_n_0_[2]\,
      I4 => \adin_reg_reg_n_0_[3]\,
      O => \dout[6]_i_2__1_n_0\
    );
\dout[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00FDDDD"
    )
        port map (
      I0 => \dout[7]_i_2__0_n_0\,
      I1 => data_o(0),
      I2 => \dout[9]_i_2__1_n_0\,
      I3 => \q_m_reg_reg_n_0_[7]\,
      I4 => vde_reg,
      O => \dout[7]_i_1__1_n_0\
    );
\dout[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75D5FF75"
    )
        port map (
      I0 => ade_reg,
      I1 => \adin_reg_reg_n_0_[3]\,
      I2 => \adin_reg_reg_n_0_[2]\,
      I3 => \adin_reg_reg_n_0_[0]\,
      I4 => \adin_reg_reg_n_0_[1]\,
      O => \dout[7]_i_2__0_n_0\
    );
\dout[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0A3"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[8]\,
      I1 => \dout[9]_i_3__1_n_0\,
      I2 => vde_reg,
      I3 => data_o(0),
      O => \dout[8]_i_1__0_n_0\
    );
\dout[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FF55FC"
    )
        port map (
      I0 => \dout[9]_i_2__1_n_0\,
      I1 => \dout[9]_i_3__1_n_0\,
      I2 => data_o(0),
      I3 => vde_reg,
      I4 => \dout_reg[0]_0\,
      O => \dout[9]_i_1__1_n_0\
    );
\dout[9]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \q_m_reg_reg_n_0_[8]\,
      I1 => \cnt[4]_i_5__1_n_0\,
      I2 => \cnt[4]_i_3__1_n_0\,
      O => \dout[9]_i_2__1_n_0\
    );
\dout[9]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D09000F0"
    )
        port map (
      I0 => \adin_reg_reg_n_0_[1]\,
      I1 => \adin_reg_reg_n_0_[0]\,
      I2 => ade_reg,
      I3 => \adin_reg_reg_n_0_[2]\,
      I4 => \adin_reg_reg_n_0_[3]\,
      O => \dout[9]_i_3__1_n_0\
    );
\dout_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[0]_i_1__1_n_0\,
      Q => Q(0)
    );
\dout_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[1]_i_1__1_n_0\,
      Q => Q(1)
    );
\dout_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[2]_i_1__1_n_0\,
      Q => Q(2)
    );
\dout_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[3]_i_1__1_n_0\,
      Q => Q(3)
    );
\dout_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[4]_i_1__1_n_0\,
      Q => Q(4)
    );
\dout_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[5]_i_1__1_n_0\,
      Q => Q(5)
    );
\dout_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[6]_i_1__1_n_0\,
      Q => Q(6)
    );
\dout_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[7]_i_1__1_n_0\,
      Q => Q(7)
    );
\dout_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[8]_i_1__0_n_0\,
      Q => Q(8)
    );
\dout_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => pix_clk,
      CE => '1',
      CLR => \^ar\(0),
      D => \dout[9]_i_1__1_n_0\,
      Q => Q(9)
    );
\n0q_m[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9996699996669996"
    )
        port map (
      I0 => \n1q_m[2]_i_2__1_n_0\,
      I1 => \n1q_m[2]_i_3__1_n_0\,
      I2 => \n0q_m[3]_i_3__1_n_0\,
      I3 => \n0q_m[3]_i_2__1_n_0\,
      I4 => \vdin_q_reg_n_0_[0]\,
      I5 => \n0q_m[3]_i_4__1_n_0\,
      O => \n0q_m[1]_i_1__1_n_0\
    );
\n0q_m[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FBB2FBB2DFFF"
    )
        port map (
      I0 => \n0q_m[3]_i_4__1_n_0\,
      I1 => \vdin_q_reg_n_0_[0]\,
      I2 => \n0q_m[3]_i_2__1_n_0\,
      I3 => \n0q_m[3]_i_3__1_n_0\,
      I4 => \n1q_m[2]_i_3__1_n_0\,
      I5 => \n1q_m[2]_i_2__1_n_0\,
      O => \n0q_m[2]_i_1__1_n_0\
    );
\n0q_m[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \n1q_m[2]_i_3__1_n_0\,
      I1 => \n1q_m[2]_i_2__1_n_0\,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => \n0q_m[3]_i_2__1_n_0\,
      I4 => \n0q_m[3]_i_3__1_n_0\,
      I5 => \n0q_m[3]_i_4__1_n_0\,
      O => \n0q_m[3]_i_1__1_n_0\
    );
\n0q_m[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      I5 => \n0q_m[3]_i_5__1_n_0\,
      O => \n0q_m[3]_i_2__1_n_0\
    );
\n0q_m[3]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_3__1_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_2__1_n_0\,
      I4 => p_0_in,
      O => \n0q_m[3]_i_3__1_n_0\
    );
\n0q_m[3]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in5_in,
      I2 => p_0_in3_in,
      O => \n0q_m[3]_i_4__1_n_0\
    );
\n0q_m[3]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555566666A66"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => n1d(2),
      I2 => n1d(0),
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => n1d(1),
      I5 => n1d(3),
      O => \n0q_m[3]_i_5__1_n_0\
    );
\n0q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[1]_i_1__1_n_0\,
      Q => \n0q_m_reg_n_0_[1]\,
      R => '0'
    );
\n0q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[2]_i_1__1_n_0\,
      Q => \n0q_m_reg_n_0_[2]\,
      R => '0'
    );
\n0q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n0q_m[3]_i_1__1_n_0\,
      Q => \n0q_m_reg_n_0_[3]\,
      R => '0'
    );
\n1d[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => data_o(5),
      I1 => data_o(12),
      I2 => \n1d[0]_i_2_n_0\,
      I3 => data_o(7),
      I4 => data_o(6),
      I5 => data_o(8),
      O => \n1d[0]_i_1_n_0\
    );
\n1d[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => data_o(11),
      I1 => data_o(9),
      I2 => data_o(10),
      O => \n1d[0]_i_2_n_0\
    );
\n1d[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[1]_i_2_n_0\,
      I2 => \n1d[3]_i_3_n_0\,
      O => \n1d[1]_i_1_n_0\
    );
\n1d[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"171717E817E8E8E8"
    )
        port map (
      I0 => data_o(8),
      I1 => data_o(7),
      I2 => data_o(6),
      I3 => data_o(11),
      I4 => data_o(10),
      I5 => data_o(9),
      O => \n1d[1]_i_2_n_0\
    );
\n1d[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7E7E7EE87EE8E8E8"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => \n1d[2]_i_2_n_0\,
      I3 => data_o(9),
      I4 => data_o(10),
      I5 => data_o(11),
      O => \n1d[2]_i_1_n_0\
    );
\n1d[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(6),
      I1 => data_o(7),
      I2 => data_o(8),
      O => \n1d[2]_i_2_n_0\
    );
\n1d[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880800000000000"
    )
        port map (
      I0 => \n1d[3]_i_2_n_0\,
      I1 => \n1d[3]_i_3_n_0\,
      I2 => data_o(8),
      I3 => data_o(7),
      I4 => data_o(6),
      I5 => \n1d[3]_i_4_n_0\,
      O => \n1d[3]_i_1_n_0\
    );
\n1d[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9600009600969600"
    )
        port map (
      I0 => data_o(7),
      I1 => data_o(6),
      I2 => data_o(8),
      I3 => data_o(5),
      I4 => data_o(12),
      I5 => \n1d[0]_i_2_n_0\,
      O => \n1d[3]_i_2_n_0\
    );
\n1d[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E88E8EE8"
    )
        port map (
      I0 => data_o(12),
      I1 => data_o(5),
      I2 => data_o(10),
      I3 => data_o(9),
      I4 => data_o(11),
      O => \n1d[3]_i_3_n_0\
    );
\n1d[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => data_o(9),
      I1 => data_o(10),
      I2 => data_o(11),
      O => \n1d[3]_i_4_n_0\
    );
\n1d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[0]_i_1_n_0\,
      Q => n1d(0),
      R => '0'
    );
\n1d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[1]_i_1_n_0\,
      Q => n1d(1),
      R => '0'
    );
\n1d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[2]_i_1_n_0\,
      Q => n1d(2),
      R => '0'
    );
\n1d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1d[3]_i_1_n_0\,
      Q => n1d(3),
      R => '0'
    );
\n1q_m[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \n1q_m[2]_i_3__1_n_0\,
      I1 => \n1q_m[2]_i_2__1_n_0\,
      I2 => \n1q_m[3]_i_3__1_n_0\,
      I3 => \n1q_m[3]_i_4__1_n_0\,
      O => \n1q_m[1]_i_1__1_n_0\
    );
\n1q_m[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7EE8"
    )
        port map (
      I0 => \n1q_m[3]_i_4__1_n_0\,
      I1 => \n1q_m[2]_i_2__1_n_0\,
      I2 => \n1q_m[2]_i_3__1_n_0\,
      I3 => \n1q_m[3]_i_3__1_n_0\,
      O => \n1q_m[2]_i_1__1_n_0\
    );
\n1q_m[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E11E1EE178878778"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => \q_m_reg[7]_i_2__1_n_0\,
      I2 => q_m_2,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      I5 => p_0_in1_in,
      O => \n1q_m[2]_i_2__1_n_0\
    );
\n1q_m[2]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B42D4BD2"
    )
        port map (
      I0 => \q_m_reg[7]_i_2__1_n_0\,
      I1 => p_0_in3_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => \n1q_m[2]_i_3__1_n_0\
    );
\n1q_m[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \n1q_m[3]_i_2__1_n_0\,
      I1 => \n1q_m[3]_i_3__1_n_0\,
      I2 => \n1q_m[3]_i_4__1_n_0\,
      O => \n1q_m[3]_i_1__1_n_0\
    );
\n1q_m[3]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8228882222888228"
    )
        port map (
      I0 => \n1q_m[2]_i_2__1_n_0\,
      I1 => p_0_in5_in,
      I2 => p_0_in4_in,
      I3 => \vdin_q_reg_n_0_[0]\,
      I4 => p_0_in3_in,
      I5 => \q_m_reg[7]_i_2__1_n_0\,
      O => \n1q_m[3]_i_2__1_n_0\
    );
\n1q_m[3]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3CC3AAAAAAAA3CC3"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in0_in,
      I2 => \q_m_reg[7]_i_2__1_n_0\,
      I3 => \q_m_reg[7]_i_3__1_n_0\,
      I4 => p_0_in1_in,
      I5 => p_0_in,
      O => \n1q_m[3]_i_3__1_n_0\
    );
\n1q_m[3]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90060690"
    )
        port map (
      I0 => p_0_in,
      I1 => p_0_in1_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => p_0_in5_in,
      O => \n1q_m[3]_i_4__1_n_0\
    );
\n1q_m_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[1]_i_1__1_n_0\,
      Q => \n1q_m_reg_n_0_[1]\,
      R => '0'
    );
\n1q_m_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[2]_i_1__1_n_0\,
      Q => \n1q_m_reg_n_0_[2]\,
      R => '0'
    );
\n1q_m_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \n1q_m[3]_i_1__1_n_0\,
      Q => \n1q_m_reg_n_0_[3]\,
      R => '0'
    );
oserdes_m_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rst,
      I1 => pix_clk_locked,
      O => \^ar\(0)
    );
\q_m_reg[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA800570055FFAA"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => n1d(1),
      I3 => n1d(3),
      I4 => p_0_in5_in,
      I5 => \vdin_q_reg_n_0_[0]\,
      O => q_m_1
    );
\q_m_reg[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \vdin_q_reg_n_0_[0]\,
      I1 => p_0_in4_in,
      I2 => p_0_in5_in,
      O => q_m_2
    );
\q_m_reg[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in3_in,
      I4 => \q_m_reg[7]_i_2__1_n_0\,
      O => q_m_3
    );
\q_m_reg[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in3_in,
      I1 => p_0_in2_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in4_in,
      I4 => p_0_in5_in,
      O => q_m_4
    );
\q_m_reg[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \q_m_reg[7]_i_2__1_n_0\,
      I1 => q_m_2,
      I2 => p_0_in2_in,
      I3 => p_0_in3_in,
      I4 => p_0_in1_in,
      O => \q_m_reg[5]_i_1__1_n_0\
    );
\q_m_reg[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => p_0_in3_in,
      I2 => p_0_in2_in,
      I3 => q_m_2,
      I4 => p_0_in0_in,
      O => q_m_6
    );
\q_m_reg[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in,
      I1 => \q_m_reg[7]_i_2__1_n_0\,
      I2 => p_0_in1_in,
      I3 => \q_m_reg[7]_i_3__1_n_0\,
      I4 => p_0_in0_in,
      O => \q_m_reg[7]_i_1__1_n_0\
    );
\q_m_reg[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFAAAA"
    )
        port map (
      I0 => n1d(3),
      I1 => n1d(1),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(0),
      I4 => n1d(2),
      O => \q_m_reg[7]_i_2__1_n_0\
    );
\q_m_reg[7]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => p_0_in5_in,
      I1 => p_0_in4_in,
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => p_0_in2_in,
      I4 => p_0_in3_in,
      O => \q_m_reg[7]_i_3__1_n_0\
    );
\q_m_reg[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005575"
    )
        port map (
      I0 => n1d(2),
      I1 => n1d(0),
      I2 => \vdin_q_reg_n_0_[0]\,
      I3 => n1d(1),
      I4 => n1d(3),
      O => \q_m_reg[8]_i_1__1_n_0\
    );
\q_m_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \vdin_q_reg_n_0_[0]\,
      Q => \q_m_reg_reg_n_0_[0]\,
      R => '0'
    );
\q_m_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_1,
      Q => \q_m_reg_reg_n_0_[1]\,
      R => '0'
    );
\q_m_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_2,
      Q => \q_m_reg_reg_n_0_[2]\,
      R => '0'
    );
\q_m_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_3,
      Q => \q_m_reg_reg_n_0_[3]\,
      R => '0'
    );
\q_m_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_4,
      Q => \q_m_reg_reg_n_0_[4]\,
      R => '0'
    );
\q_m_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[5]_i_1__1_n_0\,
      Q => \q_m_reg_reg_n_0_[5]\,
      R => '0'
    );
\q_m_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => q_m_6,
      Q => \q_m_reg_reg_n_0_[6]\,
      R => '0'
    );
\q_m_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[7]_i_1__1_n_0\,
      Q => \q_m_reg_reg_n_0_[7]\,
      R => '0'
    );
\q_m_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => \q_m_reg[8]_i_1__1_n_0\,
      Q => \q_m_reg_reg_n_0_[8]\,
      R => '0'
    );
\vdin_q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(5),
      Q => \vdin_q_reg_n_0_[0]\,
      R => '0'
    );
\vdin_q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(6),
      Q => p_0_in5_in,
      R => '0'
    );
\vdin_q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(7),
      Q => p_0_in4_in,
      R => '0'
    );
\vdin_q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(8),
      Q => p_0_in3_in,
      R => '0'
    );
\vdin_q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(9),
      Q => p_0_in2_in,
      R => '0'
    );
\vdin_q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(10),
      Q => p_0_in1_in,
      R => '0'
    );
\vdin_q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(11),
      Q => p_0_in0_in,
      R => '0'
    );
\vdin_q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => pix_clk,
      CE => '1',
      D => data_o(12),
      Q => p_0_in,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1 is
  port (
    iob_data_out : out STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    pix_clk : in STD_LOGIC;
    datain : in STD_LOGIC_VECTOR ( 9 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1 is
  signal slave_shift_out1 : STD_LOGIC;
  signal slave_shift_out2 : STD_LOGIC;
  signal NLW_oserdes_m_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TQ_UNCONNECTED : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of oserdes_m : label is "PRIMITIVE";
  attribute box_type of oserdes_s : label is "PRIMITIVE";
begin
oserdes_m: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => datain(0),
      D2 => datain(1),
      D3 => datain(2),
      D4 => datain(3),
      D5 => datain(4),
      D6 => datain(5),
      D7 => datain(6),
      D8 => datain(7),
      OCE => '1',
      OFB => NLW_oserdes_m_OFB_UNCONNECTED,
      OQ => iob_data_out,
      RST => AR(0),
      SHIFTIN1 => slave_shift_out1,
      SHIFTIN2 => slave_shift_out2,
      SHIFTOUT1 => NLW_oserdes_m_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_oserdes_m_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_m_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_m_TFB_UNCONNECTED,
      TQ => NLW_oserdes_m_TQ_UNCONNECTED
    );
oserdes_s: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => '0',
      D2 => '0',
      D3 => datain(8),
      D4 => datain(9),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_oserdes_s_OFB_UNCONNECTED,
      OQ => NLW_oserdes_s_OQ_UNCONNECTED,
      RST => AR(0),
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => slave_shift_out1,
      SHIFTOUT2 => slave_shift_out2,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_s_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_s_TFB_UNCONNECTED,
      TQ => NLW_oserdes_s_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_0 is
  port (
    iob_data_out : out STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    pix_clk : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_0 : entity is "serdes_10_to_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_0 is
  signal slave_shift_out1 : STD_LOGIC;
  signal slave_shift_out2 : STD_LOGIC;
  signal NLW_oserdes_m_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TQ_UNCONNECTED : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of oserdes_m : label is "PRIMITIVE";
  attribute box_type of oserdes_s : label is "PRIMITIVE";
begin
oserdes_m: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => '0',
      D2 => '0',
      D3 => '0',
      D4 => '0',
      D5 => '0',
      D6 => '1',
      D7 => '1',
      D8 => '1',
      OCE => '1',
      OFB => NLW_oserdes_m_OFB_UNCONNECTED,
      OQ => iob_data_out,
      RST => AR(0),
      SHIFTIN1 => slave_shift_out1,
      SHIFTIN2 => slave_shift_out2,
      SHIFTOUT1 => NLW_oserdes_m_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_oserdes_m_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_m_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_m_TFB_UNCONNECTED,
      TQ => NLW_oserdes_m_TQ_UNCONNECTED
    );
oserdes_s: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => '0',
      D2 => '0',
      D3 => '1',
      D4 => '1',
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_oserdes_s_OFB_UNCONNECTED,
      OQ => NLW_oserdes_s_OQ_UNCONNECTED,
      RST => AR(0),
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => slave_shift_out1,
      SHIFTOUT2 => slave_shift_out2,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_s_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_s_TFB_UNCONNECTED,
      TQ => NLW_oserdes_s_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_1 is
  port (
    iob_data_out : out STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    pix_clk : in STD_LOGIC;
    datain : in STD_LOGIC_VECTOR ( 9 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_1 : entity is "serdes_10_to_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_1 is
  signal slave_shift_out1 : STD_LOGIC;
  signal slave_shift_out2 : STD_LOGIC;
  signal NLW_oserdes_m_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TQ_UNCONNECTED : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of oserdes_m : label is "PRIMITIVE";
  attribute box_type of oserdes_s : label is "PRIMITIVE";
begin
oserdes_m: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => datain(0),
      D2 => datain(1),
      D3 => datain(2),
      D4 => datain(3),
      D5 => datain(4),
      D6 => datain(5),
      D7 => datain(6),
      D8 => datain(7),
      OCE => '1',
      OFB => NLW_oserdes_m_OFB_UNCONNECTED,
      OQ => iob_data_out,
      RST => AR(0),
      SHIFTIN1 => slave_shift_out1,
      SHIFTIN2 => slave_shift_out2,
      SHIFTOUT1 => NLW_oserdes_m_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_oserdes_m_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_m_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_m_TFB_UNCONNECTED,
      TQ => NLW_oserdes_m_TQ_UNCONNECTED
    );
oserdes_s: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => '0',
      D2 => '0',
      D3 => datain(8),
      D4 => datain(9),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_oserdes_s_OFB_UNCONNECTED,
      OQ => NLW_oserdes_s_OQ_UNCONNECTED,
      RST => AR(0),
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => slave_shift_out1,
      SHIFTOUT2 => slave_shift_out2,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_s_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_s_TFB_UNCONNECTED,
      TQ => NLW_oserdes_s_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_2 is
  port (
    iob_data_out : out STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    pix_clk : in STD_LOGIC;
    datain : in STD_LOGIC_VECTOR ( 9 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_2 : entity is "serdes_10_to_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_2 is
  signal slave_shift_out1 : STD_LOGIC;
  signal slave_shift_out2 : STD_LOGIC;
  signal NLW_oserdes_m_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT1_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_SHIFTOUT2_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_m_TQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_OQ_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TBYTEOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TFB_UNCONNECTED : STD_LOGIC;
  signal NLW_oserdes_s_TQ_UNCONNECTED : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of oserdes_m : label is "PRIMITIVE";
  attribute box_type of oserdes_s : label is "PRIMITIVE";
begin
oserdes_m: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "MASTER",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => datain(0),
      D2 => datain(1),
      D3 => datain(2),
      D4 => datain(3),
      D5 => datain(4),
      D6 => datain(5),
      D7 => datain(6),
      D8 => datain(7),
      OCE => '1',
      OFB => NLW_oserdes_m_OFB_UNCONNECTED,
      OQ => iob_data_out,
      RST => AR(0),
      SHIFTIN1 => slave_shift_out1,
      SHIFTIN2 => slave_shift_out2,
      SHIFTOUT1 => NLW_oserdes_m_SHIFTOUT1_UNCONNECTED,
      SHIFTOUT2 => NLW_oserdes_m_SHIFTOUT2_UNCONNECTED,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_m_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_m_TFB_UNCONNECTED,
      TQ => NLW_oserdes_m_TQ_UNCONNECTED
    );
oserdes_s: unisim.vcomponents.OSERDESE2
    generic map(
      DATA_RATE_OQ => "DDR",
      DATA_RATE_TQ => "SDR",
      DATA_WIDTH => 10,
      INIT_OQ => '0',
      INIT_TQ => '0',
      IS_CLKDIV_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      IS_D3_INVERTED => '0',
      IS_D4_INVERTED => '0',
      IS_D5_INVERTED => '0',
      IS_D6_INVERTED => '0',
      IS_D7_INVERTED => '0',
      IS_D8_INVERTED => '0',
      IS_T1_INVERTED => '0',
      IS_T2_INVERTED => '0',
      IS_T3_INVERTED => '0',
      IS_T4_INVERTED => '0',
      SERDES_MODE => "SLAVE",
      SRVAL_OQ => '0',
      SRVAL_TQ => '0',
      TBYTE_CTL => "FALSE",
      TBYTE_SRC => "FALSE",
      TRISTATE_WIDTH => 1
    )
        port map (
      CLK => pix_clkx5,
      CLKDIV => pix_clk,
      D1 => '0',
      D2 => '0',
      D3 => datain(8),
      D4 => datain(9),
      D5 => '0',
      D6 => '0',
      D7 => '0',
      D8 => '0',
      OCE => '1',
      OFB => NLW_oserdes_s_OFB_UNCONNECTED,
      OQ => NLW_oserdes_s_OQ_UNCONNECTED,
      RST => AR(0),
      SHIFTIN1 => '0',
      SHIFTIN2 => '0',
      SHIFTOUT1 => slave_shift_out1,
      SHIFTOUT2 => slave_shift_out2,
      T1 => '0',
      T2 => '0',
      T3 => '0',
      T4 => '0',
      TBYTEIN => '0',
      TBYTEOUT => NLW_oserdes_s_TBYTEOUT_UNCONNECTED,
      TCE => '0',
      TFB => NLW_oserdes_s_TFB_UNCONNECTED,
      TQ => NLW_oserdes_s_TQ_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srldelay is
  port (
    data_o : out STD_LOGIC_VECTOR ( 37 downto 0 );
    pix_clk : in STD_LOGIC;
    data_i : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srldelay;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srldelay is
  attribute box_type : string;
  attribute box_type of \srl[0].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \srl[0].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name : string;
  attribute srl_name of \srl[0].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[0].srl16_i ";
  attribute box_type of \srl[10].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[10].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[10].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[10].srl16_i ";
  attribute box_type of \srl[11].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[11].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[11].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[11].srl16_i ";
  attribute box_type of \srl[14].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[14].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[14].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[14].srl16_i ";
  attribute box_type of \srl[15].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[15].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[15].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[15].srl16_i ";
  attribute box_type of \srl[16].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[16].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[16].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[16].srl16_i ";
  attribute box_type of \srl[17].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[17].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[17].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[17].srl16_i ";
  attribute box_type of \srl[18].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[18].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[18].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[18].srl16_i ";
  attribute box_type of \srl[19].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[19].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[19].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[19].srl16_i ";
  attribute box_type of \srl[1].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[1].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[1].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[1].srl16_i ";
  attribute box_type of \srl[20].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[20].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[20].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[20].srl16_i ";
  attribute box_type of \srl[21].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[21].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[21].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[21].srl16_i ";
  attribute box_type of \srl[22].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[22].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[22].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[22].srl16_i ";
  attribute box_type of \srl[23].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[23].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[23].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[23].srl16_i ";
  attribute box_type of \srl[24].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[24].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[24].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[24].srl16_i ";
  attribute box_type of \srl[25].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[25].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[25].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[25].srl16_i ";
  attribute box_type of \srl[26].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[26].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[26].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[26].srl16_i ";
  attribute box_type of \srl[27].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[27].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[27].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[27].srl16_i ";
  attribute box_type of \srl[28].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[28].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[28].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[28].srl16_i ";
  attribute box_type of \srl[29].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[29].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[29].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[29].srl16_i ";
  attribute box_type of \srl[2].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[2].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[2].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[2].srl16_i ";
  attribute box_type of \srl[30].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[30].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[30].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[30].srl16_i ";
  attribute box_type of \srl[31].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[31].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[31].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[31].srl16_i ";
  attribute box_type of \srl[32].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[32].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[32].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[32].srl16_i ";
  attribute box_type of \srl[33].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[33].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[33].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[33].srl16_i ";
  attribute box_type of \srl[34].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[34].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[34].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[34].srl16_i ";
  attribute box_type of \srl[35].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[35].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[35].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[35].srl16_i ";
  attribute box_type of \srl[36].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[36].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[36].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[36].srl16_i ";
  attribute box_type of \srl[37].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[37].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[37].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[37].srl16_i ";
  attribute box_type of \srl[38].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[38].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[38].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[38].srl16_i ";
  attribute box_type of \srl[39].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[39].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[39].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[39].srl16_i ";
  attribute box_type of \srl[3].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[3].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[3].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[3].srl16_i ";
  attribute box_type of \srl[4].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[4].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[4].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[4].srl16_i ";
  attribute box_type of \srl[5].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[5].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[5].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[5].srl16_i ";
  attribute box_type of \srl[6].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[6].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[6].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[6].srl16_i ";
  attribute box_type of \srl[7].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[7].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[7].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[7].srl16_i ";
  attribute box_type of \srl[8].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[8].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[8].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[8].srl16_i ";
  attribute box_type of \srl[9].srl16_i\ : label is "PRIMITIVE";
  attribute srl_bus_name of \srl[9].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl ";
  attribute srl_name of \srl[9].srl16_i\ : label is "\inst/vga_to_hdmi /\inst/srldly_0/srl[9].srl16_i ";
begin
\srl[0].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(0)
    );
\srl[10].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(10)
    );
\srl[11].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(11)
    );
\srl[14].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(12)
    );
\srl[15].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(13)
    );
\srl[16].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(14)
    );
\srl[17].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(15)
    );
\srl[18].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(16)
    );
\srl[19].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(17)
    );
\srl[1].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(0),
      Q => data_o(1)
    );
\srl[20].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(3),
      Q => data_o(18)
    );
\srl[21].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(4),
      Q => data_o(19)
    );
\srl[22].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(5),
      Q => data_o(20)
    );
\srl[23].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(6),
      Q => data_o(21)
    );
\srl[24].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(22)
    );
\srl[25].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(23)
    );
\srl[26].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(24)
    );
\srl[27].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(25)
    );
\srl[28].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(7),
      Q => data_o(26)
    );
\srl[29].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(8),
      Q => data_o(27)
    );
\srl[2].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(1),
      Q => data_o(2)
    );
\srl[30].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(9),
      Q => data_o(28)
    );
\srl[31].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(10),
      Q => data_o(29)
    );
\srl[32].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(30)
    );
\srl[33].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(31)
    );
\srl[34].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(32)
    );
\srl[35].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(33)
    );
\srl[36].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(11),
      Q => data_o(34)
    );
\srl[37].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(12),
      Q => data_o(35)
    );
\srl[38].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(13),
      Q => data_o(36)
    );
\srl[39].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(14),
      Q => data_o(37)
    );
\srl[3].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => data_i(2),
      Q => data_o(3)
    );
\srl[4].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(4)
    );
\srl[5].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(5)
    );
\srl[6].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(6)
    );
\srl[7].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(7)
    );
\srl[8].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(8)
    );
\srl[9].srl16_i\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '1',
      CE => '1',
      CLK => pix_clk,
      D => '0',
      Q => data_o(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_controller is
  port (
    hsync : out STD_LOGIC;
    vsync : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \vc_reg[9]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \vc_reg[0]_0\ : out STD_LOGIC;
    \vc_reg[0]_1\ : out STD_LOGIC;
    \vc_reg[0]_2\ : out STD_LOGIC;
    \vc_reg[1]_0\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 1 downto 0 );
    addrb : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \hc_reg[2]_0\ : out STD_LOGIC;
    vde : out STD_LOGIC;
    CLK : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    vga_to_hdmi_i_274_0 : in STD_LOGIC;
    vga_to_hdmi_i_274_1 : in STD_LOGIC;
    doutb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    vga_to_hdmi_i_166_0 : in STD_LOGIC;
    vga_to_hdmi_i_181_0 : in STD_LOGIC;
    vga_to_hdmi_i_181_1 : in STD_LOGIC;
    vga_to_hdmi_i_179_0 : in STD_LOGIC;
    vga_to_hdmi_i_66_0 : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    vga_to_hdmi_i_16_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_controller;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_controller is
  signal \^o\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal address_to_char0 : STD_LOGIC_VECTOR ( 10 downto 6 );
  signal data2 : STD_LOGIC;
  signal data3 : STD_LOGIC;
  signal data4 : STD_LOGIC;
  signal data5 : STD_LOGIC;
  signal data6 : STD_LOGIC;
  signal data7 : STD_LOGIC;
  signal drawX : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal drawY : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal g0_b0_n_0 : STD_LOGIC;
  signal g0_b1_n_0 : STD_LOGIC;
  signal g0_b2_n_0 : STD_LOGIC;
  signal g0_b3_n_0 : STD_LOGIC;
  signal g0_b4_n_0 : STD_LOGIC;
  signal g0_b5_n_0 : STD_LOGIC;
  signal g0_b6_n_0 : STD_LOGIC;
  signal g0_b7_n_0 : STD_LOGIC;
  signal g10_b1_n_0 : STD_LOGIC;
  signal g10_b2_n_0 : STD_LOGIC;
  signal g10_b3_n_0 : STD_LOGIC;
  signal g10_b4_n_0 : STD_LOGIC;
  signal g10_b5_n_0 : STD_LOGIC;
  signal g11_b1_n_0 : STD_LOGIC;
  signal g11_b2_n_0 : STD_LOGIC;
  signal g11_b3_n_0 : STD_LOGIC;
  signal g11_b4_n_0 : STD_LOGIC;
  signal g11_b5_n_0 : STD_LOGIC;
  signal g11_b6_n_0 : STD_LOGIC;
  signal g11_b7_n_0 : STD_LOGIC;
  signal g12_b1_n_0 : STD_LOGIC;
  signal g12_b2_n_0 : STD_LOGIC;
  signal g12_b3_n_0 : STD_LOGIC;
  signal g12_b4_n_0 : STD_LOGIC;
  signal g12_b5_n_0 : STD_LOGIC;
  signal g12_b6_n_0 : STD_LOGIC;
  signal g12_b7_n_0 : STD_LOGIC;
  signal g13_b1_n_0 : STD_LOGIC;
  signal g13_b2_n_0 : STD_LOGIC;
  signal g13_b3_n_0 : STD_LOGIC;
  signal g13_b4_n_0 : STD_LOGIC;
  signal g13_b5_n_0 : STD_LOGIC;
  signal g13_b6_n_0 : STD_LOGIC;
  signal g13_b7_n_0 : STD_LOGIC;
  signal g14_b1_n_0 : STD_LOGIC;
  signal g14_b2_n_0 : STD_LOGIC;
  signal g14_b3_n_0 : STD_LOGIC;
  signal g14_b4_n_0 : STD_LOGIC;
  signal g14_b5_n_0 : STD_LOGIC;
  signal g14_b6_n_0 : STD_LOGIC;
  signal g14_b7_n_0 : STD_LOGIC;
  signal g15_b1_n_0 : STD_LOGIC;
  signal g15_b2_n_0 : STD_LOGIC;
  signal g15_b3_n_0 : STD_LOGIC;
  signal g15_b4_n_0 : STD_LOGIC;
  signal g15_b5_n_0 : STD_LOGIC;
  signal g15_b6_n_0 : STD_LOGIC;
  signal g15_b7_n_0 : STD_LOGIC;
  signal g16_b1_n_0 : STD_LOGIC;
  signal g16_b2_n_0 : STD_LOGIC;
  signal g16_b3_n_0 : STD_LOGIC;
  signal g16_b4_n_0 : STD_LOGIC;
  signal g16_b5_n_0 : STD_LOGIC;
  signal g16_b6_n_0 : STD_LOGIC;
  signal g16_b7_n_0 : STD_LOGIC;
  signal g17_b1_n_0 : STD_LOGIC;
  signal g17_b2_n_0 : STD_LOGIC;
  signal g17_b3_n_0 : STD_LOGIC;
  signal g17_b4_n_0 : STD_LOGIC;
  signal g17_b5_n_0 : STD_LOGIC;
  signal g17_b6_n_0 : STD_LOGIC;
  signal g17_b7_n_0 : STD_LOGIC;
  signal g18_b1_n_0 : STD_LOGIC;
  signal g18_b2_n_0 : STD_LOGIC;
  signal g18_b3_n_0 : STD_LOGIC;
  signal g18_b4_n_0 : STD_LOGIC;
  signal g18_b5_n_0 : STD_LOGIC;
  signal g18_b6_n_0 : STD_LOGIC;
  signal g18_b7_n_0 : STD_LOGIC;
  signal g19_b0_n_0 : STD_LOGIC;
  signal g19_b1_n_0 : STD_LOGIC;
  signal g19_b2_n_0 : STD_LOGIC;
  signal g19_b3_n_0 : STD_LOGIC;
  signal g19_b4_n_0 : STD_LOGIC;
  signal g19_b5_n_0 : STD_LOGIC;
  signal g19_b6_n_0 : STD_LOGIC;
  signal g19_b7_n_0 : STD_LOGIC;
  signal g1_b0_n_0 : STD_LOGIC;
  signal g1_b1_n_0 : STD_LOGIC;
  signal g1_b2_n_0 : STD_LOGIC;
  signal g1_b3_n_0 : STD_LOGIC;
  signal g1_b4_n_0 : STD_LOGIC;
  signal g1_b5_n_0 : STD_LOGIC;
  signal g1_b6_n_0 : STD_LOGIC;
  signal g1_b7_n_0 : STD_LOGIC;
  signal g20_b1_n_0 : STD_LOGIC;
  signal g20_b2_n_0 : STD_LOGIC;
  signal g20_b3_n_0 : STD_LOGIC;
  signal g20_b4_n_0 : STD_LOGIC;
  signal g20_b5_n_0 : STD_LOGIC;
  signal g20_b6_n_0 : STD_LOGIC;
  signal g20_b7_n_0 : STD_LOGIC;
  signal g21_b0_n_0 : STD_LOGIC;
  signal g21_b1_n_0 : STD_LOGIC;
  signal g21_b2_n_0 : STD_LOGIC;
  signal g21_b3_n_0 : STD_LOGIC;
  signal g21_b5_n_0 : STD_LOGIC;
  signal g21_b6_n_0 : STD_LOGIC;
  signal g21_b7_n_0 : STD_LOGIC;
  signal g22_b0_n_0 : STD_LOGIC;
  signal g22_b1_n_0 : STD_LOGIC;
  signal g22_b2_n_0 : STD_LOGIC;
  signal g22_b3_n_0 : STD_LOGIC;
  signal g22_b4_n_0 : STD_LOGIC;
  signal g22_b5_n_0 : STD_LOGIC;
  signal g22_b6_n_0 : STD_LOGIC;
  signal g22_b7_n_0 : STD_LOGIC;
  signal g23_b0_n_0 : STD_LOGIC;
  signal g23_b1_n_0 : STD_LOGIC;
  signal g23_b2_n_0 : STD_LOGIC;
  signal g23_b3_n_0 : STD_LOGIC;
  signal g23_b4_n_0 : STD_LOGIC;
  signal g23_b5_n_0 : STD_LOGIC;
  signal g23_b6_n_0 : STD_LOGIC;
  signal g23_b7_n_0 : STD_LOGIC;
  signal g24_b1_n_0 : STD_LOGIC;
  signal g24_b2_n_0 : STD_LOGIC;
  signal g24_b3_n_0 : STD_LOGIC;
  signal g24_b4_n_0 : STD_LOGIC;
  signal g24_b5_n_0 : STD_LOGIC;
  signal g24_b6_n_0 : STD_LOGIC;
  signal g24_b7_n_0 : STD_LOGIC;
  signal g25_b1_n_0 : STD_LOGIC;
  signal g25_b2_n_0 : STD_LOGIC;
  signal g25_b3_n_0 : STD_LOGIC;
  signal g25_b4_n_0 : STD_LOGIC;
  signal g25_b5_n_0 : STD_LOGIC;
  signal g25_b6_n_0 : STD_LOGIC;
  signal g25_b7_n_0 : STD_LOGIC;
  signal g26_b1_n_0 : STD_LOGIC;
  signal g26_b2_n_0 : STD_LOGIC;
  signal g26_b3_n_0 : STD_LOGIC;
  signal g26_b4_n_0 : STD_LOGIC;
  signal g26_b5_n_0 : STD_LOGIC;
  signal g26_b6_n_0 : STD_LOGIC;
  signal g26_b7_n_0 : STD_LOGIC;
  signal g27_b0_n_0 : STD_LOGIC;
  signal g27_b1_n_0 : STD_LOGIC;
  signal g27_b2_n_0 : STD_LOGIC;
  signal g27_b3_n_0 : STD_LOGIC;
  signal g27_b5_n_0 : STD_LOGIC;
  signal g27_b6_n_0 : STD_LOGIC;
  signal g27_b7_n_0 : STD_LOGIC;
  signal g28_b1_n_0 : STD_LOGIC;
  signal g28_b2_n_0 : STD_LOGIC;
  signal g28_b3_n_0 : STD_LOGIC;
  signal g28_b4_n_0 : STD_LOGIC;
  signal g28_b5_n_0 : STD_LOGIC;
  signal g28_b6_n_0 : STD_LOGIC;
  signal g28_b7_n_0 : STD_LOGIC;
  signal g29_b0_n_0 : STD_LOGIC;
  signal g29_b1_n_0 : STD_LOGIC;
  signal g29_b2_n_0 : STD_LOGIC;
  signal g29_b3_n_0 : STD_LOGIC;
  signal g29_b4_n_0 : STD_LOGIC;
  signal g29_b5_n_0 : STD_LOGIC;
  signal g29_b6_n_0 : STD_LOGIC;
  signal g29_b7_n_0 : STD_LOGIC;
  signal g2_b1_n_0 : STD_LOGIC;
  signal g2_b2_n_0 : STD_LOGIC;
  signal g2_b3_n_0 : STD_LOGIC;
  signal g2_b4_n_0 : STD_LOGIC;
  signal g2_b5_n_0 : STD_LOGIC;
  signal g2_b6_n_0 : STD_LOGIC;
  signal g2_b7_n_0 : STD_LOGIC;
  signal g30_b0_n_0 : STD_LOGIC;
  signal g30_b1_n_0 : STD_LOGIC;
  signal g30_b2_n_0 : STD_LOGIC;
  signal g30_b3_n_0 : STD_LOGIC;
  signal g30_b4_n_0 : STD_LOGIC;
  signal g30_b5_n_0 : STD_LOGIC;
  signal g30_b6_n_0 : STD_LOGIC;
  signal g30_b7_n_0 : STD_LOGIC;
  signal g31_b1_n_0 : STD_LOGIC;
  signal g31_b2_n_0 : STD_LOGIC;
  signal g31_b3_n_0 : STD_LOGIC;
  signal g31_b4_n_0 : STD_LOGIC;
  signal g31_b5_n_0 : STD_LOGIC;
  signal g31_b6_n_0 : STD_LOGIC;
  signal g31_b7_n_0 : STD_LOGIC;
  signal g3_b1_n_0 : STD_LOGIC;
  signal g3_b2_n_0 : STD_LOGIC;
  signal g3_b3_n_0 : STD_LOGIC;
  signal g3_b4_n_0 : STD_LOGIC;
  signal g3_b5_n_0 : STD_LOGIC;
  signal g3_b6_n_0 : STD_LOGIC;
  signal g3_b7_n_0 : STD_LOGIC;
  signal g4_b1_n_0 : STD_LOGIC;
  signal g4_b2_n_0 : STD_LOGIC;
  signal g4_b3_n_0 : STD_LOGIC;
  signal g4_b4_n_0 : STD_LOGIC;
  signal g4_b5_n_0 : STD_LOGIC;
  signal g4_b6_n_0 : STD_LOGIC;
  signal g4_b7_n_0 : STD_LOGIC;
  signal g5_b1_n_0 : STD_LOGIC;
  signal g5_b2_n_0 : STD_LOGIC;
  signal g5_b3_n_0 : STD_LOGIC;
  signal g5_b4_n_0 : STD_LOGIC;
  signal g5_b5_n_0 : STD_LOGIC;
  signal g5_b6_n_0 : STD_LOGIC;
  signal g5_b7_n_0 : STD_LOGIC;
  signal g6_b1_n_0 : STD_LOGIC;
  signal g6_b2_n_0 : STD_LOGIC;
  signal g6_b3_n_0 : STD_LOGIC;
  signal g6_b4_n_0 : STD_LOGIC;
  signal g6_b5_n_0 : STD_LOGIC;
  signal g6_b6_n_0 : STD_LOGIC;
  signal g6_b7_n_0 : STD_LOGIC;
  signal g7_b1_n_0 : STD_LOGIC;
  signal g7_b2_n_0 : STD_LOGIC;
  signal g7_b3_n_0 : STD_LOGIC;
  signal g7_b4_n_0 : STD_LOGIC;
  signal g7_b5_n_0 : STD_LOGIC;
  signal g7_b6_n_0 : STD_LOGIC;
  signal g7_b7_n_0 : STD_LOGIC;
  signal g8_b1_n_0 : STD_LOGIC;
  signal g8_b2_n_0 : STD_LOGIC;
  signal g8_b3_n_0 : STD_LOGIC;
  signal g8_b4_n_0 : STD_LOGIC;
  signal g8_b6_n_0 : STD_LOGIC;
  signal g8_b7_n_0 : STD_LOGIC;
  signal g9_b1_n_0 : STD_LOGIC;
  signal g9_b2_n_0 : STD_LOGIC;
  signal g9_b3_n_0 : STD_LOGIC;
  signal g9_b4_n_0 : STD_LOGIC;
  signal g9_b5_n_0 : STD_LOGIC;
  signal g9_b6_n_0 : STD_LOGIC;
  signal g9_b7_n_0 : STD_LOGIC;
  signal hc : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \hc[2]_i_1_n_0\ : STD_LOGIC;
  signal \hc[4]_i_1_n_0\ : STD_LOGIC;
  signal \hc[9]_i_2_n_0\ : STD_LOGIC;
  signal hs_i_2_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal ram0_i_13_n_1 : STD_LOGIC;
  signal ram0_i_13_n_2 : STD_LOGIC;
  signal ram0_i_13_n_3 : STD_LOGIC;
  signal ram0_i_14_n_0 : STD_LOGIC;
  signal ram0_i_14_n_1 : STD_LOGIC;
  signal ram0_i_14_n_2 : STD_LOGIC;
  signal ram0_i_14_n_3 : STD_LOGIC;
  signal ram0_i_16_n_2 : STD_LOGIC;
  signal ram0_i_16_n_3 : STD_LOGIC;
  signal ram0_i_17_n_0 : STD_LOGIC;
  signal ram0_i_17_n_1 : STD_LOGIC;
  signal ram0_i_17_n_2 : STD_LOGIC;
  signal ram0_i_17_n_3 : STD_LOGIC;
  signal vc : STD_LOGIC;
  signal \vc[0]_i_1_n_0\ : STD_LOGIC;
  signal \vc[1]_i_1_n_0\ : STD_LOGIC;
  signal \vc[2]_i_1_n_0\ : STD_LOGIC;
  signal \vc[3]_i_1_n_0\ : STD_LOGIC;
  signal \vc[3]_i_2_n_0\ : STD_LOGIC;
  signal \vc[4]_i_1_n_0\ : STD_LOGIC;
  signal \vc[5]_i_1_n_0\ : STD_LOGIC;
  signal \vc[6]_i_1_n_0\ : STD_LOGIC;
  signal \vc[7]_i_1_n_0\ : STD_LOGIC;
  signal \vc[8]_i_1_n_0\ : STD_LOGIC;
  signal \vc[9]_i_2_n_0\ : STD_LOGIC;
  signal \vc[9]_i_3_n_0\ : STD_LOGIC;
  signal \vc[9]_i_4_n_0\ : STD_LOGIC;
  signal \^vc_reg[0]_2\ : STD_LOGIC;
  signal \^vc_reg[9]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal vga_to_hdmi_i_166_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_174_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_175_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_176_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_177_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_180_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_181_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_182_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_183_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_184_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_185_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_186_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_187_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_188_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_189_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_191_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_192_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_193_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_194_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_195_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_196_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_197_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_198_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_201_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_202_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_203_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_204_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_205_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_206_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_207_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_208_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_209_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_210_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_211_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_212_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_213_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_214_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_215_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_216_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_217_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_218_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_219_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_220_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_221_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_222_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_223_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_224_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_226_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_228_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_229_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_230_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_231_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_232_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_233_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_234_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_235_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_236_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_237_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_238_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_239_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_240_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_241_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_242_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_243_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_244_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_245_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_246_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_247_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_248_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_249_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_250_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_251_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_252_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_253_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_254_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_255_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_256_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_261_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_262_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_263_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_264_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_265_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_266_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_267_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_268_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_269_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_270_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_271_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_272_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_273_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_274_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_275_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_276_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_277_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_278_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_279_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_280_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_281_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_282_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_283_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_284_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_285_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_286_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_287_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_288_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_289_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_290_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_291_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_292_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_293_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_294_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_295_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_296_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_297_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_298_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_299_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_300_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_301_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_302_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_303_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_304_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_305_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_306_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_307_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_308_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_309_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_310_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_311_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_312_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_313_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_314_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_315_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_316_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_317_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_318_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_319_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_320_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_321_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_322_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_323_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_324_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_325_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_326_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_327_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_328_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_329_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_330_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_331_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_332_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_333_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_334_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_335_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_336_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_337_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_338_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_339_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_340_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_341_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_59_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_65_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_66_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_67_n_0 : STD_LOGIC;
  signal vs_i_1_n_0 : STD_LOGIC;
  signal NLW_ram0_i_13_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ram0_i_16_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram0_i_16_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of g11_b7 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of g17_b5 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of g18_b6 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of g19_b0 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of g21_b6 : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of g26_b6 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of g27_b0 : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of g2_b1 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of g2_b6 : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of g5_b0 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of g6_b4 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of g6_b7 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \hc[1]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \hc[2]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \hc[3]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \hc[4]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \hc[6]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \hc[7]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \hc[9]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of hs_i_2 : label is "soft_lutpair61";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of ram0_i_13 : label is 35;
  attribute ADDER_THRESHOLD of ram0_i_14 : label is 35;
  attribute SOFT_HLUTNM of \vc[0]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \vc[1]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \vc[2]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \vc[4]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \vc[6]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \vc[7]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \vc[8]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \vc[9]_i_3\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \vc[9]_i_4\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of vga_to_hdmi_i_59 : label is "soft_lutpair64";
begin
  O(1 downto 0) <= \^o\(1 downto 0);
  Q(6 downto 0) <= \^q\(6 downto 0);
  \vc_reg[0]_2\ <= \^vc_reg[0]_2\;
  \vc_reg[9]_0\(5 downto 0) <= \^vc_reg[9]_0\(5 downto 0);
g0_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007F807F80000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g0_b0_n_0
    );
g0_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01E00FFC08040000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g0_b1_n_0
    );
g0_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F00F6C08940000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g0_b2_n_0
    );
g0_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F00E7C09840000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g0_b3_n_0
    );
g0_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE00E7C09840000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g0_b4_n_0
    );
g0_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F00F6C08940000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g0_b5_n_0
    );
g0_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F00FFC08040000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g0_b6_n_0
    );
g0_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01E007F807F80000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g0_b7_n_0
    );
g10_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008002A000000000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g10_b1_n_0
    );
g10_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008003E003F00804"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g10_b2_n_0
    );
g10_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03E001C007F80C0C"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g10_b3_n_0
    );
g10_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03E001C00C0C07F8"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g10_b4_n_0
    );
g10_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008003E0080403F0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g10_b5_n_0
    );
g10_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => \^vc_reg[0]_2\
    );
g11_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030000000800000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g11_b1_n_0
    );
g11_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0060000000800000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g11_b2_n_0
    );
g11_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C00C0000800E00"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g11_b3_n_0
    );
g11_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01800C0000801E00"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g11_b4_n_0
    );
g11_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300000000801000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g11_b5_n_0
    );
g11_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000800000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g11_b6_n_0
    );
g11_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(2),
      I2 => drawY(3),
      I3 => vga_to_hdmi_i_274_0,
      I4 => vga_to_hdmi_i_274_1,
      O => g11_b7_n_0
    );
g12_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07B80C18080007F8"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g12_b1_n_0
    );
g12_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC0C3C08000FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g12_b2_n_0
    );
g12_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"084408640FFC0864"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g12_b3_n_0
    );
g12_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"084408C40FFC08C4"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g12_b4_n_0
    );
g12_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0844098408180984"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g12_b5_n_0
    );
g12_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C0F0C08100FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g12_b6_n_0
    );
g12_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04080E08000007F8"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g12_b7_n_0
    );
g13_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003C078007840880"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g13_b1_n_0
    );
g13_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007C0FC00FC40FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g13_b2_n_0
    );
g13_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C4084408440FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g13_b3_n_0
    );
g13_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F84084408440898"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g13_b4_n_0
    );
g13_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F04084C084400B0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g13_b5_n_0
    );
g13_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C0FF80C7C00E0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g13_b6_n_0
    );
g13_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000C07F0047C00C0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g13_b7_n_0
    );
g14_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003F807B8"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g14_b1_n_0
    );
g14_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000007FC0FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g14_b2_n_0
    );
g14_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"063006300C440844"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g14_b3_n_0
    );
g14_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E30063008440844"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g14_b4_n_0
    );
g14_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000008440844"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g14_b5_n_0
    );
g14_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000087C0FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g14_b6_n_0
    );
g14_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000003807B8"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g14_b7_n_0
    );
g15_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0018008001200808"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g15_b1_n_0
    );
g15_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003C01C001200C18"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g15_b2_n_0
    );
g15_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DE4036001200630"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g15_b3_n_0
    );
g15_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DC4063001200360"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g15_b4_n_0
    );
g15_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00040C18012001C0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g15_b5_n_0
    );
g15_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001C080801200080"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g15_b6_n_0
    );
g15_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0018000000000000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g15_b7_n_0
    );
g16_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"061807B80FE001F8"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g16_b1_n_0
    );
g16_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C0FFC0FF00BFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g16_b2_n_0
    );
g16_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0804084400980BC4"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g16_b3_n_0
    );
g16_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08040844008C0BC4"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g16_b4_n_0
    );
g16_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C0FFC00980804"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g16_b5_n_0
    );
g16_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F80FFC0FF00FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g16_b6_n_0
    );
g16_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F008040FE007F8"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g16_b7_n_0
    );
g17_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F98001C0E1C03F0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g17_b1_n_0
    );
g17_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"078C000C0C0C07F8"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g17_b2_n_0
    );
g17_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"088400E408E40C0C"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g17_b3_n_0
    );
g17_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0884084408440804"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g17_b4_n_0
    );
g17_b5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"223E3E3E"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(2),
      I2 => drawY(3),
      I3 => vga_to_hdmi_i_274_0,
      I4 => vga_to_hdmi_i_274_1,
      O => g17_b5_n_0
    );
g17_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F80FFC0FFC0FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g17_b6_n_0
    );
g17_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F0080408040804"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g17_b7_n_0
    );
g18_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E1C000400000FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g18_b1_n_0
    );
g18_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F3C07FC08040FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g18_b2_n_0
    );
g18_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01E00FFC0FFC0040"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g18_b3_n_0
    );
g18_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C008040FFC0040"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g18_b4_n_0
    );
g18_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC080008040040"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g18_b5_n_0
    );
g18_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E30003E"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(2),
      I2 => drawY(3),
      I3 => vga_to_hdmi_i_274_0,
      I4 => vga_to_hdmi_i_274_1,
      O => g18_b6_n_0
    );
g18_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0804070000000FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g18_b7_n_0
    );
g19_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003E00"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(2),
      I2 => drawY(3),
      I3 => vga_to_hdmi_i_274_0,
      I4 => vga_to_hdmi_i_274_1,
      O => g19_b0_n_0
    );
g19_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F80FFC0FFC0E00"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g19_b1_n_0
    );
g19_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC0FFC00380C00"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g19_b2_n_0
    );
g19_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080400E000700800"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g19_b3_n_0
    );
g19_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0804007000700804"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g19_b4_n_0
    );
g19_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0804003800380FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g19_b5_n_0
    );
g19_b6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3E"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(2),
      I2 => drawY(3),
      O => g19_b6_n_0
    );
g19_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F80FFC0FFC0804"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g19_b7_n_0
    );
g1_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000C001C00000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g1_b0_n_0
    );
g1_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001E001C00080"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g1_b1_n_0
    );
g1_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"018009F009F001C0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g1_b2_n_0
    );
g1_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03C00FF80E3803E0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g1_b3_n_0
    );
g1_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03C00FF80E3807F0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g1_b4_n_0
    );
g1_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"018009F009F003E0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g1_b5_n_0
    );
g1_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001E001C001C0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g1_b6_n_0
    );
g1_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000C001C00080"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g1_b7_n_0
    );
g20_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07180F3827F80038"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g20_b1_n_0
    );
g20_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F9C0FFC3FFC007C"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g20_b2_n_0
    );
g20_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08C400C43C040044"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g20_b3_n_0
    );
g20_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"084400440E040844"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g20_b4_n_0
    );
g20_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08640FFC08040FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g20_b5_n_0
    );
g20_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E3C0FFC0FFC0FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g20_b6_n_0
    );
g20_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0618080407F80804"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g20_b7_n_0
    );
g21_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FC01FC0000001C"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g21_b0_n_0
    );
g21_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC03FC07FC000C"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g21_b1_n_0
    );
g21_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0006000FFC0804"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g21_b2_n_0
    );
g21_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03800C0008000FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g21_b3_n_0
    );
g21_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E00060008000804"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g21_b5_n_0
    );
g21_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E1E3E02"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(2),
      I2 => drawY(3),
      I3 => vga_to_hdmi_i_274_0,
      I4 => vga_to_hdmi_i_274_1,
      O => g21_b6_n_0
    );
g21_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03FC01FC07FC001C"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g21_b7_n_0
    );
g22_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E0C001C0C0C"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g22_b0_n_0
    );
g22_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C1C003C0E1C"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g22_b1_n_0
    );
g22_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0804083408600330"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g22_b2_n_0
    );
g22_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080408640FC001E0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g22_b3_n_0
    );
g22_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC08C40FC001E0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g22_b4_n_0
    );
g22_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC098408600330"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g22_b5_n_0
    );
g22_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F0C003C0E1C"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g22_b6_n_0
    );
g22_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000E1C001C0C0C"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g22_b7_n_0
    );
g23_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g23_b0_n_0
    );
g23_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000800000E00"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g23_b1_n_0
    );
g23_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000C0FFC0700"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g23_b2_n_0
    );
g23_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"200000060FFC0380"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g23_b3_n_0
    );
g23_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000003080401C0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g23_b4_n_0
    );
g23_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000006080400E0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g23_b5_n_0
    );
g23_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000C00000070"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g23_b6_n_0
    );
g23_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000800000038"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g23_b7_n_0
    );
g24_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440078008000000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g24_b1_n_0
    );
g24_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C600FC00FC00000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g24_b2_n_0
    );
g24_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0820086007E00004"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g24_b3_n_0
    );
g24_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0820082008A00007"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g24_b4_n_0
    );
g24_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08200FFC08A00003"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g24_b5_n_0
    );
g24_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE00FFC0FA00000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g24_b6_n_0
    );
g24_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C0000407000000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g24_b7_n_0
    );
g25_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000004C00800"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g25_b1_n_0
    );
g25_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FE000180CE00FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g25_b2_n_0
    );
g25_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FC0000C08A007FC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g25_b3_n_0
    );
g25_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4820084408A00824"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g25_b4_n_0
    );
g25_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"48200FFC08A00860"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g25_b5_n_0
    );
g25_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FE00FF80FE00FC0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g25_b6_n_0
    );
g25_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"27C0084007C00780"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g25_b7_n_0
    );
g26_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C203FEC00000FC0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g26_b1_n_0
    );
g26_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E607FEC08000FE0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g26_b2_n_0
    );
g26_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03C040200FEC0020"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g26_b3_n_0
    );
g26_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"018040000FEC0040"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g26_b4_n_0
    );
g26_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC700008200FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g26_b5_n_0
    );
g26_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3E40003E"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(2),
      I2 => drawY(3),
      I3 => vga_to_hdmi_i_274_0,
      I4 => vga_to_hdmi_i_274_1,
      O => g26_b6_n_0
    );
g26_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0804000000000804"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g26_b7_n_0
    );
g27_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003800"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(2),
      I2 => drawY(3),
      I3 => vga_to_hdmi_i_274_0,
      I4 => vga_to_hdmi_i_274_1,
      O => g27_b0_n_0
    );
g27_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C00FC00FE00000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g27_b1_n_0
    );
g27_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE00FE000600800"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g27_b2_n_0
    );
g27_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"082000200FC00FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g27_b3_n_0
    );
g27_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08200FC000600804"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g27_b5_n_0
    );
g27_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE00FE00FE00000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g27_b6_n_0
    );
g27_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C000200FE00000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g27_b7_n_0
    );
g28_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"044000C0402007C0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g28_b1_n_0
    );
g28_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E6000E07FE00FE0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g28_b2_n_0
    );
g28_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B2000207FC00820"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g28_b3_n_0
    );
g28_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0920086048204820"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g28_b4_n_0
    );
g28_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09A00FC008207FC0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g28_b5_n_0
    );
g28_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CE00FE00FE07FE0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g28_b6_n_0
    );
g28_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440082007C04020"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g28_b7_n_0
    );
g29_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07E001E000000000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g29_b0_n_0
    );
g29_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE003E008000400"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g29_b1_n_0
    );
g29_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0006000FE00C20"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g29_b2_n_0
    );
g29_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07000C0007E00820"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g29_b3_n_0
    );
g29_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07000C0008000FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g29_b4_n_0
    );
g29_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C000600080007F8"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g29_b5_n_0
    );
g29_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FE003E00FE00020"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g29_b6_n_0
    );
g29_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07E001E007E00020"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g29_b7_n_0
    );
g2_b1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06E718FF"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(2),
      I2 => drawY(3),
      I3 => vga_to_hdmi_i_274_0,
      I4 => vga_to_hdmi_i_274_1,
      O => g2_b1_n_0
    );
g2_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"078CF99F0660FE7F"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g2_b2_n_0
    );
g2_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FDCFBDF0420FC3F"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g2_b3_n_0
    );
g2_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0874FBDF0420FC3F"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g2_b4_n_0
    );
g2_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0860F99F0660FE7F"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g2_b5_n_0
    );
g2_b6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"38E718FF"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(2),
      I2 => drawY(3),
      I3 => vga_to_hdmi_i_274_0,
      I4 => vga_to_hdmi_i_274_1,
      O => g2_b6_n_0
    );
g2_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0780FFFF0000FFFF"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g2_b7_n_0
    );
g30_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000820"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g30_b0_n_0
    );
g30_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08040C201FE00C60"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g30_b1_n_0
    );
g30_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08040C603FE006C0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g30_b2_n_0
    );
g30_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FBC08E068000380"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g30_b3_n_0
    );
g30_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F809A048000380"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g30_b4_n_0
    );
g30_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400B20480006C0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g30_b5_n_0
    );
g30_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00400E604FE00C60"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g30_b6_n_0
    );
g30_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C6047E00820"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g30_b7_n_0
    );
g31_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0780000400400000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g31_b1_n_0
    );
g31_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C0000C00400000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g31_b2_n_0
    );
g31_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0460000807F80FBC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g31_b3_n_0
    );
g31_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0430000C0FBC0FBC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g31_b4_n_0
    );
g31_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0460000408040000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g31_b5_n_0
    );
g31_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07C0000C08040000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g31_b6_n_0
    );
g31_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0780000800000000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g31_b7_n_0
    );
g3_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A007FC001C0000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => \vc_reg[0]_0\
    );
g3_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A00FFC001C0278"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g3_b1_n_0
    );
g3_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01C00E14001402FC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g3_b2_n_0
    );
g3_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F78001400140F84"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g3_b3_n_0
    );
g3_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F78001407FC0F84"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g3_b4_n_0
    );
g3_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01C00FFC0FFC02FC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g3_b5_n_0
    );
g3_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A01FFC0E000278"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g3_b6_n_0
    );
g3_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02A01C000C000000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g3_b7_n_0
    );
g4_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFC01100FFE0040"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g4_b1_n_0
    );
g4_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFC031807FC0040"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g4_b2_n_0
    );
g4_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007FC03F800E0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g4_b3_n_0
    );
g4_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007FC01F001F0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g4_b4_n_0
    );
g4_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFC031800E003F8"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g4_b5_n_0
    );
g4_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFC0110004007FC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g4_b6_n_0
    );
g4_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400FFE"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g4_b7_n_0
    );
g5_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000003E"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(2),
      I2 => drawY(3),
      I3 => vga_to_hdmi_i_274_0,
      I4 => vga_to_hdmi_i_274_1,
      O => \vc_reg[1]_0\
    );
g5_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09100F0008C40FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g5_b1_n_0
    );
g5_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B180F001DE60004"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g5_b2_n_0
    );
g5_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFC0F0017320FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g5_b3_n_0
    );
g5_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFC0F0012120FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g5_b4_n_0
    );
g5_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1B180F00133A0044"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g5_b5_n_0
    );
g5_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09100F0019EE007C"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g5_b6_n_0
    );
g5_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F0008C40038"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g5_b7_n_0
    );
g6_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080008002000010"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g6_b1_n_0
    );
g6_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008001C006000018"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g6_b2_n_0
    );
g6_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008003E00FFC0FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g6_b3_n_0
    );
g6_b4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02A00FFC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_1,
      O => g6_b4_n_0
    );
g6_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03E0008006000018"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g6_b5_n_0
    );
g6_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01C0008002000010"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g6_b6_n_0
    );
g6_b7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_1,
      O => g6_b7_n_0
    );
g7_b0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => \vc_reg[0]_1\
    );
g7_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0030060001C00200"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g7_b1_n_0
    );
g7_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0078003E00200"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g7_b2_n_0
    );
g7_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F007E000800200"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g7_b3_n_0
    );
g7_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07F007F000800200"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g7_b4_n_0
    );
g7_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F007E003E00200"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g7_b5_n_0
    );
g7_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F0078001C003C0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g7_b6_n_0
    );
g7_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00300600008003C0"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g7_b7_n_0
    );
g8_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220000E00000000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g8_b1_n_0
    );
g8_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF8001E00380000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g8_b2_n_0
    );
g8_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF800000DFC0000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g8_b3_n_0
    );
g8_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"022000000DFC0000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g8_b4_n_0
    );
g8_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF8000E00000000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g8_b6_n_0
    );
g8_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0220000000000000"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g8_b7_n_0
    );
g9_b1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000008400C300798"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g9_b1_n_0
    );
g9_b2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000FD80C600FCC"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g9_b2_n_0
    );
g9_b3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007BC00C03847"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g9_b3_n_0
    );
g9_b4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E08E401803847"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g9_b4_n_0
    );
g9_b5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"001E087C03000844"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g9_b5_n_0
    );
g9_b6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00100FD806300C7C"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g9_b6_n_0
    );
g9_b7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000007800C300638"
    )
        port map (
      I0 => drawY(0),
      I1 => drawY(1),
      I2 => drawY(2),
      I3 => drawY(3),
      I4 => vga_to_hdmi_i_274_0,
      I5 => vga_to_hdmi_i_274_1,
      O => g9_b7_n_0
    );
\hc[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => drawX(0),
      O => hc(0)
    );
\hc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => drawX(1),
      I1 => drawX(0),
      O => hc(1)
    );
\hc[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => drawX(2),
      I1 => drawX(0),
      I2 => drawX(1),
      O => \hc[2]_i_1_n_0\
    );
\hc[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => drawX(0),
      I2 => drawX(1),
      I3 => drawX(2),
      O => hc(3)
    );
\hc[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => drawX(0),
      I3 => drawX(1),
      I4 => drawX(2),
      O => \hc[4]_i_1_n_0\
    );
\hc[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFFFF70000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      I2 => \^q\(4),
      I3 => \^q\(3),
      I4 => \hc[9]_i_2_n_0\,
      I5 => \^q\(2),
      O => hc(5)
    );
\hc[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \^q\(3),
      I1 => \hc[9]_i_2_n_0\,
      I2 => \^q\(2),
      O => hc(6)
    );
\hc[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \hc[9]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => hc(7)
    );
\hc[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFB80007FFF8000"
    )
        port map (
      I0 => \^q\(4),
      I1 => \hc[9]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(5),
      I5 => \^q\(6),
      O => hc(8)
    );
\hc[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCCCCC4CCCCCCCC"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(6),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \hc[9]_i_2_n_0\,
      O => hc(9)
    );
\hc[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => drawX(0),
      I3 => drawX(1),
      I4 => drawX(2),
      O => \hc[9]_i_2_n_0\
    );
\hc_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => hc(0),
      Q => drawX(0)
    );
\hc_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => hc(1),
      Q => drawX(1)
    );
\hc_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \hc[2]_i_1_n_0\,
      Q => drawX(2)
    );
\hc_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => hc(3),
      Q => \^q\(0)
    );
\hc_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => \hc[4]_i_1_n_0\,
      Q => \^q\(1)
    );
\hc_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => hc(5),
      Q => \^q\(2)
    );
\hc_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => hc(6),
      Q => \^q\(3)
    );
\hc_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => hc(7),
      Q => \^q\(4)
    );
\hc_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => hc(8),
      Q => \^q\(5)
    );
\hc_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => hc(9),
      Q => \^q\(6)
    );
hs_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD557FFFF"
    )
        port map (
      I0 => hc(7),
      I1 => hs_i_2_n_0,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(6),
      I5 => \^q\(5),
      O => p_0_in
    );
hs_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => drawX(0),
      I3 => drawX(1),
      I4 => drawX(2),
      O => hs_i_2_n_0
    );
hs_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => p_0_in,
      Q => hsync
    );
ram0_i_13: unisim.vcomponents.CARRY4
     port map (
      CI => ram0_i_14_n_0,
      CO(3) => NLW_ram0_i_13_CO_UNCONNECTED(3),
      CO(2) => ram0_i_13_n_1,
      CO(1) => ram0_i_13_n_2,
      CO(0) => ram0_i_13_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => addrb(7 downto 4),
      S(3 downto 0) => address_to_char0(10 downto 7)
    );
ram0_i_14: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram0_i_14_n_0,
      CO(2) => ram0_i_14_n_1,
      CO(1) => ram0_i_14_n_2,
      CO(0) => ram0_i_14_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => \^o\(1 downto 0),
      DI(0) => \^vc_reg[9]_0\(0),
      O(3 downto 0) => addrb(3 downto 0),
      S(3) => address_to_char0(6),
      S(2 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(2 downto 0)
    );
ram0_i_16: unisim.vcomponents.CARRY4
     port map (
      CI => ram0_i_17_n_0,
      CO(3 downto 2) => NLW_ram0_i_16_CO_UNCONNECTED(3 downto 2),
      CO(1) => ram0_i_16_n_2,
      CO(0) => ram0_i_16_n_3,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^vc_reg[9]_0\(5),
      O(3) => NLW_ram0_i_16_O_UNCONNECTED(3),
      O(2 downto 0) => address_to_char0(10 downto 8),
      S(3) => '0',
      S(2 downto 1) => \^vc_reg[9]_0\(5 downto 4),
      S(0) => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0)
    );
ram0_i_17: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ram0_i_17_n_0,
      CO(2) => ram0_i_17_n_1,
      CO(1) => ram0_i_17_n_2,
      CO(0) => ram0_i_17_n_3,
      CYINIT => '0',
      DI(3 downto 1) => \^vc_reg[9]_0\(4 downto 2),
      DI(0) => '0',
      O(3 downto 2) => address_to_char0(7 downto 6),
      O(1 downto 0) => \^o\(1 downto 0),
      S(3 downto 1) => S(2 downto 0),
      S(0) => \^vc_reg[9]_0\(1)
    );
\vc[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFBF"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(2),
      I2 => \^vc_reg[9]_0\(5),
      I3 => \vc[3]_i_2_n_0\,
      I4 => drawY(0),
      O => \vc[0]_i_1_n_0\
    );
\vc[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => drawY(1),
      I1 => drawY(0),
      O => \vc[1]_i_1_n_0\
    );
\vc[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFDF000"
    )
        port map (
      I0 => \^vc_reg[9]_0\(5),
      I1 => \vc[3]_i_2_n_0\,
      I2 => drawY(1),
      I3 => drawY(0),
      I4 => drawY(2),
      O => \vc[2]_i_1_n_0\
    );
\vc[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFDFFFFF0000000"
    )
        port map (
      I0 => \^vc_reg[9]_0\(5),
      I1 => \vc[3]_i_2_n_0\,
      I2 => drawY(0),
      I3 => drawY(1),
      I4 => drawY(2),
      I5 => drawY(3),
      O => \vc[3]_i_1_n_0\
    );
\vc[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \^vc_reg[9]_0\(3),
      I1 => \^vc_reg[9]_0\(4),
      I2 => \^vc_reg[9]_0\(1),
      I3 => \^vc_reg[9]_0\(0),
      I4 => \^vc_reg[9]_0\(2),
      I5 => drawY(3),
      O => \vc[3]_i_2_n_0\
    );
\vc[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^vc_reg[9]_0\(0),
      I1 => drawY(2),
      I2 => drawY(1),
      I3 => drawY(0),
      I4 => drawY(3),
      O => \vc[4]_i_1_n_0\
    );
\vc[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => drawY(3),
      I1 => drawY(0),
      I2 => drawY(1),
      I3 => drawY(2),
      I4 => \^vc_reg[9]_0\(0),
      I5 => \^vc_reg[9]_0\(1),
      O => \vc[5]_i_1_n_0\
    );
\vc[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => \^vc_reg[9]_0\(2),
      I1 => \vc[9]_i_4_n_0\,
      I2 => \^vc_reg[9]_0\(1),
      O => \vc[6]_i_1_n_0\
    );
\vc[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => \^vc_reg[9]_0\(3),
      I1 => \^vc_reg[9]_0\(1),
      I2 => \vc[9]_i_4_n_0\,
      I3 => \^vc_reg[9]_0\(2),
      O => \vc[7]_i_1_n_0\
    );
\vc[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A6AAAAAA"
    )
        port map (
      I0 => \^vc_reg[9]_0\(4),
      I1 => \^vc_reg[9]_0\(2),
      I2 => \vc[9]_i_4_n_0\,
      I3 => \^vc_reg[9]_0\(1),
      I4 => \^vc_reg[9]_0\(3),
      O => \vc[8]_i_1_n_0\
    );
\vc[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \hc[9]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(6),
      I5 => \^q\(5),
      O => vc
    );
\vc[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8288"
    )
        port map (
      I0 => \vc[9]_i_3_n_0\,
      I1 => \^vc_reg[9]_0\(5),
      I2 => \vc[9]_i_4_n_0\,
      I3 => vga_to_hdmi_i_59_n_0,
      O => \vc[9]_i_2_n_0\
    );
\vc[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \vc[3]_i_2_n_0\,
      I1 => drawY(1),
      I2 => drawY(0),
      I3 => \^vc_reg[9]_0\(5),
      I4 => drawY(2),
      O => \vc[9]_i_3_n_0\
    );
\vc[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => drawY(3),
      I1 => drawY(0),
      I2 => drawY(1),
      I3 => drawY(2),
      I4 => \^vc_reg[9]_0\(0),
      O => \vc[9]_i_4_n_0\
    );
\vc_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => vc,
      CLR => AR(0),
      D => \vc[0]_i_1_n_0\,
      Q => drawY(0)
    );
\vc_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => vc,
      CLR => AR(0),
      D => \vc[1]_i_1_n_0\,
      Q => drawY(1)
    );
\vc_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => vc,
      CLR => AR(0),
      D => \vc[2]_i_1_n_0\,
      Q => drawY(2)
    );
\vc_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => vc,
      CLR => AR(0),
      D => \vc[3]_i_1_n_0\,
      Q => drawY(3)
    );
\vc_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => vc,
      CLR => AR(0),
      D => \vc[4]_i_1_n_0\,
      Q => \^vc_reg[9]_0\(0)
    );
\vc_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => vc,
      CLR => AR(0),
      D => \vc[5]_i_1_n_0\,
      Q => \^vc_reg[9]_0\(1)
    );
\vc_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => vc,
      CLR => AR(0),
      D => \vc[6]_i_1_n_0\,
      Q => \^vc_reg[9]_0\(2)
    );
\vc_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => vc,
      CLR => AR(0),
      D => \vc[7]_i_1_n_0\,
      Q => \^vc_reg[9]_0\(3)
    );
\vc_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => vc,
      CLR => AR(0),
      D => \vc[8]_i_1_n_0\,
      Q => \^vc_reg[9]_0\(4)
    );
\vc_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => vc,
      CLR => AR(0),
      D => \vc[9]_i_2_n_0\,
      Q => \^vc_reg[9]_0\(5)
    );
vga_to_hdmi_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000057"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(5),
      I2 => \^q\(4),
      I3 => vga_to_hdmi_i_59_n_0,
      I4 => \^vc_reg[9]_0\(5),
      O => vde
    );
vga_to_hdmi_i_16: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_66_n_0,
      I1 => vga_to_hdmi_i_67_n_0,
      O => \hc_reg[2]_0\,
      S => vga_to_hdmi_i_65_n_0
    );
vga_to_hdmi_i_163: unisim.vcomponents.MUXF8
     port map (
      I0 => vga_to_hdmi_i_174_n_0,
      I1 => vga_to_hdmi_i_175_n_0,
      O => data3,
      S => vga_to_hdmi_i_66_0
    );
vga_to_hdmi_i_164: unisim.vcomponents.MUXF8
     port map (
      I0 => vga_to_hdmi_i_176_n_0,
      I1 => vga_to_hdmi_i_177_n_0,
      O => data2,
      S => vga_to_hdmi_i_66_0
    );
vga_to_hdmi_i_166: unisim.vcomponents.MUXF8
     port map (
      I0 => vga_to_hdmi_i_180_n_0,
      I1 => vga_to_hdmi_i_181_n_0,
      O => vga_to_hdmi_i_166_n_0,
      S => vga_to_hdmi_i_66_0
    );
vga_to_hdmi_i_167: unisim.vcomponents.MUXF8
     port map (
      I0 => vga_to_hdmi_i_182_n_0,
      I1 => vga_to_hdmi_i_183_n_0,
      O => data7,
      S => vga_to_hdmi_i_66_0
    );
vga_to_hdmi_i_168: unisim.vcomponents.MUXF8
     port map (
      I0 => vga_to_hdmi_i_184_n_0,
      I1 => vga_to_hdmi_i_185_n_0,
      O => data6,
      S => vga_to_hdmi_i_66_0
    );
vga_to_hdmi_i_169: unisim.vcomponents.MUXF8
     port map (
      I0 => vga_to_hdmi_i_186_n_0,
      I1 => vga_to_hdmi_i_187_n_0,
      O => data5,
      S => vga_to_hdmi_i_66_0
    );
vga_to_hdmi_i_170: unisim.vcomponents.MUXF8
     port map (
      I0 => vga_to_hdmi_i_188_n_0,
      I1 => vga_to_hdmi_i_189_n_0,
      O => data4,
      S => vga_to_hdmi_i_66_0
    );
vga_to_hdmi_i_174: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_191_n_0,
      I1 => vga_to_hdmi_i_192_n_0,
      O => vga_to_hdmi_i_174_n_0,
      S => vga_to_hdmi_i_166_0
    );
vga_to_hdmi_i_175: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_193_n_0,
      I1 => vga_to_hdmi_i_194_n_0,
      O => vga_to_hdmi_i_175_n_0,
      S => vga_to_hdmi_i_166_0
    );
vga_to_hdmi_i_176: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_195_n_0,
      I1 => vga_to_hdmi_i_196_n_0,
      O => vga_to_hdmi_i_176_n_0,
      S => vga_to_hdmi_i_166_0
    );
vga_to_hdmi_i_177: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_197_n_0,
      I1 => vga_to_hdmi_i_198_n_0,
      O => vga_to_hdmi_i_177_n_0,
      S => vga_to_hdmi_i_166_0
    );
vga_to_hdmi_i_179: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_201_n_0,
      I1 => vga_to_hdmi_i_202_n_0,
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\,
      S => vga_to_hdmi_i_166_0
    );
vga_to_hdmi_i_180: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_203_n_0,
      I1 => vga_to_hdmi_i_204_n_0,
      O => vga_to_hdmi_i_180_n_0,
      S => vga_to_hdmi_i_166_0
    );
vga_to_hdmi_i_181: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_205_n_0,
      I1 => vga_to_hdmi_i_206_n_0,
      O => vga_to_hdmi_i_181_n_0,
      S => vga_to_hdmi_i_166_0
    );
vga_to_hdmi_i_182: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_207_n_0,
      I1 => vga_to_hdmi_i_208_n_0,
      O => vga_to_hdmi_i_182_n_0,
      S => vga_to_hdmi_i_166_0
    );
vga_to_hdmi_i_183: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_209_n_0,
      I1 => vga_to_hdmi_i_210_n_0,
      O => vga_to_hdmi_i_183_n_0,
      S => vga_to_hdmi_i_166_0
    );
vga_to_hdmi_i_184: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_211_n_0,
      I1 => vga_to_hdmi_i_212_n_0,
      O => vga_to_hdmi_i_184_n_0,
      S => vga_to_hdmi_i_166_0
    );
vga_to_hdmi_i_185: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_213_n_0,
      I1 => vga_to_hdmi_i_214_n_0,
      O => vga_to_hdmi_i_185_n_0,
      S => vga_to_hdmi_i_166_0
    );
vga_to_hdmi_i_186: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_215_n_0,
      I1 => vga_to_hdmi_i_216_n_0,
      O => vga_to_hdmi_i_186_n_0,
      S => vga_to_hdmi_i_166_0
    );
vga_to_hdmi_i_187: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_217_n_0,
      I1 => vga_to_hdmi_i_218_n_0,
      O => vga_to_hdmi_i_187_n_0,
      S => vga_to_hdmi_i_166_0
    );
vga_to_hdmi_i_188: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_219_n_0,
      I1 => vga_to_hdmi_i_220_n_0,
      O => vga_to_hdmi_i_188_n_0,
      S => vga_to_hdmi_i_166_0
    );
vga_to_hdmi_i_189: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_221_n_0,
      I1 => vga_to_hdmi_i_222_n_0,
      O => vga_to_hdmi_i_189_n_0,
      S => vga_to_hdmi_i_166_0
    );
vga_to_hdmi_i_191: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_223_n_0,
      I1 => vga_to_hdmi_i_224_n_0,
      I2 => vga_to_hdmi_i_181_0,
      I3 => vga_to_hdmi_i_226_n_0,
      I4 => vga_to_hdmi_i_181_1,
      I5 => vga_to_hdmi_i_228_n_0,
      O => vga_to_hdmi_i_191_n_0
    );
vga_to_hdmi_i_192: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_229_n_0,
      I1 => vga_to_hdmi_i_230_n_0,
      I2 => vga_to_hdmi_i_181_0,
      I3 => vga_to_hdmi_i_231_n_0,
      I4 => vga_to_hdmi_i_181_1,
      I5 => vga_to_hdmi_i_232_n_0,
      O => vga_to_hdmi_i_192_n_0
    );
vga_to_hdmi_i_193: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_233_n_0,
      I1 => vga_to_hdmi_i_234_n_0,
      I2 => vga_to_hdmi_i_181_0,
      I3 => vga_to_hdmi_i_235_n_0,
      I4 => vga_to_hdmi_i_181_1,
      I5 => vga_to_hdmi_i_236_n_0,
      O => vga_to_hdmi_i_193_n_0
    );
vga_to_hdmi_i_194: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_237_n_0,
      I1 => vga_to_hdmi_i_238_n_0,
      I2 => vga_to_hdmi_i_181_0,
      I3 => vga_to_hdmi_i_239_n_0,
      I4 => vga_to_hdmi_i_181_1,
      I5 => vga_to_hdmi_i_240_n_0,
      O => vga_to_hdmi_i_194_n_0
    );
vga_to_hdmi_i_195: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_241_n_0,
      I1 => vga_to_hdmi_i_242_n_0,
      I2 => vga_to_hdmi_i_181_0,
      I3 => vga_to_hdmi_i_243_n_0,
      I4 => vga_to_hdmi_i_181_1,
      I5 => vga_to_hdmi_i_244_n_0,
      O => vga_to_hdmi_i_195_n_0
    );
vga_to_hdmi_i_196: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_245_n_0,
      I1 => vga_to_hdmi_i_246_n_0,
      I2 => vga_to_hdmi_i_181_0,
      I3 => vga_to_hdmi_i_247_n_0,
      I4 => vga_to_hdmi_i_181_1,
      I5 => vga_to_hdmi_i_248_n_0,
      O => vga_to_hdmi_i_196_n_0
    );
vga_to_hdmi_i_197: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_249_n_0,
      I1 => vga_to_hdmi_i_250_n_0,
      I2 => vga_to_hdmi_i_181_0,
      I3 => vga_to_hdmi_i_251_n_0,
      I4 => vga_to_hdmi_i_181_1,
      I5 => vga_to_hdmi_i_252_n_0,
      O => vga_to_hdmi_i_197_n_0
    );
vga_to_hdmi_i_198: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_253_n_0,
      I1 => vga_to_hdmi_i_254_n_0,
      I2 => vga_to_hdmi_i_181_0,
      I3 => vga_to_hdmi_i_255_n_0,
      I4 => vga_to_hdmi_i_181_1,
      I5 => vga_to_hdmi_i_256_n_0,
      O => vga_to_hdmi_i_198_n_0
    );
vga_to_hdmi_i_201: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFC0A0C0A000A000"
    )
        port map (
      I0 => vga_to_hdmi_i_261_n_0,
      I1 => g21_b0_n_0,
      I2 => vga_to_hdmi_i_181_0,
      I3 => vga_to_hdmi_i_181_1,
      I4 => g19_b0_n_0,
      I5 => vga_to_hdmi_i_179_0,
      O => vga_to_hdmi_i_201_n_0
    );
vga_to_hdmi_i_202: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FC000C0A000A000"
    )
        port map (
      I0 => g30_b0_n_0,
      I1 => g29_b0_n_0,
      I2 => vga_to_hdmi_i_181_0,
      I3 => vga_to_hdmi_i_181_1,
      I4 => g27_b0_n_0,
      I5 => vga_to_hdmi_i_179_0,
      O => vga_to_hdmi_i_202_n_0
    );
vga_to_hdmi_i_203: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_262_n_0,
      I1 => vga_to_hdmi_i_263_n_0,
      I2 => vga_to_hdmi_i_181_0,
      I3 => vga_to_hdmi_i_264_n_0,
      I4 => vga_to_hdmi_i_181_1,
      I5 => vga_to_hdmi_i_265_n_0,
      O => vga_to_hdmi_i_203_n_0
    );
vga_to_hdmi_i_204: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_266_n_0,
      I1 => vga_to_hdmi_i_267_n_0,
      I2 => vga_to_hdmi_i_181_0,
      I3 => vga_to_hdmi_i_268_n_0,
      I4 => vga_to_hdmi_i_181_1,
      I5 => vga_to_hdmi_i_269_n_0,
      O => vga_to_hdmi_i_204_n_0
    );
vga_to_hdmi_i_205: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_270_n_0,
      I1 => vga_to_hdmi_i_271_n_0,
      I2 => vga_to_hdmi_i_181_0,
      I3 => vga_to_hdmi_i_272_n_0,
      I4 => vga_to_hdmi_i_181_1,
      I5 => vga_to_hdmi_i_273_n_0,
      O => vga_to_hdmi_i_205_n_0
    );
vga_to_hdmi_i_206: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_274_n_0,
      I1 => vga_to_hdmi_i_275_n_0,
      I2 => vga_to_hdmi_i_181_0,
      I3 => vga_to_hdmi_i_276_n_0,
      I4 => vga_to_hdmi_i_181_1,
      I5 => vga_to_hdmi_i_277_n_0,
      O => vga_to_hdmi_i_206_n_0
    );
vga_to_hdmi_i_207: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_278_n_0,
      I1 => vga_to_hdmi_i_279_n_0,
      I2 => vga_to_hdmi_i_181_0,
      I3 => vga_to_hdmi_i_280_n_0,
      I4 => vga_to_hdmi_i_181_1,
      I5 => vga_to_hdmi_i_281_n_0,
      O => vga_to_hdmi_i_207_n_0
    );
vga_to_hdmi_i_208: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_282_n_0,
      I1 => vga_to_hdmi_i_283_n_0,
      I2 => vga_to_hdmi_i_181_0,
      I3 => vga_to_hdmi_i_284_n_0,
      I4 => vga_to_hdmi_i_181_1,
      I5 => vga_to_hdmi_i_285_n_0,
      O => vga_to_hdmi_i_208_n_0
    );
vga_to_hdmi_i_209: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_286_n_0,
      I1 => vga_to_hdmi_i_287_n_0,
      I2 => vga_to_hdmi_i_181_0,
      I3 => vga_to_hdmi_i_288_n_0,
      I4 => vga_to_hdmi_i_181_1,
      I5 => vga_to_hdmi_i_289_n_0,
      O => vga_to_hdmi_i_209_n_0
    );
vga_to_hdmi_i_210: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_290_n_0,
      I1 => vga_to_hdmi_i_291_n_0,
      I2 => vga_to_hdmi_i_181_0,
      I3 => vga_to_hdmi_i_292_n_0,
      I4 => vga_to_hdmi_i_181_1,
      I5 => vga_to_hdmi_i_293_n_0,
      O => vga_to_hdmi_i_210_n_0
    );
vga_to_hdmi_i_211: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_294_n_0,
      I1 => vga_to_hdmi_i_295_n_0,
      I2 => vga_to_hdmi_i_181_0,
      I3 => vga_to_hdmi_i_296_n_0,
      I4 => vga_to_hdmi_i_181_1,
      I5 => vga_to_hdmi_i_297_n_0,
      O => vga_to_hdmi_i_211_n_0
    );
vga_to_hdmi_i_212: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_298_n_0,
      I1 => vga_to_hdmi_i_299_n_0,
      I2 => vga_to_hdmi_i_181_0,
      I3 => vga_to_hdmi_i_300_n_0,
      I4 => vga_to_hdmi_i_181_1,
      I5 => vga_to_hdmi_i_301_n_0,
      O => vga_to_hdmi_i_212_n_0
    );
vga_to_hdmi_i_213: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_302_n_0,
      I1 => vga_to_hdmi_i_303_n_0,
      I2 => vga_to_hdmi_i_181_0,
      I3 => vga_to_hdmi_i_304_n_0,
      I4 => vga_to_hdmi_i_181_1,
      I5 => vga_to_hdmi_i_305_n_0,
      O => vga_to_hdmi_i_213_n_0
    );
vga_to_hdmi_i_214: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_306_n_0,
      I1 => vga_to_hdmi_i_307_n_0,
      I2 => vga_to_hdmi_i_181_0,
      I3 => vga_to_hdmi_i_308_n_0,
      I4 => vga_to_hdmi_i_181_1,
      I5 => vga_to_hdmi_i_309_n_0,
      O => vga_to_hdmi_i_214_n_0
    );
vga_to_hdmi_i_215: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_310_n_0,
      I1 => vga_to_hdmi_i_311_n_0,
      I2 => vga_to_hdmi_i_181_0,
      I3 => vga_to_hdmi_i_312_n_0,
      I4 => vga_to_hdmi_i_181_1,
      I5 => vga_to_hdmi_i_313_n_0,
      O => vga_to_hdmi_i_215_n_0
    );
vga_to_hdmi_i_216: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_314_n_0,
      I1 => vga_to_hdmi_i_315_n_0,
      I2 => vga_to_hdmi_i_181_0,
      I3 => vga_to_hdmi_i_316_n_0,
      I4 => vga_to_hdmi_i_181_1,
      I5 => vga_to_hdmi_i_317_n_0,
      O => vga_to_hdmi_i_216_n_0
    );
vga_to_hdmi_i_217: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_318_n_0,
      I1 => vga_to_hdmi_i_319_n_0,
      I2 => vga_to_hdmi_i_181_0,
      I3 => vga_to_hdmi_i_320_n_0,
      I4 => vga_to_hdmi_i_181_1,
      I5 => vga_to_hdmi_i_321_n_0,
      O => vga_to_hdmi_i_217_n_0
    );
vga_to_hdmi_i_218: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_322_n_0,
      I1 => vga_to_hdmi_i_323_n_0,
      I2 => vga_to_hdmi_i_181_0,
      I3 => vga_to_hdmi_i_324_n_0,
      I4 => vga_to_hdmi_i_181_1,
      I5 => vga_to_hdmi_i_325_n_0,
      O => vga_to_hdmi_i_218_n_0
    );
vga_to_hdmi_i_219: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_326_n_0,
      I1 => vga_to_hdmi_i_327_n_0,
      I2 => vga_to_hdmi_i_181_0,
      I3 => vga_to_hdmi_i_328_n_0,
      I4 => vga_to_hdmi_i_181_1,
      I5 => vga_to_hdmi_i_329_n_0,
      O => vga_to_hdmi_i_219_n_0
    );
vga_to_hdmi_i_220: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_330_n_0,
      I1 => vga_to_hdmi_i_331_n_0,
      I2 => vga_to_hdmi_i_181_0,
      I3 => vga_to_hdmi_i_332_n_0,
      I4 => vga_to_hdmi_i_181_1,
      I5 => vga_to_hdmi_i_333_n_0,
      O => vga_to_hdmi_i_220_n_0
    );
vga_to_hdmi_i_221: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_334_n_0,
      I1 => vga_to_hdmi_i_335_n_0,
      I2 => vga_to_hdmi_i_181_0,
      I3 => vga_to_hdmi_i_336_n_0,
      I4 => vga_to_hdmi_i_181_1,
      I5 => vga_to_hdmi_i_337_n_0,
      O => vga_to_hdmi_i_221_n_0
    );
vga_to_hdmi_i_222: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_338_n_0,
      I1 => vga_to_hdmi_i_339_n_0,
      I2 => vga_to_hdmi_i_181_0,
      I3 => vga_to_hdmi_i_340_n_0,
      I4 => vga_to_hdmi_i_181_1,
      I5 => vga_to_hdmi_i_341_n_0,
      O => vga_to_hdmi_i_222_n_0
    );
vga_to_hdmi_i_223: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g7_b2_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g6_b2_n_0,
      O => vga_to_hdmi_i_223_n_0
    );
vga_to_hdmi_i_224: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g5_b2_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g4_b2_n_0,
      O => vga_to_hdmi_i_224_n_0
    );
vga_to_hdmi_i_226: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g3_b2_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g2_b2_n_0,
      O => vga_to_hdmi_i_226_n_0
    );
vga_to_hdmi_i_228: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g1_b2_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g0_b2_n_0,
      O => vga_to_hdmi_i_228_n_0
    );
vga_to_hdmi_i_229: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g15_b2_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g14_b2_n_0,
      O => vga_to_hdmi_i_229_n_0
    );
vga_to_hdmi_i_230: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g13_b2_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g12_b2_n_0,
      O => vga_to_hdmi_i_230_n_0
    );
vga_to_hdmi_i_231: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g11_b2_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g10_b2_n_0,
      O => vga_to_hdmi_i_231_n_0
    );
vga_to_hdmi_i_232: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g9_b2_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g8_b2_n_0,
      O => vga_to_hdmi_i_232_n_0
    );
vga_to_hdmi_i_233: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g23_b2_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g22_b2_n_0,
      O => vga_to_hdmi_i_233_n_0
    );
vga_to_hdmi_i_234: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g21_b2_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g20_b2_n_0,
      O => vga_to_hdmi_i_234_n_0
    );
vga_to_hdmi_i_235: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g19_b2_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g18_b2_n_0,
      O => vga_to_hdmi_i_235_n_0
    );
vga_to_hdmi_i_236: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g17_b2_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g16_b2_n_0,
      O => vga_to_hdmi_i_236_n_0
    );
vga_to_hdmi_i_237: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g31_b2_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g30_b2_n_0,
      O => vga_to_hdmi_i_237_n_0
    );
vga_to_hdmi_i_238: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g29_b2_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g28_b2_n_0,
      O => vga_to_hdmi_i_238_n_0
    );
vga_to_hdmi_i_239: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g27_b2_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g26_b2_n_0,
      O => vga_to_hdmi_i_239_n_0
    );
vga_to_hdmi_i_240: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g25_b2_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g24_b2_n_0,
      O => vga_to_hdmi_i_240_n_0
    );
vga_to_hdmi_i_241: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g7_b1_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g6_b1_n_0,
      O => vga_to_hdmi_i_241_n_0
    );
vga_to_hdmi_i_242: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g5_b1_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g4_b1_n_0,
      O => vga_to_hdmi_i_242_n_0
    );
vga_to_hdmi_i_243: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g3_b1_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g2_b1_n_0,
      O => vga_to_hdmi_i_243_n_0
    );
vga_to_hdmi_i_244: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g1_b1_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g0_b1_n_0,
      O => vga_to_hdmi_i_244_n_0
    );
vga_to_hdmi_i_245: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g15_b1_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g14_b1_n_0,
      O => vga_to_hdmi_i_245_n_0
    );
vga_to_hdmi_i_246: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g13_b1_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g12_b1_n_0,
      O => vga_to_hdmi_i_246_n_0
    );
vga_to_hdmi_i_247: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g11_b1_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g10_b1_n_0,
      O => vga_to_hdmi_i_247_n_0
    );
vga_to_hdmi_i_248: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g9_b1_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g8_b1_n_0,
      O => vga_to_hdmi_i_248_n_0
    );
vga_to_hdmi_i_249: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g23_b1_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g22_b1_n_0,
      O => vga_to_hdmi_i_249_n_0
    );
vga_to_hdmi_i_250: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g21_b1_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g20_b1_n_0,
      O => vga_to_hdmi_i_250_n_0
    );
vga_to_hdmi_i_251: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g19_b1_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g18_b1_n_0,
      O => vga_to_hdmi_i_251_n_0
    );
vga_to_hdmi_i_252: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g17_b1_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g16_b1_n_0,
      O => vga_to_hdmi_i_252_n_0
    );
vga_to_hdmi_i_253: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g31_b1_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g30_b1_n_0,
      O => vga_to_hdmi_i_253_n_0
    );
vga_to_hdmi_i_254: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g29_b1_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g28_b1_n_0,
      O => vga_to_hdmi_i_254_n_0
    );
vga_to_hdmi_i_255: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g27_b1_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g26_b1_n_0,
      O => vga_to_hdmi_i_255_n_0
    );
vga_to_hdmi_i_256: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g25_b1_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g24_b1_n_0,
      O => vga_to_hdmi_i_256_n_0
    );
vga_to_hdmi_i_259: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g1_b0_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g0_b0_n_0,
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\
    );
vga_to_hdmi_i_261: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g23_b0_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g22_b0_n_0,
      O => vga_to_hdmi_i_261_n_0
    );
vga_to_hdmi_i_262: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g7_b7_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g6_b7_n_0,
      O => vga_to_hdmi_i_262_n_0
    );
vga_to_hdmi_i_263: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g5_b7_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g4_b7_n_0,
      O => vga_to_hdmi_i_263_n_0
    );
vga_to_hdmi_i_264: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g3_b7_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g2_b7_n_0,
      O => vga_to_hdmi_i_264_n_0
    );
vga_to_hdmi_i_265: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g1_b7_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g0_b7_n_0,
      O => vga_to_hdmi_i_265_n_0
    );
vga_to_hdmi_i_266: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g15_b7_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g14_b7_n_0,
      O => vga_to_hdmi_i_266_n_0
    );
vga_to_hdmi_i_267: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g13_b7_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g12_b7_n_0,
      O => vga_to_hdmi_i_267_n_0
    );
vga_to_hdmi_i_268: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g11_b7_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => \^vc_reg[0]_2\,
      O => vga_to_hdmi_i_268_n_0
    );
vga_to_hdmi_i_269: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g9_b7_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g8_b7_n_0,
      O => vga_to_hdmi_i_269_n_0
    );
vga_to_hdmi_i_270: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g23_b7_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g22_b7_n_0,
      O => vga_to_hdmi_i_270_n_0
    );
vga_to_hdmi_i_271: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g21_b7_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g20_b7_n_0,
      O => vga_to_hdmi_i_271_n_0
    );
vga_to_hdmi_i_272: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g19_b7_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g18_b7_n_0,
      O => vga_to_hdmi_i_272_n_0
    );
vga_to_hdmi_i_273: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g17_b7_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g16_b7_n_0,
      O => vga_to_hdmi_i_273_n_0
    );
vga_to_hdmi_i_274: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g31_b7_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g30_b7_n_0,
      O => vga_to_hdmi_i_274_n_0
    );
vga_to_hdmi_i_275: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g29_b7_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g28_b7_n_0,
      O => vga_to_hdmi_i_275_n_0
    );
vga_to_hdmi_i_276: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g27_b7_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g26_b7_n_0,
      O => vga_to_hdmi_i_276_n_0
    );
vga_to_hdmi_i_277: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g25_b7_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g24_b7_n_0,
      O => vga_to_hdmi_i_277_n_0
    );
vga_to_hdmi_i_278: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g7_b6_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g6_b6_n_0,
      O => vga_to_hdmi_i_278_n_0
    );
vga_to_hdmi_i_279: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g5_b6_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g4_b6_n_0,
      O => vga_to_hdmi_i_279_n_0
    );
vga_to_hdmi_i_280: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g3_b6_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g2_b6_n_0,
      O => vga_to_hdmi_i_280_n_0
    );
vga_to_hdmi_i_281: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g1_b6_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g0_b6_n_0,
      O => vga_to_hdmi_i_281_n_0
    );
vga_to_hdmi_i_282: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g15_b6_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g14_b6_n_0,
      O => vga_to_hdmi_i_282_n_0
    );
vga_to_hdmi_i_283: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g13_b6_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g12_b6_n_0,
      O => vga_to_hdmi_i_283_n_0
    );
vga_to_hdmi_i_284: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g11_b6_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g10_b1_n_0,
      O => vga_to_hdmi_i_284_n_0
    );
vga_to_hdmi_i_285: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g9_b6_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g8_b6_n_0,
      O => vga_to_hdmi_i_285_n_0
    );
vga_to_hdmi_i_286: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g23_b6_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g22_b6_n_0,
      O => vga_to_hdmi_i_286_n_0
    );
vga_to_hdmi_i_287: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g21_b6_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g20_b6_n_0,
      O => vga_to_hdmi_i_287_n_0
    );
vga_to_hdmi_i_288: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g19_b6_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g18_b6_n_0,
      O => vga_to_hdmi_i_288_n_0
    );
vga_to_hdmi_i_289: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g17_b6_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g16_b6_n_0,
      O => vga_to_hdmi_i_289_n_0
    );
vga_to_hdmi_i_290: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g31_b6_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g30_b6_n_0,
      O => vga_to_hdmi_i_290_n_0
    );
vga_to_hdmi_i_291: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g29_b6_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g28_b6_n_0,
      O => vga_to_hdmi_i_291_n_0
    );
vga_to_hdmi_i_292: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g27_b6_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g26_b6_n_0,
      O => vga_to_hdmi_i_292_n_0
    );
vga_to_hdmi_i_293: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g25_b6_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g24_b6_n_0,
      O => vga_to_hdmi_i_293_n_0
    );
vga_to_hdmi_i_294: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g7_b5_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g6_b5_n_0,
      O => vga_to_hdmi_i_294_n_0
    );
vga_to_hdmi_i_295: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g5_b5_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g4_b5_n_0,
      O => vga_to_hdmi_i_295_n_0
    );
vga_to_hdmi_i_296: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g3_b5_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g2_b5_n_0,
      O => vga_to_hdmi_i_296_n_0
    );
vga_to_hdmi_i_297: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g1_b5_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g0_b5_n_0,
      O => vga_to_hdmi_i_297_n_0
    );
vga_to_hdmi_i_298: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g15_b5_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g14_b5_n_0,
      O => vga_to_hdmi_i_298_n_0
    );
vga_to_hdmi_i_299: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g13_b5_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g12_b5_n_0,
      O => vga_to_hdmi_i_299_n_0
    );
vga_to_hdmi_i_300: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g11_b5_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g10_b5_n_0,
      O => vga_to_hdmi_i_300_n_0
    );
vga_to_hdmi_i_301: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g9_b5_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g8_b2_n_0,
      O => vga_to_hdmi_i_301_n_0
    );
vga_to_hdmi_i_302: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g23_b5_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g22_b5_n_0,
      O => vga_to_hdmi_i_302_n_0
    );
vga_to_hdmi_i_303: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g21_b5_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g20_b5_n_0,
      O => vga_to_hdmi_i_303_n_0
    );
vga_to_hdmi_i_304: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g19_b5_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g18_b5_n_0,
      O => vga_to_hdmi_i_304_n_0
    );
vga_to_hdmi_i_305: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g17_b5_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g16_b5_n_0,
      O => vga_to_hdmi_i_305_n_0
    );
vga_to_hdmi_i_306: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g31_b5_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g30_b5_n_0,
      O => vga_to_hdmi_i_306_n_0
    );
vga_to_hdmi_i_307: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g29_b5_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g28_b5_n_0,
      O => vga_to_hdmi_i_307_n_0
    );
vga_to_hdmi_i_308: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g27_b5_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g26_b5_n_0,
      O => vga_to_hdmi_i_308_n_0
    );
vga_to_hdmi_i_309: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g25_b5_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g24_b5_n_0,
      O => vga_to_hdmi_i_309_n_0
    );
vga_to_hdmi_i_310: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g7_b4_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g6_b4_n_0,
      O => vga_to_hdmi_i_310_n_0
    );
vga_to_hdmi_i_311: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g5_b4_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g4_b4_n_0,
      O => vga_to_hdmi_i_311_n_0
    );
vga_to_hdmi_i_312: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g3_b4_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g2_b4_n_0,
      O => vga_to_hdmi_i_312_n_0
    );
vga_to_hdmi_i_313: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g1_b4_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g0_b4_n_0,
      O => vga_to_hdmi_i_313_n_0
    );
vga_to_hdmi_i_314: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g15_b4_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g14_b4_n_0,
      O => vga_to_hdmi_i_314_n_0
    );
vga_to_hdmi_i_315: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g13_b4_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g12_b4_n_0,
      O => vga_to_hdmi_i_315_n_0
    );
vga_to_hdmi_i_316: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g11_b4_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g10_b4_n_0,
      O => vga_to_hdmi_i_316_n_0
    );
vga_to_hdmi_i_317: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g9_b4_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g8_b4_n_0,
      O => vga_to_hdmi_i_317_n_0
    );
vga_to_hdmi_i_318: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g23_b4_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g22_b4_n_0,
      O => vga_to_hdmi_i_318_n_0
    );
vga_to_hdmi_i_319: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g21_b3_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g20_b4_n_0,
      O => vga_to_hdmi_i_319_n_0
    );
vga_to_hdmi_i_320: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g19_b4_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g18_b4_n_0,
      O => vga_to_hdmi_i_320_n_0
    );
vga_to_hdmi_i_321: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g17_b4_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g16_b4_n_0,
      O => vga_to_hdmi_i_321_n_0
    );
vga_to_hdmi_i_322: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g31_b4_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g30_b4_n_0,
      O => vga_to_hdmi_i_322_n_0
    );
vga_to_hdmi_i_323: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g29_b4_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g28_b4_n_0,
      O => vga_to_hdmi_i_323_n_0
    );
vga_to_hdmi_i_324: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g27_b3_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g26_b4_n_0,
      O => vga_to_hdmi_i_324_n_0
    );
vga_to_hdmi_i_325: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g25_b4_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g24_b4_n_0,
      O => vga_to_hdmi_i_325_n_0
    );
vga_to_hdmi_i_326: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g7_b3_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g6_b3_n_0,
      O => vga_to_hdmi_i_326_n_0
    );
vga_to_hdmi_i_327: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g5_b3_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g4_b3_n_0,
      O => vga_to_hdmi_i_327_n_0
    );
vga_to_hdmi_i_328: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g3_b3_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g2_b3_n_0,
      O => vga_to_hdmi_i_328_n_0
    );
vga_to_hdmi_i_329: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g1_b3_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g0_b3_n_0,
      O => vga_to_hdmi_i_329_n_0
    );
vga_to_hdmi_i_330: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g15_b3_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g14_b3_n_0,
      O => vga_to_hdmi_i_330_n_0
    );
vga_to_hdmi_i_331: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g13_b3_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g12_b3_n_0,
      O => vga_to_hdmi_i_331_n_0
    );
vga_to_hdmi_i_332: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g11_b3_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g10_b3_n_0,
      O => vga_to_hdmi_i_332_n_0
    );
vga_to_hdmi_i_333: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g9_b3_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g8_b3_n_0,
      O => vga_to_hdmi_i_333_n_0
    );
vga_to_hdmi_i_334: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g23_b3_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g22_b3_n_0,
      O => vga_to_hdmi_i_334_n_0
    );
vga_to_hdmi_i_335: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g21_b3_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g20_b3_n_0,
      O => vga_to_hdmi_i_335_n_0
    );
vga_to_hdmi_i_336: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g19_b3_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g18_b3_n_0,
      O => vga_to_hdmi_i_336_n_0
    );
vga_to_hdmi_i_337: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g17_b3_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g16_b3_n_0,
      O => vga_to_hdmi_i_337_n_0
    );
vga_to_hdmi_i_338: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g31_b3_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g30_b3_n_0,
      O => vga_to_hdmi_i_338_n_0
    );
vga_to_hdmi_i_339: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g29_b3_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g28_b3_n_0,
      O => vga_to_hdmi_i_339_n_0
    );
vga_to_hdmi_i_340: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g27_b3_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g26_b3_n_0,
      O => vga_to_hdmi_i_340_n_0
    );
vga_to_hdmi_i_341: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => g25_b3_n_0,
      I1 => doutb(1),
      I2 => \^q\(0),
      I3 => doutb(0),
      I4 => g24_b3_n_0,
      O => vga_to_hdmi_i_341_n_0
    );
vga_to_hdmi_i_59: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^vc_reg[9]_0\(3),
      I1 => \^vc_reg[9]_0\(4),
      I2 => \^vc_reg[9]_0\(1),
      I3 => \^vc_reg[9]_0\(2),
      O => vga_to_hdmi_i_59_n_0
    );
vga_to_hdmi_i_65: unisim.vcomponents.LUT3
    generic map(
      INIT => X"56"
    )
        port map (
      I0 => drawX(2),
      I1 => drawX(0),
      I2 => drawX(1),
      O => vga_to_hdmi_i_65_n_0
    );
vga_to_hdmi_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => data3,
      I1 => data2,
      I2 => drawX(1),
      I3 => drawX(0),
      I4 => vga_to_hdmi_i_16_0,
      I5 => vga_to_hdmi_i_166_n_0,
      O => vga_to_hdmi_i_66_n_0
    );
vga_to_hdmi_i_67: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => data7,
      I1 => data6,
      I2 => drawX(1),
      I3 => drawX(0),
      I4 => data5,
      I5 => data4,
      O => vga_to_hdmi_i_67_n_0
    );
vs_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => vga_to_hdmi_i_59_n_0,
      I1 => drawY(2),
      I2 => \^vc_reg[9]_0\(5),
      I3 => drawY(3),
      I4 => \^vc_reg[9]_0\(0),
      I5 => \vc[1]_i_1_n_0\,
      O => vs_i_1_n_0
    );
vs_reg: unisim.vcomponents.FDCE
     port map (
      C => CLK,
      CE => '1',
      CLR => AR(0),
      D => vs_i_1_n_0,
      Q => vsync
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
VHPlDkoDlWlBfBMvPBmGYmaek3s9hXXhjF28kllYPnaNm3TSnzzpXHWHc8Ye9/2L2yiQfJ1hTWou
Ia/zeQ8h9/dtr6QB5YkyW4wlb/LbMgXb+DGIXPSllNl0IMsRQIcQDbcQm1bO/nlhb+2pjxiuaQrl
DbvxoDwPs7z3LunRxsg=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lmIhoX8hXuc7tNV1sXY1K2/gXL7Y7Hq73qQF7+x03UWWTRd3uhGmVQtOMVbhIW+66UkWUHiD26zL
fzqGor8bgSNGpSFyS11k4TwLQT4OfAMGO8C9Qmmh4+VENBnpS9TW+wHzCv8oUwht7xYtYRZvOvYK
F3fMppz2sBkUd1lciw98ZE/UmNkhqBuMfIYF43j45DEJ55PBhOZNg91Ls4v3qBHyBAaYPFFoMry3
d5Fw1PZyFQSEOSSpwgyds2aN0g6oIwl7zm0LJrM9VDAOxBUE50hk+oHr4jj8J8UhHQJnlEHm1Idm
rvxKygNKRvfSpa90NYxZJFYgqnrMYg+19+9aZA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
VkyCjO2onoeZWEoYQ/4ue7X5mkHyTYVW9xjdoTsGS4GdP/Q64VaCZL/jr6R8DVDXPMnH7tRMrDpo
jpYBnyzSgOkfgqM+96ioC2fDyAaG4gYgGLmrBR6qK3/mxXwAZZX+GJ9R/eWXkc9h8xN+gsSSX6/M
jIQCgeT6q7PB4dWT6KY=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Iub91V+TnhVlZCSLu6iKmFjix71y6/l83OPTs8uewWvkE7WcqYxEKi9fonXEkzAtWzuKwEUqnOlN
VBsNJqPUdKcd22q523mrdt89mpdosWD+hvZdO7ELhJniY5u9h49FFkubpN2JiUTcIcKEYxVNlds4
wyvaYUqbPVH5v2ooJwDdimS4GVn9HerCOgPwfshvQDNlMTxLcYju4v8BHMc5Rub9Q/ihvpQU74v2
ouZ9XIwA+C6pBLwvaqS8jE7HXOokgqJilaX/W/t+KEgiFry/txRTMU9WMD7tCN7lcfjCydmS3Lq+
3u6Hsr0S8BwNjcaDpZDnBTygUJd4JSqREnk33w==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
U46EWFmKmpZGaWfyL+dokyQtJtaOYsa7HCW/+fdtw9/yHKTWFpmqKBZngBj5rPkNhtTDDCJkqsYj
tUXg1j4tgIBaCQn9B0q/aG+B3gPLrudp9hLL25mVbsfiTzdekiV2hJMmhuMoavKKPJHC6zyW7kZi
80er82OQy8h+Df/fe6TRjH9xEt3/b80tRKUMbxkLfnnkAyyf1KfOhB6/uyI4mwXuQR+DsAbzybKR
YtXpOiW72tGrXTFlzcwbHamWZefqsilVpBw6V5dh33vYKGx50xwWpj76maAkpQrOpB7zufeldJe4
W1UOEN84AZdRTLkVSxamWo/wp8nP9fiGS/ItRw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
qczgIJYpE/SzErzK7eWJBGcDFEzDLm8cKbwJbPXuM6YnJxx44W+E60R3war7K2QGFAkOoCDUtDC7
SghJGF32btaDLzeKm0tQ669sBtQmMIaBrlt7I9QBkNM8zN9GL92qxNC9o3UVWMOYy5BmH8nUPgcE
O6lRubeltlrTuDe7UJQ2nEPHcXjpUJJ8dxktyW+LovBy1OxW8g4GRAsmEJsoOEg0HuDdWcc4IshJ
PvwPJ7LblELAKsdkSt65y9VaklaEm7MlH4ImlgIa74TgRmutLUbWxM1QYhGE5rAzFhGU5i3RJOdx
L3N7GGGvLMW2z9NSHbIFX+/eNII9fNJ9nZbgLA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ti1NUgDv8YPk90APMwfu/mRr38QYwAxZfv0T6zQ89YS55t2EquEGVqrEafYX6rTydLOw8le1Oucv
f2oERpSSSTih/ScZneSZmuPE/Zh2BU1Ajv0j+/+0uEWXU+5lLPbDJjnapTmJXih1MYPf0SHpZZmE
BKj2IEBI9MPZlh6bxpa5BWJnyPdAvHf+UNaMXU9+pmbtrzUVebql4mFJu45Z3+ehmFY4FBW3zXMF
44C4TlHACLwL3vHVMCVfeKhgdVDbpE+/IFhTStz7mZ9h9RKGanQcs6YDVM1R+2RKA1QT1fX4FiQc
1V+FGmrm1ujxmFGXwpfNKByVlfCY0oWhRJCYYQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
HuEXFK0NXt09xU2yxxjng1OLsT+ZEM4EhqBgpr9D2ljw2vDaMBrqEsRQTc2B9soDq3ewDduHJXBd
OGYxkPnoN6LhjULtB2nTgjcH6NxA4puZ1ZNcndDndVBo8rTW5W1OqHq6InAG0CqPpTIkuqz3ECPl
EysI++MCDfH6tIzlekxJFIJ1McJsTq5rFuLzMMcrmkBxgcayDpOcCFuzZzCczxmt/cCCIKmDybwT
OQXmOcLJoYLP4sFu6R9c6xO8i6p++crv2N3eIxZHKbek9xBBZqQM9EYuEtsbkqAs9XZpa16i5njR
BDFxTKcP6r7JgFALJE89AZhBbate5JXWp0v4ECZD18aEL17CipwcWPutNMdG1apzSPP5y59n7rMG
yxBPz1gKHc3Emkl4WcO0hjICxqmO6dMXoY8JvBSf6ry2l0sH9Ihr3Bq5WWmlhPHnoaNr5jl//vNe
KfToWtn97eoVSt1LnmXXnSpdigbHr0UIg8AdkpdkuNRaWdVicDdgSo49

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
mokwst2bn6UxD6V9UdIgCIG1QQ/d0FiJqYGOTI2eHPV6YElaLjnJ8DnQmZnGS95o3x93FDOoa58C
RwYsX1fVoVtXkj1LuZq0k7q9vEe4T8xMjpkeYtIHY9k0Xhy1Lq/xRlfzGAf9fvf9e+f4r7aR/Sb/
uCZxxugG5niTwLENY1n3NthYL0jvo8Fmdw4Qg0nTCGWlVCws+09K0g9/lx6I9EcuHHemcHO3fOZG
lMc4NaPNozKwnyDMoWUkwiVxyFEPFaQLNYqzjvR+CqrWfhFLo96JWhL+eaDoNuZoBVYQtNH5ZwBL
BoO27Pw10lgcReGlZBz3BLO7T4ddynCx0+eSnw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PiP7AjOQqqouyQMoBQqgWIDhUSViq94rIvGiIJ/UKMDspM/yXw1caE8AhWHTjYckC4yLpPAz5P6s
1Z6flzDPrzVwg4e59X2cc4IMCHhedna0rDO804njcc6amRDTeLsMLTkWfvomB4xwszm2AgT+PRnB
WHd09ZUDVFjiBXT+Oa9AicgGJHrX3w823yBPuAa704kje/SzgtiDpcTU1eLmLhLW7LpEd9KIHd9s
ER7Uk9Orws0Kq9PMTqMX4hMn5K5mFakOeOURiEbUjdv5RiIJ2g/PlQXSItM8fHsBTQa6fOaJwQTI
vHwK3a8ZBHpfT1YH+n7wNiNUZwD4SFXm1QVx4g==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ul5ZfTHJwMctaNhYRortUZizYMPYRef7uYqPSuMkxsArnxI/cjGh+KRMwzV86hyp/6TXSJIjm5ec
2wX2UONdPN+DOJ84jYC4JbgJQrPnTj7ioD8uLX/WlyPcQzyF5keqFgj5eR5s13FskVWCuAWf5m9w
mhFEKFjVXDAr7gVgAJh/hL8P6Psrnf+LGfiM8JhnDepsHEYykGlpD3fzru2BGgqHWqPqFMcnyVGl
vysaIXiJz/eYKvO8RGcgd3DJAM/wPm9A0m/DWcmSnczOgTjoqkHcBg2H5uJMLvufzmjImi6LYEqq
v04ESDEN31cSUzqUYcayvMFOnI/WNsWbFIa5+Q==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 37920)
`protect data_block
sld8QvgZKOVt1vLRfr0Y482e89VqTRZd4emrlBSgWg1LzVYzYH04zjrUo4VBVM1jzbgUfB0w7WGT
jF/aorio+anzu/poWh+D6OcO7qiffKQxHwTdm+dWCXpkyBz5d66+oDDn0RvL4Nsp9tyV4GhQindK
+3kFkH1kT+vthrzgQj7P6myXkZiuxBFq3VMIHMYh7gzJQeLNQseh1K7P2uYFCxHEq1Z1KEQEm/Uv
u/jQ/SLWbSiLems3BG2B0qu3XOGdpI4SSa/bkGMoGt+MEU9Xf5JcIJts5H9u78lS3LqjTWsdm0T9
ta/KABv82DG0NqwFFAK7y1rKNPn85Z0MRLHHjo5ej3jOp8qAdIeED1MeveuVu4VI2+thfsImzoGm
aVdAc+jHZ5RV109Pya7t/Lx2AWgFwhZwJ3GBjhJ2H+hUCroN1z+7dSHs++1qKgigOoQ6MbY+b7HY
0Y3KTBo+xibYk/1nePh8QQwMUN2ZG8kvuTS8wIqJnZtbsuROw7y3AUbBx8QAErVakBxd9zEaXJR9
wSoRvu42HIc+SreNusloIpBTCbjRsf5NC7x3PctmsuxhJ0luBNl6EJMDPN9uHLCHnsomSZbOz55f
b6X0V5RetHq3mwiEW8NqcU2TwDNlxdjOkPsnh/L56D2Rl5bj73dTGbWFn7eOaFIK+vqpvvU5pShi
uzACp5Fi6FxuAFYJBnl/21bAL8k0qYn04QgA2PLYDwb/ArKT/11rRStPDM35C4t5CRcg+YiBj2vG
7lMJQzrS1Qwkc+/M7J2ngEU8eElqqgGagFEZ1nkV9DN53EIm+HXm/RiP8wWN0dGIxpxCHZwsSnvp
zdKtTE/vslpYGYcFRWYbXFs1cWfCyh1FC9Q4QV60v4rt47HGPmP7uDeBkwGntgJTEkiSHoXTJt51
/QtLCTDekSv3AeZQNsY41FuGXLAml8qRDmWOE+Um/P1f4yjtid35+jIe+ZeYTEbP0I9ge0XurN4c
1hL7H5BWjQ4XG68rhY015XcTSURFOuBQVMs+kIVy2yB0gFMUtSOHIO3fmnL+UBBuq/XPtPs/szg5
gvXAD13mzloNqnWPkbBIgo9h1CTT9MG6DbZku8YHomR+oG0jcIwr06n5emKSXBJoZkkGM5NYRRMb
tsnr/yeJhDVyMvfyLtw5KtNpbcFypF13247iwrSyS0M88Jdwotnmwk5UNfSOQadPgTAe9UyzBF0c
O0YW7Qa7tRFVYNA+xi7xl/TuEEytZuzuC8uVe6ghA7HqZIdP9YW1L+bj4dvM9LzC3k0pn7BdAVCA
ZmbwGJrE8yLWXjMicB+cgDSceKyMI95ZADVai+WuM7UdmvzqTfgTVgJ03IqYwMHtQ3dt3nEYva/k
YO8xtXWO3mpiuJ6tGxr7uxXqCJ3hzkeL6v8HD0KNtIOx5sb5PXX06Qy3LNQv2XAktgSG9BgC0j3r
HGCr/LyRYFIogjz8Chrj3GY7YNFV3ZDFOgqG7IRTN714KcpWsEYmHbaaa96m/8IuWWRZFlVT1ndS
K/W97FskN0f+I14gZXd23neH9crIGIFxaNjsH6jrhA0pL+yE2GmZLvXyaA7rqUGkPatsL6RCcnam
znMSPFUmix0hFwAvSQLQ9vVkC221OEBvrc5TODt7G6UYQJSrGuUaLf469RnPE4F0Y78N5lc6iTy/
d0PFxr/QAwsVDMMB0J9CswzBRXWwPKC/2EJ+2iN+TExyuZnmDiRf5zkWwPHq5DCOmuCnBkEYWVGH
W4oKaYYGel6tzhjj1zW8nz1g5h4XbPJmma/tM5I+eRI1+t6NjZfMpL7Xz+SEWf5pBV6Zwn1FS8ga
KrFMnluj2JQwSwBfmdBdJSPwHmzUXmF9ihELN2Zll3h9brGWBt+YGoQ/vUJgkHuW5UxaEA7nVU9E
wAsuhvFhLx0xsreVmBRin0cwB3SbZx0ONWdzNZbCZf8rdNn5dA6cYHXiTUcR31EqufHkWD2COodh
h9Slnjdw9IoFMWh55EeieES2wYSSXqtEKG1wS3zu7ZjLRElW9rhj699fZGqnf06ScazsG1EELu6D
YS5I7GDNUi+9t3w7N8hpAv0s3VNL7XlLfcIEZ0yOWqRlW7D1w8nUb5kYFMW5J4SEyvOck6bk33XB
V2y0Ks1BO+7cmmGz+AnSWSePePnnJ10ZlVptZpKvQ34hFUL5EZesWDWRLgPUUjYt7lGJ0qb9JXp+
QKUlRD5qOuPGAdH6zdeb2jkGbVRgwzeH/S/coftbq+2Mpwdm+8VA5TngLUJqRIs2Z737bD2IH4nW
SJQe5Wg6ziFiFyZIOSMY6Miq/LbxjdVoMbeUXbWsVm4P4hGudQ8DIlJc7k147AcZH3v2J0X29WTb
YFxH8YjwV5yMUKpjghLLV9RE/CqWgs7tADBqK6iHZmim/eMCiDE4xpu/jXScyOGjxbFB+izW5W4B
ON2/fs43BdXSksDyLIP+mwNOVqEsWncMdDJ7GD1GN7kEGdcCynje5iRcKiz7FpsHLnqZTHC4wLsZ
OTPeVNG46L0GdBKGgXZcCBWctcC+KOWDrmn6U4rz+SyVuQR+J+nqHDWuU8pb8uqbF5tlBQIDFxlT
t01l5dcq4Ubv4JSgL3gluAkphTFzfPAnQsUYBqCZwPwVPv9wa2Izo7AP6y8nJaL/EIItGu0DUgUX
9weqTSANe8bn3670cVTDIC9mKclBSydbMMG4KfKyYFdGveRszedKI7YrbbjN4YeqlHepNlBXT33I
2KOxlvY1G+9M+jiVSM1X977YET5P0rUt56pIoWgEs1Wx6atr/Lo7yaBUR+z0Q8SJY/gVnQNOSA0w
lX2YlvSIMHWKpeLQG4qQfGhbrY9WXPRVWvu16avamlQSXCm7jOLF38AzFGzRx93qb+WSnyvsGYO8
mHDvHM5XyRrzaOJa4OtiAtjl/Zbv+Gk9qlW0Nedpnav/l158za6Yk5QN5LogWBmdcoier37TOSzH
NfKbHBZaOvERZNfngzheLkrRvDZ4TPDQudejki+Dsl2vkmAhMt9qS7X3kmjRezKW8EWqrEBFvyBM
eKU3kG7ELjhe4ZENwms6jX26mEQUhRReGHGXG5R4f+FQ7fzy4GY/1Tm81nvdExdNltmSEu2VNT8+
QhLIQgNoG1URqCVlptlz3y1+p/dbLrU5KW9/Gpy8VFBXEFzkcGpPz5q9OfmDqZaez1U87oCcu5Xj
BWWxjGVRnL0kSe9IoKYXv+vA4LgkLfQb9SluVO9gH/CFXcux6sZovdED1C5ymckOnYiLUnVv6Xnp
r4+XDgNL9ltK9tRj8zEUQnLDXLdclUqvUnlVh6Vg9QQ+UQ8hiK1LTMtdoeYsH0KPSfOlOjI7ok1B
8/gR2vrZ0xSHKglw5hXKnxDZDVrMWudv/IvnnNTqLhT2psqPICUEcT+tokMR6P1KgoZVHtlEjcWV
N9KrWMJ0M1vQaDwzBgxV5R+sj1D5eaZb6f+4V3M4Ue20WJGI4pDjoSq+tO1seCKCruZqgKxKb+QJ
UIDd1AOacybczlAnDm4DR5BQkfYbCItaX9MfsN+maFXTYgZhzz7eYeacgcsFJQMuzhOOC4PpbpV8
R9rLnLMjRt0BASUSJD1ALeJEKoetL2c181sWurz58I2KWt83ODxd5i8Jm5s2QuUDP9Jvs+L+Nmcg
fzbsErVQo5klr0699qY8J4wDdR8RRek8xu3pe4BDdX6qSc0A3OTWhKECClwRkAzsuSLKlwqam8Pd
vCWiPoYSpaAwKahdBhGBScbEH7rWH3HNZ/aL/7KSwm/j06gubFD+SOl5tphARyDkU/6ZjZMeEzvq
xqVbgdlvptsxX7O5pKPtZDMUlE7nD+oaNaL23ZFzXIphjTmBfQDtvso7AXWCF3mKJWcNXI9OQmPX
BCrstbsCj6YjInhYKNRKyoxA/mpqNzBzd6PHjXTEVSBqJ7Ib267YTxKFnohyF/pGZetJSpq/GIk9
MqB0xrScqtJFItYvs9JcX9o2QJ0elxp/GUa29V3/wvbCWVdrFbJZGczX7ci7O5dORi+hzxAwae7x
p4H+YwkSbYAyujuZxCeIsO7SVUNLWMf6QWfX7iRJVHyxz0PPQP2HFPnRvlBgYQp4w9bfbBwd6VcU
qK6UAlF0z+UXKxbhjgH4gkTo7f7tm00oG5M9yiXg7yyVWD6owyV2gCTIZBQZk1NKmjn8rTc3EDhL
ztXV0QEmR0ifGiyCxhNh+cdnzd5XUib4vRZHrtGSSg5EExhiugqbd0sZ/XLyPLUO3tKErNBtfFPx
TFNB+VbdaioEGPZhackkecurVDgnBZt/xurTGv9HCBtrjSS5o0o2bEsRbd6K3WqhG/LUYaZbl18M
jxk0TCYsueqAMBtpCAIw+n5QzplHnL4ox65kRah+3nbc6s46v7Dizb9PljuHU8idsyxHfrr3JWMh
C6GMcJPEbdRCMaqfacxPJfqbwkuvlqpc6wx0my92XIYeYe6A05g7e5ZucvIpJE20s5KQ3isu/zdG
dWVr6rocSegGVeID1/RcAfugZGElAcVG1XnyuHk+nhYIXpYvyDzdIoglIiN+9gA+CP/gHiUs9Rja
/OMkgSd5PP5KmZyNag6duueurSqv2EvZRPgFrc0sbpPbZQpVXi+iXu4nRCUNefPjYASnCSL3kK04
muQCu2I/UJB1ShLBBIawQqPDBs/DnXGLLs/nODnw9fjOus9CfP2WwaPQm7fFuQYiLmb+A7esQ09r
zGT7JVTZVpCgUmM6bRUU3EwN0VyYgRTXtg5M3gNp4sRMwfadvu7RGmaOvxaDlcesVR096EFuyYMb
3aTQlA4WVER3xOdOnlMV6ZmQHcQDF19KPmHTBbbmbr+ytNH85xsjY0jk6TfxXpdtYbVFxD10p1gh
smD9MrsjeKgci1r4nQHQRDTTYQhkvGknxHMze1BNDV+6uvzyXJOHPux+T4yTpnrgRhUyeNKUhzFD
uL9kiS/xAQBSi4YrpcGpLm9kCoqCFtcAFhy+PxC15f4JbjVCy7s7YsMOoOCO/XgqOJCo1gD2tJYS
yag7HAeJb7Q0d2EZ1jGSg4hdsIb2b5TWulmwKWc7Lf9RGXWjEN7ucwoIO/jM4hyDDgUNHBzsJtC/
OB7Rq2QUo1Xu3CoQxNfYcn/+s9+8Cw6D74/6W5uvDBr7Zg2/ta2J4aSK+ASodVRXx5aLuGvskuXI
90Ejk5xFz5LAPL9DCK93YoSnCdNGu5aIyatTW2IMkRwama4D8/Mu6pqEa7Fo5EVehDpllkPng7sS
ZP4KmcCfDFCaXduS9W3SJzNx/wyvqlY+xA1d/sDeYwPSCxsAUMUpCFXVPEJq51NogQEQltAKYq1W
iT5nER289l63Q8VQ7u4rgpTxx1jp+U5qOtIaCVnSSSXpBxUsLwf0muDSD4vi+eMNWzuq3r6XC+q4
ggX6jzx47Y7U+VrMWX+yto1sfACyA2+5nYwmV8mW4OOTc8l3wuXTGy8ezjdNzG6+vebanFgHXlJm
x78atrFKTgKBGK0iQpT9Uy7wgmV0c/EB33/gRExnFSq/c/Qt4L5+qE74UiGvDiLkgun7E8fsHpX4
xlAjR/Q7Xh4YfKFSsYnSxTnuRDcJuTiPLPPbDuLDfh96dGtGavBwi2WHeSkASZql/k3ZGc77kinW
6WIKmWYdXRIa9vaneWTTNUuH9W1znV1ENyNUWHXsIoLaLJE48HLIbo8lK0MjvsSiYZwybOOXA0C5
xa5k1fdh/8SkKz9jNgyj5P/2kE6fO46i6gdZ9kaOeDzWe9wypOeliskJ3M9T83AIPY4Zxf9n7tIM
90VHqi1iFdH+Gtot7W3ex/XyFsm5uGbhTH/8zoMKO22AjAQiFx3A4k0TVh1Qh4/kpGi8ca95F3SP
N0OAa6YpQOfKjKJgcnRmW2uRBiiTJDsVwqWy7VTj5bo+mgYdljEa7SPYEQ4Yyl//OGE+LVOdHvwG
4+djIIBzgOcuJ04jehTp2+4az0beLuoV9T2h+NUyob7kaEc4H3NLPz1ppbxTXvr+AHpQHQmlIn3w
jhuTkTn+rGGkcNY4Zk06Guwv7k0drrKzDwhYUWGiiRgisz4tNMMIvhdWRn7wc1hkzWqUlxYeGKDb
1JBsqWQAzFw5jUDQbWuHpw+9Dr+ZuLPfvXZ0JR0EzhrWV4bWte/mkLJrWcCDk/i0DJvjOSAwOtgx
hzvjgIM8nIzggfuVMXIo4Hlfz4Z+vyioFoOf5L1zqnpDSDYCAyRlqE5iFFJtlOhZdcE3ebfxsVtG
IQepblSGrn/Qvy3g5yVbaAMvm9Okhvj4Rt3KCl4ZaPLnNbW264N/pijz3nVLaYvhpX7TMSWvNM55
Mqrt2LqejJWZbkuWGiuSFL7ev28eKaF5O8o3MCN/hk4/wE8wKM2HLQbgOXgGrGUkih2tpf1qkidQ
AINlohP8jUBmpBIOeOlf+1MIeEybes75H+NNhCPpqqW7SXm14VJiLuhuEpAFrRvGqfRrLj7zCZgA
UpjG0c9Y3N/vV1q48shWKNE5XkC9Iw7YAMh0k10oRz5bahTLiWIgwAzIcW/Lw2dvFBuBKxLMYA/X
xWrX8unerb2dJdtoiyVdnRlNOVEwwBLtlvdxju1UEbiAwhp5qgcIXugmYURK4+buHH7Igg3LMH90
2cBbxuMJTRANjkMAx0T4s1MUFk4BivxmBzh3I0G2kL8UZNu4wqd1EEpGNmrn+K98TDgvNC9V0nLt
3x1f3byAAU21aWyi7lU+Po9Z5Jp1SmL+V2gyb9p9DQ3+Qi9Z2DiQpU7xCbce7buvYOCNac+sGypm
Fdz4P7pg8wuBN3Yy+8UY9XPgHl/rinpfErN2yp3eYxEeZusWXFp4sY/13UYE3RKkbfN8bpLGAAFH
ElhWPcppZeSWbKQLCxZ/0qZmPnPFyW4Y/TwK9a6bEymIO7GWBjzZBOIYTGo1VpU3fe2xFJbcYcus
FRb8dqoi+4emi1k15clr7Dryag1pMsuT31UHLHEgDf3jPUSROICV+69SObULqJUuex+J9xtNLVDI
uNcuLDB8gqFAOtuThUylYvFQV/rGol00nh2CemjNad70GuQ2xeyB29kEZRV7lCJfSDFMJKmWlXFL
qzKLGk7r4F78kh3oE2Dcnc/hd8yjva8TEMiTYl3A1l1OWCMFXmONTFrITKlUqQgBkYmWz4Yaa0iU
A7SM9tYLZOnzMLR02FRAVWGGW1pz3LkcgrN5F1ETtKNzMe2C2E/XMDnFKGBx0fZGMhJ6mIWWquh4
zkdmw+7mY8KQArLq19RZFZVXCwAuRgWsI799pIBAOz3Q4gNRRdOOOfq3BVp1Gf43unb0ygeODid8
6eEz2lk6On46lU13nUkSNpch26rIo9hrT29jHscQIVr005Fu8tKLGsdkkamEkE3DpadeR9dxge8R
7L0XAI+GvuDpGdulEzV2pLgpUyvN7dGrNWcqOJKW+xmKPi4Qudr6eQuxBx7BsdwTidH/sVZC0X4O
S9im4qsfmIFA3RBjwZGu90hjEr/FQ6H4u3MP1EurJtlO4UBUG8oKsHiwuUWiDe95dQ4XWV9h+pIK
OId2OkLB+bStVoK/Kn6ctnqX3vRjrW0o7V/VnDJ/3FrR6lIwBmL6TAPtptMLkWzaPGP6GZ6Rg2md
RmZgyEnQMFW4Nzu+1iHqX7wWv8VBX4Mq4e/hX8a2Eg6zOn/nRYYRR1Lb0ufni5uzqse5bHYqp4Lh
xZ6rtffvH06r2s74P+UmULW2t2mMlSniN4AKZvmhTsjiFx3AVSEr3j87CbihQ3Srrf4flEEeHTt7
e06PtEa7ABeZ98FzfIXcBSdy30YZnItMbPxn7yZqjfhErnlYtj8cNpCLDgHxiT4uxAlQaGTAJUFw
0Okqrix4ZiL3Wm7xr6CgXcEzpTzJSfYaOP5CPaXU+xZIO2MJ6dToNpTkpMDirb9N5Hmg56qw4SaE
M5Y97SUCufNFNmGCjR4MY89UHlqv7KPRz4/+bGXd+qJ8QYPOBi0qPvMTWcYzYaam/qhzxzxfzQ91
aBKF7MgqwCnXHEpE7sckzESdprDNzL+pUb2qG1ANS51vjeeHQdo2thyYBrEr+pvkThaB8iEfQZZF
gvkvMPtdZ5C+air/5n7tW3okjGkC50AxybPoyIrzGDnFrZPaohW2RbkHQLC54RaR4VZAbfCA29GD
9LpydgQa66hNEdQLkAELDsuXCJPXWTQts8pNbVCWq6dYI259T5BJ/V/MBuW9Bwrn/w2fORjEy6Hy
bpz6AL65+GUwPq5kFMtyPJKDznfVS55pRx7gIx/dbkvk2RoiKQixL6crulgEwPdQDAGlrEVkwMug
AEB9K/MXb8o9d287kSbYohykgd/pzE2uIbvGBLZEZCxaAC6DYvQ4Fv0NlH7jSKw5b9TCH8Onpy+M
yuKbzAYjOipDEy9Ta0EN+xFYW0IiBFz0lnEfDpVJa0wR4tqCpNOXQ/8wce89LbC4STNEgKMUpUfi
lSEw0sxc9p37wuAMZTBmucM/ypySacQPWaT5XWC5vX6WueqZJvGB4/vA+IazrPT4mT/I7C1RenGQ
eGNktux2nkWSCK441HbrEDengeN3Bzg+cvGjas+8rolV4/uPikTnbmwF4ZnHC/uE8Zba3fUhxLzx
nlK367HPcjCNcB8Jp4JYBZW5cT18sZGTEm9piWyelKS5+H9I03KrYgwE6Y2o/f14NnBC1GplB0jP
j/xxWT2gxuI3qGjyee+BXjQInyhHPjRukN+b5IJMS8eXPfRLd3l0PHKiHuHNEviEsLeqs/frxVq+
izGGg3qtWc7c9Rt2cRMEbWuyi7WG/PxcGn/ILfDg0h/OCsjLQPM7XUlk1/i5g/BS4cSr5Z0ew+gN
+yEUADXuPs/7/wj3s+i+8SYvxIfLW3MuuVwQECeQXijFqjQCSlSsknRRWUa8Uji6nrdrMVlTIa03
R9zB4O/JjVLIvqIN4AEmm0EztOFUnvURpIn2yLzfx5wciU5WerpeXtjyeJeoDhkDJAPK8q+BOcL8
5s6L15Oe1EBpyb9B0pcraYGHftYI/z206USpNE/odc0zeeU5lpvFUc7D0a9jQ3WWMlt5cQo7058Z
g+DE+CGLeO9Nn9YAxiwGsjECeNYgDu4UnU/of3kUx1st36p1Nzp2pyTr5WANX5cjhCcKA7LqvO7H
/lUe8LKAMQz1KVN9q9oQmvjWxKVKI0IsIKHQ2gfMvZgjdy4Vh5VciBj7YA2nZ6CGrq05DGUeaP7n
Uqtw1Jp+opg8zMBj2mOuh5Z6jp8XFW0vgsTKX3dGVPC32+URHdqkV5TIA6tpEuiBBgsxCKVlw+8+
xjtbVUUgbmIcLMC0+LafxwRbXr6R2PRasbrPrM/pcQkz5PEnUmCmzEyaqphbC2EnLOBgW3w5Cg1p
ouLxDhK0tCuORwNZ1StQWw0hefeebO+U4MmnG8i5eA8wmjarCqLr7SoNuu9M/iQRr3CbjMS1t8O/
gXmTxswAr2EC8YljJFZPhfgluK/6+rz3f6Z36lhp3QlZuTOU/h2eZdee2/oSRNhUwRSfFwOt255N
BPgjuv1raOBp1CsLc8qf5zpxzgFW6qLS8S+IPtELJE+NRiLlFxRzPWvZF0bPckrNTdmzWVTFiRvB
rCtbrFvhYNyN1DQ4IhSmOBgXGxYdKpeSqOfe6X6M/fr4BGzaGXRyj3nbTWVXF+7dlS0YuY0qwk+b
PdXwvFzt7nvA8gKUtZ6wd2hGYvYiaxxgpIRQfDlPMbEQkxCKik3LqSkrpTgb0LlT1TFX3Pp0sg5N
gc6PCqE2q68tc6IbEKvntwRA/TSpRG4ahLyc4jr0nnHoRc7pBZNeeVeK0KX23oHdt4S/AsY59/O7
6PI8rc+93WW47UNEBOEgQ/e+olJxG/JdxUDsRgvjo0FG3URf1Mx0z/6hpw2rNUfNvT7Cj1XV09+L
WkqILBZnY4dicjuLkVXejWBId4zkeyFMwmCDn+I3VOcHJ6gyyfAWGmKn9g9S5uUooyfhnieY8SuY
VDjBAeRiN/THY6BSYxfhcWpgpD1ORkdMbLNVJOvp9o7wZSiP4168Xs/MKkzmts2teANb/XvL+7el
uowcMnI7o95FdOHfsQWauNPMHt4GzSuqR2psWpMc8d5gn3Qug7xs2fkBtkGa6vZW5AfbVt8aRNHT
4/g78p4c94PCN479TAVAVQLCGOZUgp8HWee0+9NcZTwL4uKs9jaBFrHMwiD46YaZbbbmrH7hkV8f
28U/+cpuof2GpIwhz4Cov1fqWcJy0Yn6lz1c/Y7wGTHF38AyH85PykQykVZaueGhtcaRMZbt0gDP
ERpGpNObAFgnnwbGCk42iEPDEYoc6FuvA14fa7IelCKcoewTiLo51ua/9AFmdOwJUr9Rl2Pxpszz
VtFC/beWyjKiAJHmtNYBPx4dRiSHkzb2kacq0C42x0WGitnAw1iPKIloAGzFuSwJL2H4AAKP2CVc
vrTErpA54gW23fHXgwpTDYPX/bDo/kQjENzW1w9Qs2Z+ds3PFMs1HYcGBm6gK1CtJNeNY2mvwOEg
VNKYC/Qq6mPXm5zRggLW6AchjIUxpHENsvRs/w7o7cX59UYo73SzwYf6Fz+XmuswCmK31vL01kL/
Kq/5JCNoyES7gI2Ko/6wuJfQzdKPiGHaOH6n3hk8XHH8h8Ru54iDQPgcUsZoYdMD/qd1KMh2dtkO
2aPXsXaCN/omjImOp+9vGu7iwlsQ4CZcXuYsqfbOcrhMEb4hgvPvNt8EQC6e0BW57ryjGWJPgGZg
rWm6gOyrX87uKWLtDznx4Hc6H6lvRzVTqFyzkMYAlsRdt2mHxyb7CV7PlS7nmmcdzDASX+jTTRFZ
WAkUa4r1sxqIm2alMXH3S/DGu/IYvKYbuc+/u2AMLtyekSfL15qUNAbH6uP8jU+Dc4j3vg16gu+j
bsqjxFhh1y/TorDyG9JSxD1jVLgTbZLhN1R+UBCSGJFQjwPU1u3HOGmUkdvlnbpX6Qv7qYxZPPCP
fElMQOky7vaCMKVGX7SUDc0k08HEKkqsTLpiV1dxfvgvOz0buBL6b7s3FiwZD+aHCPJhneZSyUWN
yFpS6hNnJWX/Tx7qFVu1+0k7b+kKLfsnYtQFWNvFaokwCeLTR79MByBs5864adIvN9n/h3Ly+b+w
RZlnd6ImxBp4fFevQVRJVYSyNKrw1FdyrC/RycN+7cogxiK/XEWkFhuC86C+g1METr7XYAke2L+P
WV9jJTIdri6jxTbIW9cJ1/8y8nDtYwQ7Rqwavi6meA94Z0CQIaLT1BPHj3FhC46z/6a+4KMSZEY6
XtPf/NvyV4boT+eqjgru9eNnqHobso1Ra/m1V9WCXBBLGwBeOOU56aEIliTZWVKGPFMNNM6xPsd/
apdjfjzDGVjh3Mf38ESynPAwXAGqipXYvePFeNRp6bg1KgTKdwkWkOc/8If1LF8bjV7h9oO92nbI
oIvSyFUOrLG0ZzRngpQ68Y8G2ekcHJ/y/bibU+ZwAsiwRU5x1hOqYRMHCjJIyXHp29d8oGJ4l1xP
s99iEpbX7cI8Ibmkb0v8yS7VX3Yh0VwjCXcQmbCifaINIbJWO9ndt6Jyvfsvw/DbeeZQxrWu6kFV
VQAA+kIU1CjJat+BOPkrausK6N4UE2xTgdkFoItvsRbMXSezcJCQ0tzNhaz1bZRXwzZ4nMFP4HsU
w26sBTqLjMEjYmu5hrosnAO0XCCLqLDm0lY5JqBgp/gXYbsQn08f1ljZE2G1q1PyuU3CZ0CXbvUE
pmzjM2AAud4DKo1ngyCcbyw/wRtvbSVyv34JwnTJ4jN2f/gx7VJEe6qe0iuruzMyXNu4+WGwXAJ0
Jzdcn2qiH79/RlWl59tF+I9uW7LmVo2tgtWAPTI0PyAl3AKntwYJhED2MZ8Ne3o3OGDdPGwkv7Kw
c02yUtkOwtds4RwhDF9cV9aXSyjvretgRwMwUSwwUDualztZAevUlK+cHh17h8LS0wEgqHkQ5lFX
iS3y43IhjBb1ALpFvevwMn/SiGF2bhGFhKh+jxbe1ZgwBMmbCd7bNfhY6MqzrwR2z6VESL27rVTo
wVXzG6gGKgHT7LUmV/Jk3RHKYQ99yvrcN9iWR+wFMPf9KnyGOvKAcn5Hp+OaZr3aPRYSUV9B/40Y
SIyGnH70MIKQERRQaW5qh1GoL9QdfUsbY0PFh9n3VPfdMK0GsnarYOpEDr0MNpBuO6fS8KUt8tBO
L/s+k/EVk403GLSranYkuoAaaTpU9N5uvK6PWClHR36nZE/9cInMzobruED2qFH7nu+nx6dU0bTF
hJXnjfNFjSdqS4BYdWobfHAWKDd40+phMHWrYwSvg4uHqlCaU2FNSLWNyf5rGPzKTw68AakqK178
AR8CWybpUcTryrU+lkcVfMyxkno1ktiLvUBJTsSFtdYtGH1rBhvJpogJu3si46hLibok/XOhhikp
cmNmP+mBX3JZcLuUj91DdCHq6lIhSTS2IZ/SCscn+gbij/eyujzZhmUSxhjVnfEnEn6XmMheScAL
Nl2rrG98FWdHo435HT/0uwYKc1UsaYLRmgx1CZGN45qrs7dXPGjEhREDAntCQtkuoZP5IbCunffi
gIagmJHo9+VbBv9VUpi2V4mmlCmBRvWctdp3LCiUrxkmba3tftZptNZLwtIXNkHOriVt08028tku
EeeZOHax+9agzgi1KBQI+sCoX3QArGhPlsyMimwo3pqK6d4IsHz7XUuvuF5DgxT6+yDAH3kZwb3V
rgx37fPZ+AKOJiEPxxQoO6T3ncBm4k0NjrLhgQWlhk73fYzitNzLM1ih9PJoSCF0kTwY6s7ZujPz
tlkI7Wbaun1zATsGcV68FJ5BHBCl3vC7r6a8HxVb4k45mOVQ3+PZ8xEjB+jk8u/2H4zyBXN1eKJD
4aO9/Ral1U6GwCes29fqZz2+krTKPh+Bak/97R9X9811M0SU/n2rzO6TnFclmk2hyQV3xC497+FL
/zXEieP4s4El+cw88kIF21gEHwhVXcVPPclUXrBO2kHBij5a/1UokO1+2zLS6BHCc61C60AtiBfJ
8KzMSfyu5ue3u3jo+UgDGYT+cj9XqtbJRS3G0OExpL7x8XUqP70jBhT88LlOn8mxQ5p4q3sKvm75
SClmBvBddxY3CdxUZd5RO9EmqO+eIu8+QH6qLIjdlBek7Fs6cm7OiPHh7Cum6i55d8V+Q7huZsVO
ToKWhD1Id4Kn0HW9345o+bkxscuXQ07Nv76kpVcdkOjKrC5ovV9tgTLsOKZrWqlnRZ7TOihkW4Zl
YZkutwuu4dcJ7m70aw//bb0mEeBm5rXOx7f5fG+vyanTzrVmeh1DfXxmHhLFYK9xkppEoKhYezcy
qi9LxIXha1m9K3l0GnDaALy3RVtIbpZp0cJBwHvZBQh3tWRxi/9sUlRGvV0ZAlvkYv5isKXFtrHJ
BLvV/q9utSVSTzsSTvL/AZSZwKPsE/106i7vtdfX/hQ2w+ZGMC/zFkk919GkUtMItBodjPrCLSuW
u3WhX55Z+7sezAIMjiuilC31vIZTXDgs/iwehTzN3Xp04hOvEJ1fPO9e9mUzGaFCpoo6HDlUsB1b
XuVvNSlmwBbg/zv4xN2peCjMFCC3vyc4QiI6/9T4ShYliyA71rCAxQklLjBClKjfgJlkvj3FzTch
0IjTVRwcl5HYMwOyvrLHqwkDgoDF8ZHboAtgP0DS4Au2vFvh4iW+GmbaTl/z9Qz8fzGT9amv7sAl
WQgEUAPVCL5k1RKj+dx1ABfWM8MCLMpA1pr1WxECmwJDUAFxJbirnoI1OyDrAmdw8gr3sDidKt5C
eb8ZS7nHY1YBGnfe8B4qKUjk79mjTtdCmgQrbmHVt7tEK7xLrCAQMebvZ0rDPlqbcqhftNzDM2OO
0KedMDrKFmwGhrYWihl5qeZPjqoRAYGwB8kSrXmIS8fz/UCPfPolEbray0/zyliwPmBqwCaQAPA1
TlX6lgcnrdqJlapN/CNk7vT4AkVQC9FW7gALSQ5pMKlZUeB4N/No6C03oq8dVMBmq4yHXLsgEXsy
VLSKqzm+P+X4uoq/z5zZyekMXpl2JDYQUKFD3nEOi78HVExgDshRVWSt4SEt4RXlA00v+y7+psBG
DOfg12BjndHlmuW9/z2/YOBfMcagTstr1IY8v0lqHLihWpEwS1nbOAE23r+s1GqvWXXLgp+4wj3X
bdoo5o0Szp/0e1HDXr/2idULGH3UH4BNwcjcN06vKf9ZgyncLFLlrZSZswJVqV3Z4E0Z/I/DcyXt
Nin9crynANYZKUxm/gvOicengb//Tnm7VeowvLV364voT4xNb5//3btWIGMOG35Yq05c5ZJoxVkG
QXh40ZK6gbENGXx4bpcEmKlH5mTnfaWWbpB80S3XNd+cj3+fxoOJ+QkJ+oXNKBhNx7fDSU5JPgSy
HcQ38mFlqDElNaqn8NhK/JiKSxIh3gaJx+Tixjjl5xiiK1AB2YTuw1t7W9b4aYnfvkAi1fAPXKyQ
BtwXFNGbLltgvXiKPOej3oKUI6ex6NZ3rAek+xyNVsrjvJHfmLPFTChnYACblQM3nJ5qoHqIbR/9
gv6XXCQUPOI9vSyyyK3Ej75xYVFLnhjLnGVLv9++9KgRUkrZZX8i1jZJv22pfdzK81lG+mLcHIyY
uQoR4bqmOg6m9MNJmhrj1xGYrBgowUMjR8Tt+ZMAf/nsDhTLnva2Sbul9JpJ0xMM6M5+vLNMzOFp
N4CDcQD5wRW7M3rAGWMqzdfdQADnsiR7kjKh5mg2YB5LuvRastAL6BqqLtXLrEh3SRtQE1I8Dbcg
9KdjynOE/reyluV6dHOcmjNUrGo4Nw0yoEm59ui6Ckw6KXm8XKs0YwM38oMo+wWoIp9664OVCrbi
Jl4kktCeBOTDO/toxNFNXuuTX2FA9TQOpL54lQdYUjkQ8tN2RoPS5Y9yBwpBIK4UIw6jX5VC5pqi
FiNlnmMz1aApPXIsB4Ocx+jnXeX94kMN7vqII6ZLDjDOI2t2MUVU1sEOEM198y0rKAwzJWpslx7C
WmDB187LYdnZPCINh9xlaAmHKrVAz0lCZMlgYdFIggKSS83UGL955aaeHAOWUESdiC4DRp2hjRT8
7xKEFk67Dwqhzn7MswVIVRESmiVEP6uDd7c1HnGCzSibAoddkHvkzUAQ9/sey2OE7dVL7/VbPn8i
zZtqa4r4pXMkSlcQU/idJyTvRsppm14+7VnKLGz0AK4jcDBIJ93GBp0Q6h+qufr5rNLVtk5QWXQu
Km2Gx9ysqmvt2o9JTWEIROWK82+FlTlsF36j9gPbuhbnXWELyo8jqlHLGYROX6/WwnXiaYznTskF
1mG+IUgFngvCEMQ6u0kwfudHE6WOr6GHcWxecIcBRBS/g7iU4ZPegCRV7jL/qDhtTq31s/Ie8w9s
fQQOdGvRD8psOIvg3zI3Mkr4AD7LMjnybXKnIxb2O0vvXYM0gK5XZpojOLXrB0V62LOZyMREWXpD
f/uRAr79BfsXWMf35UHq1bHiK88GapjOzVt5Q3HewjdqE62zmbqeZYLs7x78ZAYmu1tDu332Ec8x
DlwuJZU8Q4k59tKuvLmOeaf+FwsFHzj2EyYikHdTX8vCyusVAwJ27q4n1vWxMpFNJ1ZbZF8ttnUZ
rZgtqd/KTRBtukEx4whsZpQNcu0/Je3zV8LHU0qOpRyurVCWtHV+WJzhXE2VvmXUlYV7AI0iEflt
aAdHsSU5WI+PQsjLUNvTVrcMCKQ5ibR+NretVfqMQTACDohAKgjl9M0k+qUQDZguqRrG1tTBvaDw
g7jhE6oT6ROM0f4Bb/GJvwy00jkwmNr4qfrCk+CwNGFtQzJTh5GYpRV61fRGoRVIVCO5U2IhTHq2
RpxKUgVfrdFyMaPMTQaceJYldQhiYBdFfPkT8xzXLlMiUoCzJ8XthzgBSJL0wIigZdQZIu1TF60I
c2MZ02XayJ+U9iy9r1JYPKxP23bJ2xTpBr8YvhL/zf8PgDkIAr3R3ou6ysN8AT2A4kS1FXHpwVEt
SUIbKlMID/ig3TKrRkst7oOnlka4UhOkkOqOoR4yq4fbeRkQJ2+9AQEhgrG5zISqlit3iO2ZZYoY
hY5vjLE3AOK8YfpEq9weTPs64PaiDBi1G2v9uz6RjXXesMQ20KdjQiQg8PXpa98VNyWtX+iHn1+X
9miRVYQjLtudtDRQN3eoNuARk3wa2DuAZAp0YW3MCX1lWewfFsbbvLPk213Gb2CYcO4WZMvQ/XPb
mwFaZ+6oY8n2FfHXvHHEOqI45UPFRnZhZmP+M42D4fBfDrrdC8CaYYHnSe/QsGvNm7ITUuBxH7C8
1LKg06lkVyozNQ9M4Seh0pln3GPRzalJBd4eJedXs3j5j5mg1GuAvDKxE5xK2ePXi8HSnEj6uY4o
HQGnh2bUe94hFccNyxlahhS7dlVx/l9fRAK86aPjKa3FO4Tx/+Z0gVaOJ9HNio4t0q+kSwXuD1mb
bk/fHjEHz7YGx0AkKi1nnqBHksWanhP3YKcMvySBfoUMUKVK1iyvNp5IintLXXkU/4gHHRcftxlZ
PcbzjJHsT73umEh5xggJCxu0CMCg/ShkyyuOxgOXHJeK+ZVMuwRz42bKPtAiZp6uTMkOXxMTF0+b
5NYdm9fv18Ph7znBA/bOxUXwJ5ivv765mWXEyOiMT642cMq9SUbLhsrCX3WA4JwWJptw5I5rNNt5
yTBDDPAHNjwAO6UVT3sOK1FhppPCw02uKFGDA7knFDoFWO6pI5eckP4GLVhQoVXN4OzK2RWUXHOf
w/U1hJJcIOvEGY4BUkHhrFSSKgOZfDjSzD4ho6gTDqfMldejDrefCVZz8/Ydy7j7xquaIB9Ix6FU
i5wwsmT8VC0fsvEkHgwJy6PJxkJfpWZB0ZxR21Em1x/a0Lome2bsxmo7xEQfpTHhiXx4E6rBpyYU
VSnfQQVjUvwioPGGPAndvBGkm2qOXWlZp/lBrIKOGpPlWR2zgoaq0cpj/WQit1Dd8qBnDhfHWECx
NPlSIgu5S1WLUpZYCd6CjFqxNhozO6I4ypAqfMKMNODY28glpE2ZeunGRbvERNOvnlxI7ksK6KQE
AcReHRjeL2RLo6ZBTM8e7WClfjxd+/+ikTOFsDk6xUBX56b0c7mBRqVH+snhxMSa2DyCtpAYbRZV
pyfjcCA+YwYB+Re4qVojtcdJYsabjyj9BTNV7L4f2tkvxwlFDi9j42QrPIRICYsLu1ZyhSYjwOmQ
lQGwrAvnhTOieq7sRepdjTosgBMQu6cOTKkwEY8HZ6jAqy5AttMGTGM4lZFgoGqb8NRfbqQcCUVm
aTZsLflclprPONTwThrmX3nDCZY7p20PQe66LSQ9vaTZysM4CaW29zX49YsL0BCUmoj/MKuFZDa8
PVsRMebnzCXlcdPSsf+awyyfLCt/qxQPSF6lWCONJRGLDnxnkdrtQGzub5NFRu4/BQFD9eP+M7iG
sBWBtqpOJI9hRdRTVUcThKSiVSLGshp12ZeszwREa7NRAWn+DCBa6Wx5gVvUvIerzGtdw+613n3q
PjzdrRiEnZ2Zi5CUEKU/76A6/kjJNgDOH9hKz6SNjnQe0dJPWI9+cGjD3fp31XUOs6Ng44+EYjCb
9IBwzlZ+hUgSnK0lcNgfHmP+cTraBaH7h8yDxzmVvVvd0y1uUF9jNLB3HWPJHtYCjUNreEWi6zeT
oJY6jkhdwKiVkkOunFHijeUFOZtOGP6K6pwERBNm3o1+GbgbzTYZHoD6IuUjm2yaPaGXk0sIqAAI
eX+PfWyg9TjoCxl7jUx9+dtbloUyALHqXXiGn9OCNE3ZxGySRRax+nlwvZUKTVWv7WvblCW+Hugc
VDgjyMzMIKUalKr+tbBB+58lh8j2Bn1+IiC8xtSYoKBop9brChpxUCoSVYZ47MURuGlpnFKxOJKw
Y6vhjkMmFELgbtItCYt8WVveFsQSfMbojWMmqvaUjig8NbW7gPgxQ2UkBzVo2quPatLXNJ2DIZ7t
n4xi8hp7JnX6DPo5fflA5VIzbRIODsSH1F8kznpajFEPmJSHmUr8TatR6OaQYX2mil9d7e+xlRzf
WhJJF0LwdkisWXCvMZ4/rouvDCtg+83kGlG6F/sR/RGs2jdsOnMMcjP5zGCAkGNHo33/X+r6gsVy
W3ZGBm0yuzLoQlaC6NxlTC5Z1GICQ6KouxSyPsXCEUn857r9x4CJKdV3tmQeMzKl5To8/vEAF1T2
85wx8BmjI8+Aabke0uhjidg4dzDYNkUali6IKzRtJr4qiE5cXGURH4oxbGyujQVZIjkPpuGOjY1b
hGwbZlnTYUodhY06o/h3H035w8wGZQCH/Hz3a99XbOI/id9609u1agJVsnLMstjxNSVsRl3Y10A7
Rl8OUHkt+O1yvJg1btm7l4PGJXxAy/DRWWznUwGTUP9Oa/I5oNJVi/67wrVSQV33KvliLGsMmcdE
1frtJKPR23x/yNkfyoi5Ul/lqYt/mrrCL0a0eUaI43qdTdOGGl63uN8z6CU+AHte2NDPxuxMO+q3
NoVpO1/rTZOPVJiAa2Aynih5MCpGM8VDteAfoLBXLww7OLTbVtlwRpEhaPSfo9zFQJwU44w0OUgH
rIluqNBtG5w+y0kWL+5y3qdphGyb4N5+5ZchNNrIuxPOVALS8MjqBkq8wtKOqkAxGYdrtB8U3eob
jTa0qNVrbdlofKrZ/qIXkrIOcc7edCi7tXjdtrJ49LWoojKWj4dPmYFzv/jCceorbXoXgQAfK3Aj
qSSfNxkkVIPRy30cZnw1BJJ4mWAzfGRcWBiywT59REa9OUmpav6gZ/S5bM/130bm445TxMFs7ZDl
T9BanUjnRPDqYCG1rmurJe+cH87PUSB7bWYNzD66PDRPUXWqWkS+nMab2DmRV8aIZ1JeFjbwhdEK
9gQFDenbWClgHrCPMswMHGCcKd0ZmvZ2DMI/m4Qp4zAShKlbJWYxCT+Np39WYU2sE7bs8iwVeOX5
1pDjOzkTEyNKrgjq86M22H2kIwB/F584SyPVqtc4bMdlTcyjA3HBjRP2t6M8B3UggCiQs1RZ73ip
5YiRwOKKBz4YdqAX25cAWoba8yA2TZI2B1Skjn3yuAuXGIoEJJM8chWmidJG9UAxJ2/TcVc8EaK3
rpqhUUxnLfhtKhUymK0ncOu4W2dL8Ktm/IVLy0JHTtPJU211U5bekH8XtUa3XYkMrq/jVdaglTYJ
1cGL4IBg6mhYelanSGvzrrD/Ygcl0hwHXthB3hMbgV7DrDJ4gmrM70ZgfrwY0aRmhb2qVOWqm105
tJ+omwQwBxm81iPZZ5CKfWOlRiiDlmqZDipCTdg5CQWG7Stn/Xl75ZCoJMoZBNIdO9wMs+USxwN/
kh7TOR2t6rjAB7F9XLPn+OPsKMZSXQgpc8wqtGk6Q7fswAUH2wGk5uzzusD9Y+js09BAQSOnnbPv
R1XV/FA/H+oBL2PtJWTwpUf6BHr/cvjKqA2pW8WCIZq2rbVth2kxRb/RfFlnJLpa4Fe/jASPBDaE
N7j6/gPdESEShNoVSdO5/LLyw6Xs0yFBlzZ2hALOEVHFVOsAjMUr9hzEYGfCtj2BI7bFDVvBTCMq
z79n5G7yD7QedMrj1LP8dTaDFucyUEv4WPjOff67eN9zdqiyaWDVg0vUNCeZBvCwMOcmlpblzgJx
cYttKlpOrkrolm0C9KKfMbSrU65G5Ow1pcCZmfv/GrveRBZbBQevCWSx0M7EKgLb1vvNuy6Xsgc0
3148mLV8YiphTdKQtisYYfXeBP6R4w/pvvp4MZzxqvBK7tgDKmIiI8POX3sfk08l5ZmmRP4X6Etc
hpdGV9W93QPCNxtH6yNsClu7OYvxV64xfw1q8v11RzIB6H3CiheGIsJmTpcJBn8NsPu8a+nqMt5c
BcUi3NeExKwdWPZW1DMeN+AaiFqxnWtnBHBlHw+BvSBVxdCFcvsTmhDY5F9Ns0Hv22cptEvgMZ1I
WwRsl1wKOEb7Jc2PMpHXSREbPiEDvwyveUo7T8rW2hbzMSrRfhuSUuB78nPHz9Pyw3Y4V7EZFaoH
Oqy4rE85WNT7ocoF6qFWD2nMu6TkZUF6nSmc6rALaB60ofzamJRrNv4qowNkUiJeT9iE0QQdOG6n
vqG6/fHTCvHBsxQp+wAFnE2wfz7FHmbVdz4PcWmYCX0dxsPrcTkUH0ler/KUCXIO+cil9ESI9Zn6
1+bWgp3/0IPAbwirkTiZdO3UMjF+yITjryhBhw1jYseLxt/FnzV+l+St5hN1TM+KIiiVC1qGMnwQ
wIXn2y5NJ+5HXbPoaqSRIF+n+cut4cLrmhnnc512rAY3kaul72ogTErVuSbHYshMOQYO1qHq/b1d
sFpYxBO76K74L6lVUWUy45KL07qlQ42IkiTrCCTly/rwqiJQH5eeAtEf4akOsbNADnmA7vFFG2oU
Rm++eNDT7/JFfv2M2pyal2NTHo/U2FhbxcDfg0ScIHneh8i60rBP4EdsZMgSIB1MFYRk+COqRsE2
o0s9VJtKuectJJcgzzPWHyUH3eJmA2LF/sSST6lXikKIUWnqp2GGnVr7hH8BYhMxbpjZF5IxYfzE
hdZpyjJ1pKUJc3tqtqF1KAupGYadsZjH7saGttl58lQrbEAoyU+YbkSVhwlBRHu/OMI22ltoqUYm
yfIPl/zFBKeMLOJzbfDTHvZHdmUVkFHH6QctxnUWXlzp7PIFxafXi/+afeFZaQNaHc1IU3W0eKV+
YS3M6plQwwqqNKWjAF9NWM+x/B+HWdMWfIAi2vuWKKBG5iw+I+GwFSH2cu5FjQbbwvnNR4P+yFMT
XhWMX0HUUCH3xDyJ0qcBVAh295BsSQSU3LiqmWvenXRtu4YvOhVYk8bijH97S8dTfHpQS97VluuC
63kYnOUZ0VvlCqPCx/vgdeCNghB/0pDmmbuEnO3eMcJGmUL76ofdz/axsbKyw3q/MPEQR7+XBUcv
NyWD4uibps5V5C1iNLF5H/4w0gpnl1zqOphmWOo1DDRA2C0EiVQXwYq2jvEbKFHdc+r0a3WAQf40
DZamp9FMvq9CXy6sQ5+meTocilTt/j+3eGGwIh88gMVl9Hp4fCHoxNotvSXA7hGixf4BFNN+D0Hu
CvEClvEGS79J7d3DifIkpKpyPssK3ZsHVkjdd1bnHyPafK6S7LxA3vjsBY3hwNd7jStGwoGvugU7
N0oIVnicX6ss3Zx627W234e2dcfZlQt1ctABJ8MknH6Ppe5Ty6XKpQVmyZ3MUlmIy3M4uEKQtXcF
Lj0dsT71u1u6u1y0suGpu5qfcCBWKhVX6KqaooS3lj+4vIsHMW5zJGa/B5DeZKxr1xUTnoaRN4zg
PowZNlaxJ7cnJ6gdMZdMT3h2L/9OmxevQwzg2vkMoPBXBe6qWaST4DLePw5DsPMmLZAQqOBuueeV
KMSONzmyAOl/SAN15fOAyulzOxmWMPaGXeNU1LH13Iqw9OdPm7b0oUk4vOt3jv09B9gOf8w2jigs
HF7tmARaa72XVlyRcGlSZ8sAwTtc87+amoZiOM2+zcrBZbm3eRUp3EIM/7YFVrdOhh+ah5+j2fzC
afsI0rOQQlBg7KyxtNDdo7oErNE3QgKayjmrR3WxAT8ROwHhHlNsWmXwbDLWJ5WCGqd8oiyHZX+E
HmiYrSYEoESczelGScoY9wWZcWmsUBtyGJzYz7bgAhJ8qPDpSB2p8ux3B5oH5j+p6EaV2rmtGm6I
WiMWSFjEC8Mjlh+5vvX8MWxhKIEpqUhvpEAlJYBjIPzRdvMKvQoLV2HrWFBNBIg+ju2I1/o2bR84
DJHC2oTyN3b2dBUmYc2Yj1Gw7u7TdmVLkHXWNw939NNlqAq0DKyT9fjAghEqwfaxilOOtvRYw6kb
h1avLYrKcZD66I+PQ2Qna2ChQSD4XnMT8uKg9N+cNgOGbknoyNBjuLD2AJAAHNjmsLGHlhbtCV7T
np36rWbfdgj/4CZziF0a8HtgJbmTD2nqYCAUPDkCLmhNaKxLXvWh7TenZhlDCUCQk+2UyRZE/wyL
nyyCBC1BvIOUIvrkrW+zvudNTx4MOlZvDXq2tj5Siy7cVGNXkmQb+EdMiwXpv0vVhWU37VN7fPGO
7TA97+lHrPdRTOPIp8jIHhostksUePIGDcns+UvxUzMWzQYZjBwwC08q64Xg5IZTAMBl+n/KXpeu
1JSJhls6wB0Eg2333+qrPX8AlzW8vAJmZneOuxJ9w03LvwVxogQsXeHc5/B+wUhQmUfZnG0AzleC
4IsDnP/T9e5KnZxDXTEKn7nzzxS+DIsogdkAGeBDqIyOTOryCr+IzHTsSXu/T5XA8pdLY9vMvqba
WTrR7344JTj3Iel0V84W3HIiuTBaEAjqtQcQM+1Z2jyJSPD8sjvVEODib04v+mTXH4SX4ciR5qvl
9Dv6DqnmHMJKN/FEGPk+JXTlhKPfUH+iKc7sql4TV0v/XxW8AGVvkgVVfKmD57el/zILPSbxNk3Y
77pvh7MoJlcItW5nUZmXal4g9Eo9dtPMbbMfkzoFEsvTtgdwDcTa7jNqmJOSzX+fqbZ1ucUyVffr
a8t4WPYsOPMM8CDFUaX2ib0qHTAIvy8D0Q4Lsx7i73MXIAGpyIpglIMbwNicpTOwFXJTwmjgQOJQ
uFHzDGRTmnNO774emTWT1DNh3jzCHuHBsJJ+isgiQEjhmWq8kYMTnKIc1d8ftqAHfvQ/41ODspzC
1CsQ0jf7gbl3FhGSFk4TQ4PFzzLUUasDVdXKo6m8dbyQKvVl381Jm69ddIZy+Lug5vJDLHPca6FV
ihUsS5vlt2ramjDOSCDD5o63O2iiuAkRbsy6aM/SdLTgd+/JJa4RNuKoRJdcvC1JI/SdNcBTyyv7
xFj8Dpc3dfk/9CfJ85Bo0ZbiCOTBOmu1QWa8fnGXCCBnYyROeYV+nyNCWoO9aJReImMZ42WMUrSb
UiTu5fVRxwERLR05XbK3d1Xbit0JBnU9C8R1aiIM47hEX5+83Q3kFinvzctQK2aEu5iHtA6HT/qM
Wk6V8rrK+D6+vnx5eNuwd8af1HVo959G/KsHiYFoLYvFRkechLfZSDFLl3WdEiFJ+9EpL2+K9crw
1QR+f4ICZZZ0e+QAJOYwjDx34ybz/pf5NtmuxsWsOvsE8tkN7ChpW2p9JSp/n9kjkPuw2g9PTs4O
Ngoi7bjCOIcHkni4gSfEKd1T74zQPXxvggVjQlCN1/OwjYXegELWfk//VtoIU7mTDlJRjGOg3eD7
q1ff/uvuJ5cZaol3MrPUMzvv5GnTd7zmNgsfa8d5alfTLWufD++BwqKD8xR1shtBRZbkClNoc7ct
WjbYJVyW4zXKAX7OgH9RQM6/QoiIHdwqPlbiaBu4VUmKPQwe2tSWO8Vw1VXOE2fYtKQqVUyEnR4N
d8A8119pQxbwOStHLvPyy7QuWoDinVl7WWfgSYgE7lsyZBJ9MaYfrdZLzDDDs1KiifAWseCgfJnW
SgNbTdZ8iLtNJ0fX38OfO1hISa4lqMxY6sZm1GSz44LoIy5ndUL4Htn8ShcBR06MZ8VkaNehq3Hb
bFdYoEOkRSDBtoEvo37gXYUgzJlMDad2nom5WRVzlkrWBwGaRgETX5EpcamYDvSRrNVbqqiMhxMo
I6L2oqCIQx6CaGg9TrGVR2EoQ4qOKt/BTphGvyF6G/T2hOM3a2RajUEVscm+sW8/yOl8I3sNcusz
ptB5wM9SGZqGQt4QWszhRcnxV6O1G3cg0849QskaxZ+v8Ng2dyxPhvDpbNR7AjTv97FSdvSD0V2K
LzUoy/gzbEVa//jzWZU0zyWB1ay2R0x1c/UrENxhz9RKAlE/V9cXSTsgu2OW8z/V+RIqzQOwTTer
yA6aAEUs3XdvYUjayzba93PMv630Cyp/mSanaUX/ca37a1+0a0XP9cnvFVdiNASy7JJkCPMR+O+l
sTK3kQyIFihn6fDtCKl+OBbb8BiOAlFPWvsu0Pj0Wztp7cGJgpw7s17tjparGUBe5PcX9AtDbsuY
senN5nDqvxQ/BCltn5l8bpBNOl6v6DPefoJCt8wHh0x8+Fj5kM1NGP31GbYkzpVdB4sO7TfW3sDL
kNuPVxR2u7crnFqs0Y5gtet8ZbpqZ4l/+mHZwybKtlFCz0n4+vXKOtO2rZq8u5mLUxQdehSjRuqb
J6CtPJgNNdixsUfHqbGedMBe7Y8mO5I034maz6ftdPj8n80Iglc2bSN8ScJRYKQSES4fieTYLL2l
yKlKmj6qXBVMr0c8hYrO6kmAOwQ1anHEatRTpQZD8X1K6Hn6z1y5slcPugIY4NuitG5WYnnqZbGC
0yf3IDb7xpYsVysy5EwsUCwmt+KKCe67JJHC2+ZvtrEfGRagrniuUVlGumSQ9oXSknf97x9HUYoi
lGs5TBQHzfmbF+xmT0qBS7HIlZ2/f9mSuWIZt+LOuVRGLjBdKjCsvfs/mcorFU6VzgIlgpFNyJEr
xT+YOMFCGYGihct1xfJbU9EeQe+WVjCF3+5MwnzgDkLM+toLqyZ69C8d4Hwg8fyaovW/GyZgE0a6
VhmfyW6zbicZJWjpYUz1hP/5VN54nxsr02e/cBiC65D4zRj5dBpgiY20vAM5TXIfd6iSz+ZNdvXn
ZxDru/zKH8MNZ+Qnfktl7GvTdKeplPiVLw1mVWP5FRyyl+TB8OaPtJSQBcgbgN1lIjIcEdzB4l/e
Vx7guK5iapVFG9+b6L3nsQk/X4gVKe1jtQl2NvI9jWfAkeLFhdpDoQl6cnjIxT8T7j+zJDN3HaYV
MYSIkjgDzOuvNgwjdufHSH15bkB1hFQ3g7A5WROuiIwxgE4hl7w/dZFOy+HrTxUVRtXacF2jvtaU
tjwO3FplCddTbn01q9ObMxRJsB0nT9gJpOOjx4GV1utFW0+aEqRzdtUM4iev2UjfB6zk3MOFtFw6
mMpMOTsIg+rZ9OWwdqCkd02NgpUrV9sk8PPsPrFzhPdCmi9na/hf9QqZ32BWz1Ru7B1ERelqUtOu
HvL3DNNuLSiFjczSW9HTOhpxv5FCySYPXTt+ZQHlCnc4L4ceyMRBrp32+kXn1XxzTB2mwQ3XyOA2
YMuOscRD9l4IyeDdejkZQ2C+hJSAA/WRqnXpLz7Kg08VIU5L4SDUj4doGA0Uz+MpuFVsVBQq3FUM
h2EqyEXaGJLk8TSsMpRYPfFCFbLSWRnuBw/QMtJciSiDtABuouS/spSWLOl43XkgeMniHCEclXNV
dbkkkOcpee2bvXuHTTWZ0w33o/etGC8gkgSuhrW/hhylffhmBVzeM5oFg72LHRRiHg2ZISLi4FRg
c17//yrJTcAJjiLAQ2af/uzYfMtlseO/YTsvADM5xTEbSUgLVBs/rzjq3g85lNjRaRD/9ahlZOvc
EYw8fCf6VLLflCVubcLwVSlFcFJ8t4l17pXbsBG6cpwxUVRDkKvAU5Jrxp7iBW5UM/FLpP+J7TL2
LFaoiP8msXgjM//OdUQa4aom4VpZypckQahsCQ9sEcT7068MnI9x+OiJdPlI2vWEpp2U0tuL0RfJ
1hpo74d396bwYy+2BwdNG5TqM5oMnBicK0kDTea/KvmMT5NPp3a1TpePS5xZLZyMgVA76wdjaFyj
W50R0iyTLV/9FqytaMhGgEsmuCFYA46JOQACduykfZjO0yZuJD0RzJz2tYv9J57LuQYSUawWeyq2
f4XnjMFxAVKjrSiaoYhg80djLfebcgxzo/KeL6+8pC7CzlgmieIBgwuAFu+kJL82sl6FQeBHPjnR
g117VxTNA9s6wiWQsvSxn6STHVJe4uL4q4tqyNOy5DOEOl2ED1EkIEfffrA4WPDOeP2huimzk1Kn
X6Z6VafJbTbQDm/tCCciogQk+L0qUDULM7oqtLstFzXVYy1szLfgAc/Oj9emKvwfKEUkc4FgjRyt
+4qsRTvpueSlEXBJD0MpYfSZ50L8NZYwJUBDcubr7x4OSajQXBEfcJu4dHLTrgNVf0msX0s7tVfH
S63I8YFfgIhMOCWvShcuwrJo3SCWAlsmu7xEDv1t899WPlCBFaymdXNQCQ+sX1+0elvsNbxyYOV5
bGPaea+Yu43gKpR4BdiVhRbt8rHJWjkpI9bRxPpKsuxcbEfodkwIozzDofcbGn5TkB94Iv0BfMKn
ukZLpdzB+yGJyXFur1MEc4eB1GbOyCw8Dc4SfDPClHBW5dGWv01U1go39B4LWRBePle/4ZQe9Vkr
XtkLCTX5ldIpQlRVSF1pDTrU1zPyCQTIFf9Xtvj4Eob98DArSOkEcXlnJLVQ1ryarzUNPlXdkppC
PNhvsELR2S5/naQf66L9ihreTwUSpuT7r15R4otWhD41cUZWb9WbUdV9KOiBN+u7pIM0ug6zSf4b
g1sTrTvxtfridf89ktPmASz4ueQvopadTL44kn8Y3VUgwMw+t2jqhSY0Cc5aZlgiMJjNWy60zKL7
IRMYqwl4oVfJBnispMqaj8M4RfKSz0dNDMewcukcmzdQasOPdXnsSHv1YrURnkwsnmwBJ1KtV4x9
ckxHBb8DkewdaUKrE5wcKJyvAutgDzzXliTFnH0q+WVXNpTm9OccFqZsUJj7eR4hy4dKw3+GYynP
YEbFXlTekzu9b7xYC3r8zW0q3p49zVctlf8RpsPx87ocgRPBQ3xz2KHll1+xd/jlJjUGiC6cy2Ir
CQAVC0lAw6EmQR3cZ1cYwZEg+X9XU5q9l1bun/yHXoY9w+OrBd7qVzNrQxOui61K2v2Km6Secegq
/6PER24NUrlRkRjy//lN8mQfYguy52dzAR+LwOiydN6gyVGCUpNwHshwfcqLh8Adr2H3WrGvA2Li
VDKBbnUoEF4FP3yy1twirnUGtNofChQ19+UYAkVk+jCvqdNjhXIvfIDR6ag/sqQDRMohZh+oNpC4
FixeSMikhjrQNDi2S8USDQTbU+aiTEZ9ySsIyPtFCW0Vxf85waFtK55Nvgu3W2DQMLD0YXPG4gXL
o93nVMJ9zxJqo8S6Uzzg5xIK83qT0rrowolot6yCMTBMzL5Sf23OFf5T8P2++z6KnxFKuANxcKqQ
2IChuoGWrxF7zBxHgOrHIQ4SaM1QzsWo6zXcsk8ciEfFxnVVYqLGxNpl94tbnN5FZi2X69pm5Yjv
W/3bVlIat8NaQzfHSIumtfPZSnWZEd2JBbLRCnGjucSflKOjrbcsVXT5OUCiRmQEM78vVTu/UFQy
bE0J6j/ste0BhKoKDVl/ge+8sKRmj1ySVxqt1nFPZQHVtVU1Qt1JkJbJh9z9syo90pzNb1CUlEHi
o4W19JiNHqF6PMH86eGDy5C78wi0zQ1dOMZIKlqPCIc9mO6hApKdxVk5IudnDGiYBIctPsRovuK1
5KnYCCEZ7vEdlx4SMTQYOkGGCna2O1VoZOI9zfDnKe2JZejJ5gTiB5td9KFc17qHSi0lVM4grj5d
KLKKaMDDGzHzbAtnHrb5A/k/+mjz+obket4CboKZmPk7q+43t2BUrlJpYp133aYCnfv1xH4u5trr
A/SYtQkBRXvtNbk7L3V/u09t6wfZ71VYCFoPdsADwzVftxSOugV/L4De+wP2UvTsR5aAYf5TuBBw
Qy+FQ+6n/QUzUjfgdsPYWHYM/dfRwJISf5iBDj1w2gjoXvuHExqf+lxKd41ta6AiTAb8YQNjC6hz
PV0mM2zrfz3hJOgnw6w2oVJUPhlLQ09pi1EHqUqEQ9kbd7stoTK+yy1/KKppUTju6vz6glP1O4DL
Z7oT/Rk2aT1HnW24cEDRCC4N36Ol6tdYFtyy7BkvVmzhUys6Da4ShX7Q1J3iyXkQaizMAyXfAI5Z
yjXWukVAtFF7h8AF5zEJyJ47sdv1M/E2p1KWJw2ypbMqSO6mR5nMy4RSbVSvBvPbGtb817h3buSv
NMGCErWhlGz/RvqTFMWnSxi626AhvXdYAblEToQid5qLIL5jyehoS7+kXVq6BWF/tA+HplKKPRQG
FwSdufAb2Ov57uyaD333oqsjbwyVcImPGECJH+CYZQajJFc2x8REHzARQ/zQLt/VXCmbTxbQtW3j
KX/3SQVhDVfXmF3od2a0gdMFW490RPmclU/JlELo6aKdjmkaWVqtLkxEFj8IGOiAoeZ/mdNDrxZs
NMnM5nNXIKHcDe2ysouZYeSGkrdQ/WQ8MByi5vKHdq7n3az8wkHtdeTswBBXt2tniRKPpfVY8vv1
pBg3H4wvEkrkaGlxUBa0bqsk6KFJnpknNB2xTkBLulUj3DGFF43ChHPudbRNLGBTlZLJbJgpjJ6h
tNrfbHs15/5y+6cW/k1aHboAETpLs7h0jDm8S7mn9V2T/kBRSXMvQkwXluqJ/SAtQdvz5iWWDJRd
tYb/bYWBr53Ilym259kQknyU3ZPkM4Y5kfztblr/AlqM1rQE/LHuIiZrBu5M9cLmXel8g6zUBKfZ
R9OBQG5IL1+kmKjmUvxjo9ZIM8dREivIbQeaMz8oExL0ZRKf7SROltQpS02ceBXFN4lt6Iz8HW9d
t5zA1soL6EdF5r/WJywfvAVd8l66sfUvM6cdwN02MG5SJ6YV8rAowPjCJNF3TCzcU3QFkpjfDrxP
W4BseZOmgSRYE0KkTlEBRq4jcedVDjL5LcfOhTZaR/E5f170Uc5ZA4yrJpbHQVU47AtDUp4D2Y8S
45j9HexXBHt1Gqfo7J/9RNaMy1rc1PysMBdE39PEqUDWJYVPhbOrAovQ0LQuiuy6bDw29qIJ7wyK
W3pHTpvBiVsyUpo9h7X9pOBZ4O2b404dggi8TpG6QRDOtlu96+d5juRMOaKTk0h8K+Ae6IshKdg9
k6fVMbsZYFy73d6U7ZF8tmEWXnW/OMGvx80EsWlUSAFcD5wcCtOTgCtjgwEq1sk0PulBHb6p0DDt
rZMjl+Jr4NetvOrO987A2Yi/0NDIwIR+xZPoacUIKID4zEsN/YnonR0TuxpAwjI5QkSHVSw3eco/
DY81yCVPmqIyyMDTmBL7RAsCHu3GmdsXYcrvrBf/ACJEu4aphfn5BWbYx44BTy+ZbpguwBRSBlVB
AySKV1hX4LT4GCMudN+3K+dUFrNiKT0xWcboqxx+tbtexHH6/DlI21G9TFpldkF/n89LB+eDS2QO
paC9iJ//vjaGSJIsC//xBuMhlYvUbXWLEsYy64gz2mrl8JyN8nogHcVdEQym434xPfvPfKxa0tuX
RZajTky145q5Gi4dRarGL0ntduNJyDPzYQQiEzVLQplYbKys3Otrh3BSxxzjaao24xA82lm3LCTl
N8KuVbloXh2SJB+PT6+NbSJYJ3S4uOnpUUMzyHRhdupsIj/eqT/WuN4GQPcniEPEbvgOLtPgDAy0
xzpn+4oVWoX+lYw8VtJoJ8L5YdjLXFeE1eWmnGaKbc+/OwxqohD1JlUaapPhcTZYmxiWou33CGeJ
n39fr/UEq3X0MKfDRM6FpMPcmcL39HGqbDUHf/YQZRwbjyXaI4SLkM3FVdQKD+6OvwEeXiAeIOFJ
hKwEDY/qjx1/VWBstlwULCR0dBGY1G8Ifk7XmQ5oZ5iOzywR5tFJjUu2xBcvLUdiHzWytOMpNBIK
BunyS8B2WxP7W+CHXS4duKMVnsu/3vQBrQA19tDaDVhgcmDFwjbKo0UzTTfL5UdKwsoa4wpt5L6R
K0RhXtseV5RHXumIJE/RLniKmfZV01uUjeUEws4AkwiZIbLMogmuyNdN+8+XUo+h2rzcne88yG7p
CwR9HrCm5MYfmzUSsOMwbeRWpIQ9o7DjBtTLmLCNBUyt/QrTA6ZC5nJLOYtPwNkiGLgg/R0JBe13
GarVgCBPij+RmMUVK2cSfLBMhSXlLY8kfCTyKMzGBPVw0wxjx8MIcS0KyG/JOBwYpZBOiUXdu4Ax
Teb0ppnwOqAEsL67qJ8y6Q3Lc9GduRlIBcuwzt2LzZdoutouVBKJhiXRrmz/tKbfnp96QnV4h6AZ
iaB03D9SJqo/WNQjWhaZUWnqP1L683hGmx0aaAQNtBzZ88vOY8qekE4D7dOOKsdeb6lHDpnpphIz
ILG8lA2VqqlA6D0h5HBtDp9cugYlOQSw3/olxcnnJ3DZaEgSJ7zKr3x9Fq8oIQijYDThlGajs8eM
pEoRw5h67+u4YolvU8iP5lUUgqJB42DmYOHwcpfd1Myni/8SA30z6npOisNdZywrKDUbPIzssbdy
E52N56JzpLjdYKz6r/5AkPqBNfl8v5XMw+VOG/QNILvMKqC3ZCtXYdOxaIst9MfyZ6Zn/o7MYE70
VEbw5zFVhqlqbOVUWCJy+MR8Rj/I0WCi1R7nmNmYAeCMghuCNlKaLgOf5s28oNG1mzVU5XNOfqMP
DhQN/JWXZECWahSYp7zj76IO7qR6QlLP6Dxq+Y3unU6kOcFcM0yzpqeduPS8S1+K4DgYKN+ZVs9P
m8u1aMbSyzrWQpC8gp90vUASJ3c8sMfhtTnJieHWGiIYjLTlmU+A7pJHHBe810sAsdWRaJvcoWTF
quuAYkWNTsz2mRH1oxcH0iM9fs5CVy7D2BVTPnC11wFb8qAW2+HKBP4MydIi2wPE/So+Ftoo2Oeg
lEkEV5gPfUIAwKakKCCXS0Ga/Ml50w5eAsvwU7OWZJsMh88bmapSjwde3kS83+B2++zHLHEY0CV/
ejbdPgMrbcgcKe31cGeUNxR0xNq4CDJ0hSuhKu5juIzzZKmCMyGCH1o+tcrDtRurdHzWxsMBPJ0Z
c1RkAJcHOjIAYKHkQ1w+ppE8S370lb6m4n6/Y7Sw0fwlf5bAeTog1uj/Vj6vCSLVyIxWHKPtEma0
3OzVwDVCfUsUJCESV3JxKWKwCVeGTzBefiKnou2GfmX/XLLfLv/5sUpRZeQr1pCBBD3+SnyZqLz/
JbNcuFHXES0liyVFrBOmeKaQZDW+4itmMXD8W5B7ZXcKRb9WSRUmX4HLOZ4zgSOzCp8DDo0A8Kz6
KBjKGqI0RgfZC5QRlFOnpwZ6p+mO4O0f+YfT6GPIZLx/7/xhFvgFj/yrPBNBkF5Wvsm+f0i/8HWJ
a84Y10bAFmIJHVcFq08ryu02lK46oCGTpjGlZdbCLKbx6qRsGiX6lnawoKOWVKxErf6OwpYy7pLU
Mjxdp4+vs0l+3i7rD7noHpmtiQVM8jj1jjtFRjf+fowYrPKT0bVgKuWhis39hamv5oR6Es3WtrAL
haHmo8AcW61LDCzFaS5PDw6mXA70+zudIgWR8TZZhIAyYMmbyHG2Bg4DqB0i0XH1sEK2Ql92Mopc
bHYmVzSZZmUJ34ki0bcY/v+t2rO92LqhNkBCDK3pY9nm7BY1cZOmnEcKonBPvo0ANkg1Qh4JFIdu
d7ZBX1KyIa2RisidZnMF2BSJVZmzF2qLZoR+1qqYFQzgLTkjBMvTCZVaVlyTfxakocAv66FlOjnJ
zM4Rvi27A8OrkXSXBLqUum9gNPg1PlzgD1bNKIXpBQf/GI6xLvOtCPGPlislNb99JP9GIjj0vNmv
SwGaGCbMq//XFg5UMsOAixJuL0a7Lm00bWce4Ux+DRTiiECB9PItBnQ4+IQ8NyuOrPlpH15BQdXs
Bq/r/oXipn3nAeAKK8nFeq3BRu6Q7k+6gMcaPgjQHG18EwRfK1is7/YLN0Cthrwdb40mjiAjrWJH
sABBDurlx/x0ThXtjlZDJca5wQPEMikGQxOYvAl2Tju3zhU/QmyOrh5nYiotycYcK/doV3kiU9Ve
pI9GdcMntif80DVVIIgmORpPtCEhqb3sD3Uql6R1CuPcxnRW8ucuHLRE9tisx9PJjDaduXeIRgqK
NVValU9rR1IAVERVy3PnEa984qLckZ2FjggrjGi679xK5KO2et+F6NGI0TZ9rsOhOBPZOeB0cqJK
HuvxR9jq8Fk3AbzrOYREJeM2YEAFfFa0SfWNi30Jcke4XOn7mcorqWj5kah4Nq4kdFtJOvalXzPD
cRjSj2H6myGw9I9CQ3Fr4zXnqjOvux+bKtbStbRmEgaeUp6bWXmG7wNqy0P+0x8b6bdXBTXwFruR
qkSrtaxR4JysjiyAyU8f2CKn9KaKp8oDmB+ZjFQCjMCKC1zxMzwUvgCPya7iEWwpPD2+uvDe47+I
cZZhoz/cILh0uGW0yXLA3/PAqqPV9PdJ8Q1w/pL4nBbTTcRcfGy3NWtDCaK1mVWZMk7gZT6qXAZW
W4FdasG+IMwySNdn3UhAi876tzB015NjhMnWlSeK2BoZunYgmH8rNnbA+qeCYaFs4UvHiJeSIMPr
d/xoWz51JCq7chBIUaIg84CF/P88QoCuEojDTYeH+OKsIsIZ7lfWa0vh2+vpooyuzB67kH29B9z2
aid3vC+a8XFlFJfgiVDG4QPpQsce5oEebTlMZAlYqCCMUJrG3N3ruobCLdPsMW3Gkkjbf/5KvCMm
2nXaUMpbjMkBz7LIURUU73DSjlgOhD2M/F79vzUYQxlahbc1oJULdJG38JN5I4xl+9fE9IiJWPrq
EDqdgnGKvakL8sznsAmQg8Xy6JlBjSxB0/wJxprkXeh2tdQTYGMRTR7C20h5bTta37ZipM0kSYhN
bHSWJzzKSyQoa1KHiwpIf6dLdilB+Dh4OPlAmbh8IF3kro+EdqESb/qCAY/xOfn5gBae7SWreS5w
PA42qfhcepBSVY74lmK9omWDwN2flS0pEcTfOZcQnSf7UTJyqT1a2kSbNwMszltFapvK88XWQ0xB
HHAavjeXlJLYB5K1V75iKFhVO816sha9P7fWyosYzz7Vs2gLb5SvqHYIZsojQhwKJELgMxBlaqY7
sMPKemRVT5uZYBmGcUvrHq2YBhHAK2k3AP1xFJtovK6hUNLdyQc2fRqJSG8FVrBo16qG8t3R/0cK
u/wbpUV2ExpJqc+AEVclXhVpgwbOCLdsX9GY7oydiDTaNfrvQfKUy9u+EewlACNVvp8h3EoFCYXF
uRYW6Vxqe+kVpsasiUnwKjSBO3UleHXiSba03JrverKjaP4t2LyykhjuKCzApGXDpLy6FWbpikB1
mJIxCzpc0mz5Q2XFZ5CCm2a6JkfZhNTUpQhBjKFuWEW+Se1/jDlqvkIrASksFHMbRtUYFKPMzazS
S7u65mRQnKzUThWuG1/vZevhbzl5w7CCYCU4DlykkBlckaaFV/qbMbTPQfCaqCQvYq+y89IFrAjK
GDPjCnOaLN6aAgO30I4Wam08KLrp7tw2GM/kQVQHucoGVzhGxBrm9iUFv52lB9M5dAfs2zN30V0H
lG5yAoPf8avi+d79bdsM3k+QDptscgt5azJtqzgyT0bgyEr3xkPoyVBwnuMcw/cAjD0XhfGegkZD
C26PVOKJ3MzMZ6B3wBZfeWpU+AHugiuXDEGPKCAOFPP+MmPLOH5hLGlFcJ4aB0FzXotn7jnJvodU
njsk8HO1yYV/nKZOEOyb5t/qUMWe6PR40qtNoK9OmO8EYEvK06iPbydTF3dzcohpKCywyeCQMvIZ
NpoUioLmPJV+kl45+494mFVjUofxU1Z2fxLC5NN9J/VilWm/bMtSddJXCT95ucXuPW5ww1hnFMYk
mRU3viZibfvKtOpirQ/ByDjcBUs0mzib6tVCaQSeiYg/4fsxo9GyB2CCzuvRbJVAmklAuxSHehzx
O87oLD4mWmldgWdZzdmu2sFRKjaIQQDvK9Z9BA2B76WCmMYkS6hB+s4UyoOB2Lg93AhLO0Qj8tDR
zx2lP293g7EMrFFGtymBHlKrnZ9qNIdZPXk8tjL+MN9e5bPyU4GgDQa4HVbj/PCXakWiWcJJmpsJ
xY2K7dke99y5Vv5euLfuNY0gCH6Kb1pETh7N//tFkqQX91AJCTBY5GqaUVgMi9YB+Ozbqu1VNcHs
PvGBIUEwftORb88D5qOnR4sZBwPx+pmwLF5vd463ToukYWeIJGqe8RQVxWo6lzvLDWiqJj3QaSB7
91mSYfcIGsTqonag1lTgwuvnGXyTGHUKPOsXaUB4tD0b3MQ5i9ADQHHpYjl0f27MVgR2Cuw3SwXe
XBqEudvH8X0MDYZzM9FHBdBkc/mmehLdTVtVcd6odJTzb5IkgcdNmzUePUot2uQfM/Buxcno4hmx
nFRN60QXLwJpgKdweFcqowzRjm3Rky3MOwJfkHQ/LWeBUoT/SKCQiT0yYqNaKkz0Tc/AQ3m9x3JD
JlwkzW+XgWmgp2oYO1UDGLGw7Z9DLKJ/aGM/5ltSkqWWlcnqhS13l9D/bQ5uee7Yb3nUBTFMXxr1
fZ6fz+fvBmcNu/+crs4HsXJLLibyNfqgB1n2RtmzPZOmFW9SZY4vBVbxkxzuJROjCDGGW5ruvUv0
g1KoOSokiLHyw2Rz1G4jydnToWQUgTNL/MN/zUBH5vib0hIosLUE3CLoErUeXEzVoJ91GvtEyMHI
AWgzREIELX7Rk0sYaCq9YDpVmdcd4nSXvvDPDLkXCM74TCzg8j4rwvILfEN5IQpDV1Q0FCmXhYpS
VUo6EyYFpnLWiTVm7AVxZoRUzxdDsH/glVLDZOAkIc5CqhE8K7omjoQ7vdy35u64fX5sclWV3uKW
1OMyCN0Jy3/6wMoPhrE0K9xXTAipAYc2mbF3xfbNIhwyh5jIDirYs0VJ7FsZeEEM4eEfBX6c1PEs
YHg3Drz9iB/5Zs1rA08anUEeAfXjbLNFt3O9POdSMblB4qVOaYdQkv8/eEVuHnEV8ndctZVv5nWE
LuQmmlW0rPbKnvrUSHKC2pSL/Vv0uXlcySRpeEeP+1anaQCMqUUW7fgvpahZYd9+QKYm9rNYjzqI
E3yCZ74MKm9ho6Ly7TSoA+2mKzpoqX29jibv1jGt/zOMkkWnuBHVEQAzT5MclyU/rf30yRlD/DWh
Ca2Gy9EAD+tC+kHFUZZAtvY0Zbrj1iLVdAYOjLoEp3pMG+jGlf6tRwM8F9ZJMjyeDyxJZMfTv8p3
fe//gRI+6gFhrkkRDIWI7pdFCvFphw88dRD/WNsOLqDrRVf76BAArJgnP+nQ7GHZkWar/Le32g/a
DNMcVUocT9GLEYECl9zw1Yx8kVT0GPhDuCFOSqt1SolU08xnlMGY8uniK24OOK1yDAXS8jmIq4Bp
UOdcoRXChSEY2i/WhaOFW5wauNdm34QILeOlrJ8V9PKmMxiWGTh+neoyw1VOkWQ8KBQaLNIsdC+k
8NFz8M9jyknNWolmxRnbkl6hUWTpCxDaOFgbb9gNdGttXjGTbBRNfSITFlymPbOMCSSSNsOeszLN
WkkrL0BPI6FQYT/L8kqpOVfC51ZlvCGbI/rUGoIaMP2/ra48ef0fAZvS0HXOMfs6ykPtw7+1cd+S
EV8ekWdHsA/sOsHOWt+0dv1D6u5hAO9KTuPWTQeKYjq98bM7pb4ea1mD2aftLr6pRBLjpwDvvDsE
Xi7b0N9/BL+XE6q8VSKapVTUS4YI2ZquCVC1qLyZp6BU8Kzqm4R+FpnN7hgKUuIvFDJUQspEelDo
CsA+GsVki+Z73kTx4u8uQ1ZxshN9kIQpuZQwkA3Joh+j2uTzW6qWkEc9xVhkY6LdE9d3EOkRvJEf
vdFkl+YeLIdvVeQc45+4VW13byEuAmRJzrJY4B871VmekQTEsB6abVshA9GATsOccxDjr+L1b1yV
jRjt9SHKvit6O9lAbYqZSdJTv8duioz4nECRZbcL7DVTseDX72mLv7lekk47i32OTg6UIle2pUr6
p34nD5AzYW54rxhH0t1wzJ4/SwGJFN639cV5HAgRjQpin9DbuhsSnqXyhHqKDeR4kLoqptyXRTjv
iDR82ZxE/uACR58kBhPDnooYcXTtMLJIpWLbsFhkStIfNinnUk9Ed9S4S6erandfk5vTOmfaf97X
92BFUCDDb68+WGtreaq1uKalHa8hjvINibrDdBCRyvn0njZRfiQS9MDaewIeNug2rHzPsGE33Wkc
wiox2ZmrarxQmV97Pt5/M4sVkfz3M95LM+n4V0jyKgDj65IPsQHtXbzkZcodx1lvYj2Dr8HN10fQ
3qU979m5/FC3OvWrf666W/26ZNMfN6mP43NaqmbeIxmg97Mp2lMETmcDOXR6y+/uUC/1CvbcIDYm
YSgjS00YZ1G/hpbGOC2iHy/MHe4ZVuMlt0z7OCROvqj9c7BIZ9KGulNJstAHlYsDrVkjHd59R8qn
dgcrDBKjH85eki2Go91W8HwfXz0cFT9d5tLaTHuTXaIxTYVCqOP9i5UBDeefOaGIamAfJSJvW5k2
3xIq5dJ4/SND7waZGECTdqSiY9bNL/tbvHBmSepY92J7Jx6jtRPDPDuPoN+AmTF6N28o9gLEfigR
ngMW6MDbQ1aU32fKxZ5/KdxYRpk8cfwcX8OX8ZdefQipCZ0LtdhMMTeuSbJMKS/Ij2S7qFWk31nr
e2he+VOacOk+vu+7Laz/7n3xuLO4OJd+VdH0apF2T0n39sFo+K4fhHQT8Q6UiBmcGIBVoAi52fNE
jdNVRs3QELaiMHBb87gIkYsoJ0pa5GhkROnKS4a6YTR3kNCGLbUlvgf1DzatDhTShV6cQBOZeI05
FV5gON57S9hDFtxCpH2PCkQTXie8g/7dCI135JKb9W7ywgE4hNEZUrleLjbQCxbJcCtZkHqy17GM
YQXRQCCn0fNQ4FnJs0hQAiNf5U3UGCZVBBUtUpkxyEkfpHqMMtYXyretK4vVcoG9Ifc7ii1JDaFs
j8Ui5iDC1Y734W/qhMKIHbWoM4lJYfPrP5ugBdkoYGJQi1R+vjFTddmNDz2ATnbHHySLHcOTkbtP
P1DRt3yQpOSigclR/V76ECfcV37P9rWFJ3l89CogQ1mETF+BUQjL38qDI1NV3LJtF1iRWmORhORl
VRbF2ynUXlFQQZdWThMtaKK9iBhRd451eUk0wCD9+9qOweerTEyzleiF74M847QSrlQeS/7f2pzH
VOllgYzCkWTWR+6Q+LaGCEywiRbGefMEVaZJs8SHTzGfW8dLadq9oRjwIYmz9TZ5T1FMNh2uZyBr
yyKiSNXe95I+pXwqgnkRzLLUqKdv2nZ0GOzj/0yvanHzewSLPQhUYJOlLsyutg8cSSouTrQyXd4a
g6NhZ9d4DAT7h+2qtEs86I4Hgs29of/zCXRp3ARjBz8WNDEC9T6SDAp0ZhT5z9ysnTPyRpt00FaW
lVWYAkNbaqqlf0vSGDJXZFASSU4eiz//qnNwkCiucb2rb7g1PtBZzGDfF2fXFKrprfpkN1YR5m9q
hIYvxm+4SVqmmeINoQpRgEqIf687OxBhs3O3uRgSlxyHlmc9r2SzdASXn55gg20b+MyUjcGZkqYG
PbyRN9MXnQTaFK+/0YZwog2ZY64O8/RatUkOE+cEAWwhIRFTCZ1VGWV24ebOD7ZTCdkA4IStk56i
WDyH2d2mtELqtjREgu5NN2tli7XM5nM0GB2rN4IecOf9XYnJZPUxZDhFX7O7ZEA+Gcu6PNTTsCk+
ESYPqyaOsAd+h3zu5zJfNHNUzdUgboW+PgE622yKkW5cYP4ehC/gm4iBKqotD8l60yF6IYoHykTl
AavfLZgzMsRpEAiGc/fk+zyy27DeE/lv3P3dcFcKcisOrRXNRig455z++F0gizS/OREWvmpIIj0w
/nFyGKKqIzBnubfblTnF/bPaIFoGUSA04t8EiRhbk/KnOBGtP0pwhJRWhX5aA+M9yhhdhKLtsYgB
65CqTXQsH8zwFOuUS+3ILxA2GtOwt61uneBvq37gfHv8+r2UTdvXJUmVxsyZaOkgHb6YB06jE7o0
cjzoJ1UzKXL+WsYB6YgXnavpTc+s8DhXs7/mWYgx0ggJ93sd2FO7Ka8cn0+7fpKehikWX0+4Blxe
8qAnoBdm2XME04Z2RAU87L8aqvxa7PR6XJW4u0O3PmltO5jrmIn0cqwXUbuAUSJWvmHm0aa/0may
gu0HuURLc8sWIpgjhV1yarHqETztCP5ayZ1z8ibqrPtaV7GTb+tvto9rBwvUv+X2MLConzqoWUO1
nhMnfxOF3hd4e3rJqd/fHw7JPvqM1hanYgxeeGh3Lkuww7qmMrN+VPFB09xonKGvVk3AysGJlF2L
15UJhzil/r1Q+jtXjgixdPKP7hby+36DrwBxYsGkXYgq2tuhndqOXx5dIrNlJ4kVwCW1BtsJ46q3
58lwm33HJ42wlA02S/qfvP5msDlGI5XURjEP87jhmG1CU4QTJD4rAo2LMnjmpCxlGzJjfmmDTsJD
vkLSaG+erw5Ky3JGFQJR//xvHvN2zlEDZPEte/jnQJDSQc3NCFo4mmB85RqEdS/4LasjkUUrb1cj
8Rq5FzkLKYsC+KtSGhC5IjHW6q+2TpwgEO018tIU9XI7NiJSWFGJhb9QjFGWFZUb1KMbTy9k7bVj
9x+ifIFAaAQGjvEX+NdMVLk2cDMnWV7BPaUjj6Nemvavchy2gsH/Fsk0bzMqIzyiwRinYYUjEogX
tUmdcNFhLvdP8uvI5K/aCgl/CqNWQxPEqqYEx1bOTHl2uhS6y+brbRzt40vxjB9GZCx6Kn6OsQHR
c27o7xkLZh4Ayo46QEy2weIPbCO2SxMMP2r8SzlXEVDDwu5JNBXLBcXJmKYzoYXO30CIjyc/TqvR
PgPFVk8fAmEgpO3D0WfPqeW/ETUAavcKokpkayQuJe/j9TpXuQeNvxeULN9IMI251YANqQLim4id
OSTYGlujMfxuWJZZqeaq9/M5pXhWthuGcaTy7YuTDmO6Wp7rAoZCamSUhRNDbN7dqerQGpXgRxGN
Pbfp5cYA0RUuTaZSATos2ZPtgF+87f8UI6ES//sgSVh4OtmCJfS6WpBLgKqhGJpLcR2lAsI0IPfT
lApIlR+cRggmsI5Ee/aZs2W0g3txFWL/hTyJ5vxg/kGjDWNdSwXtSZFkBCrhtr7sqJM3+p4sK1F3
Im/dRG7MAnVej+RiaVg8UsgoE1tBGFffJQqRHZYXEs2E+2lafi/1pSHDLeLi/zMA2GjjYp7eX7kc
UnY169h9wMal2S1nWnpusQGbKb9caGkDx2ItervO/d26uTd6GwgmsGo2qbE+Nths81qoZg6yrsZB
2s94wb3xvnxiQ7p/dJhYMO+3i06fwf5srZDoZFreVNkM+MXcmC85frQhtTgzPS86pCQ0HeF0WF/6
wGI0P3GUXAXndE2QQQ2b5YOuYCYFRCreqsxP5Op0RrbtKDVgrmtAZMH4oG1hlXZyQzqTkfW7ohuO
7hzlutPI4Zj3SoIQVVr+v2xDY62p1t8wFlwNp1QuDxL4y973W59vUBsnw0Wc8egwVyuiJyN9pqN3
DXyLnLW5JEU8rKP2NQrZWleUIkih8P6lOjzECPPMfjqbhCBD6xkabiDNEq7BldOkVtuv09q1vwYi
i/NG3oKL3+i05KPoOPQpFvpwLENXUDL5lc5BYcTsyrigX+lQXmyI7e+UujcQLZel0GuNJyk4iKn1
CGjYm+RmLpP8yt+jFJpEYC1NGlMDF6Lb1/vg+W7PEJ4M6x0KRDP/qVeahbppFJCHpXvermZ8DWKl
s6VHlEwnrZ+ihazA/ZKq7bM5L36+BHmQL5sqwUPK7r6iF5DL20JhjoO+zMOhwQ+ltBJQg0mxc2ts
fMKQE87QW6QenfHLvzX2EhkB6+PAeTPC47SOABekbDn4vuvr/Vo5az5rMHvjWWNPp0ckV9dlo1HE
afg1lV3zIa/U7ZEUV0oWM4uAFnyg+W52qkvh1jDgCrvR/6Iu8FrUzgJeWQD3jsz2QaweC8WQvDsZ
FY0kbTqf7W7amZo72iZEimSN2QfEFGDLCfAjGHjWq9e7204sGKs1r7DRYkQ9EbOzUl4Bt6v0q6qr
dQ53DbDICVh2IexKrO/ClsRuwWdeiAc42kiasunS1iEeRUHyL5+vTT20G4w3wvZP6GM4w1VRxtqH
rjqs0dIhwpRaBn7EIfonL6klCSrYKjJECKfiAsMM1w8C1iN2IGBLW0/abOUxRyW28RdS8SYUgdVB
lTqt2YUy2u7H9P/+VXDGCykNcP6zFws8WM+3r5i5DxV5kdbhXds6hf/DYom9LXuasP5pxZzp9v5+
FZQkxLKkhma2FnM2N+ZGe9h5GOguPytKfCU3MdY3I7TQOuJdhBKWOeJHGru07Msq/EFOq6zi6kge
euNAuweinNJm0BrnNk8aXji2h9wK1wqgITSByo2BiDaSoca6Twm71B15HwreI7+kuTjAxt7DCnSg
xqJfSW0YgeozJqa5whBSKkoN3UStqnx2LbSokJxSB41o16g/f2fL8FRRTjt5qMPppipipu9k9wiA
indasdNmt1bmQKyzXWsfJhdZeaGRMtuzeMA4/RMA8hbU6THh6jrwyBMcJANLknbkx2HM5AR9LTBy
UN1ttsneADFKCL/UHRaEfEhqMaeT4CXERyFhSy6yuHSgqOtYfgXt6eRsjBrrga0rW3tn/I7jw8YC
CfU8rAxKtqEDXcCMjs2eyaaiSId44rmyu8XLUQLG2A4XOOuAAUL/4WhPBTS1FZIXT2wCpUAVJ2JH
CQSNcA12CYY53y2IZkGOjtbOlulFImFUgyTmyICLyStiu3ws5974oMedQlIhUGtaBPy2gbUAejMb
1hEDDTJLfzENQWFsZmIxU2O64LgvLYRGhs3BYbRm7VVbIR0ImLHNjVavZHHUneZ+u4KknLF9E98G
M/JEf98BlQb90YMyJMhMzASovABDRKGIHXlftj3yDhWPfDpP3OAs18/DU0CwF51zC2gebU52bijo
15JlcbgE9MyRMIUNayBTUcP3nx2JS5g9YlqQf1lvriTZEVHhOaQxezYVZSDZjjPnmFYPbNCP4umO
P8h0IUUq7ClCg/TptYBASjV4xbHV9zaYOrUgJPObkPDT1xwUDdM15GxY20VuCf6BjUawKMtBOWmr
Uat/HyyIxTjyxWgius3I26ae7XHq2pr0OOCWMvlJuppdEQoJZzZEHQhp0eFSbWHuz0txa7H+Z4/L
fOSig10hCqgmRoBfamYhfEPiW2kMM4iWvlZ4Plhbn8oMNYanwqvI3u2dJunwn2kCiuUHsNmhEHYb
iq7ROnpaZFJh2HQnkU9E9ZEQNahW70Y0nDOlN5Q5q8n2ZttmYYjqrwO+5LzFyMIUX0SfhRCb4mkW
25kqvtE1238zCic3LUi3I+CmrNvgbLAtRnPIgcwIKEWOwtvTf2OW2TyuKHO3X+OJbYBFm4Gf5r8L
UVI1bicWmxBphDQAMCCWHBaa7KfRnGwC7zO64RVLMjGJH/ZgSvK4K4Amg7BkQekboSMDbcvTCTz/
aUlJcvWJhCAM8e3E+xpDSMRaGgeWOS0appGZdw6QYyDeD4bdh1VDiLUDEMcb0ClTRNHloWAB45w6
yE+9Vk8dlneVK0ItP9gizYC+FWIlkzVYymLI40oPhOSWn6cenEyOjs28OgZIKPGIiWHsC1bUuLJn
rjQvL4h/3zpUJfJ3LFm6Z87yMZvYGAwVghnFSVmYj6Ebb81BUZBAILvQIEKSQK/GO0P8sZCbKzel
Ymg51aRuDel8Qq7RziGCrWlVOmCgNh6XYTuhesEp8lDv59zA4Nq7p2otJRlG/6a8yl1xuMYhd5pS
BnbcZOYKCLpH6QazzXCWRzQvqUT2jcPeGgHqWpXXDAmGNZuyh918EpqCffvrq/8E/trksn1sNA9C
ZrbJMSCQtu9GAgqH2rCR4YNudSIq8DPKz2V0zGTZRy1wX4DSSEcs7mZduyYdDgl3ag8/PgvZ1n4o
k8IMfBug6XdD67WKPExG9T6Gf9HppWOVmwQIqv5atF/NyyRqly43t58Tv1KxeL1ext5orw0CMPBz
doFI+Yvlq655Myh0dukDl9P7pcb2IO0nzV5cmgtqxos+7r/ydQrlrinkxpBq7W+uw/ZsLVXSdaeS
XDOCr4jH6gMghuSdl4bIIFHavG3wZL60ad8zqgYFUqlDh0kvJD33gExIPjFH6ZyW8V7FgcODraD4
rHkLD7vuKxNQAJ++SvZh5GoZHSMnz0IqWe222z3ElLkQ7Z6A6zMxbNcZNKi+SNpUNLZQfd+/tyKI
sa/kH39TXdv4OV31tnnlmsqzXKTqF6PHZTIWel7EV03MVUrgtuYhsDbnu2sups6KdIUEQRNDuefY
qW5ATu0nBuyP+9Z8J+NuX+unEOUBznQTl/wAVNx4/H/9RkOlIe3vdu9/9K28ni5dKyqqQTspaSK4
sL6a7oTrY5wHF+n0iLAsUwhN1G0gAFGjzvxHsPvE3cMgSWBOb0/8zRNJirvddCFVg8Qa5hWyHKTx
h3SDdd2PWKPdE+DMfjbgfFHKcY6OYMvnljJrfuwcB9PZ5GW08NxOY6ebNU1vmnnkKbn5mRqnk3dw
1HdZwkqVlainsSve2qqRKTA+9knDL+XqUe+BPH1A53WRlBKTa7pulALootRm/SrGb9rqWZDsPzec
zVk1Y+3vABmfA+8Ewr/yoAKw4ffcBcepLrd/LvfHH3ShsjRwOaIox2TntFhVrVAFsmZLqVcB3emZ
14JD+sMxLvhfwtAaTK0cgHOFVl6QfLWHfRuKZXbdfe5VmaJY6Byw9BerGRtg6u3APph41p7Cauxp
IFMDNR7eFsfQ0FYT/ZkGnveXf0PYHXXNBCEUHtfBwVBGjAUwjuokV3EpOHhXUSpNLNxvx1UHezMW
Thi0rfQvsTncAmscRZkwph3PtFD1NAiVAD17pzhWvGbLLEUvGK1stA9RBSa3X3B1FK8ljTv2kAoR
GJ/+Kb72uefZ8vhRgAQFAsBuAIgikmdi6KTOjUGjVCglE9auHT/fztMhyiN627uAXeyExYQJbR24
W8nZ6MyyJn9lo0U5+UZhvlFPB+aQN2vt2OlFAE9f5e65domkRowzZD9ppgG4kL2wprM20dJAEAfH
J77iSsd6q+kqPvusvZucluyBpMYFEOyY/gv6BZWnxXnbJDSH8PHK76/NLRgHWqSwH6S1xfEQ95OI
NOUZWVm0wJBRnZarIwMo7X11EvawjIpMhnym5AAa3rMpystmNss22fHE7JflNLLt+w4PfUjvQNOC
+s60g0Iqd0FgrqSfK8UMYBQ/1ihY5Ae7+LRULCOy5MyvI1WWH3n5py++V2moEv3Nc3IPLixmcCZt
Bq2cFhZngnUAKBd5oCo7EtjJ4tN5QPYl2rddnRjWxiUdLy1yiyY1j0LbjGzsB6Z3QnH1vXq92939
Zjfj6zjhniUKeWp7IP2VJnln3OwBC/rmQVz1hqzqb8d4iEnk4cI2W/EyKtIAbT48/0ooaoK23kzP
HOpch4cThpJ9K9f9Fh2d0UBP2u/kB+2PBoilJ7dTFDuNz2Snj9FadLGwVbCl9SP/F6z/I19Hd7UM
RKQncJ7nWIX5LgAFBeVyDRXMg1Nsj81IU9i50ly4t/AyGTGoG+lrRWaRAYAt/6WHrxNR4JcrvhCC
jUcmtJ6BsTy06xiCN9d5M5S4e6qOVYdnP4IU+t4C+1tX/ijFYodsX7JD6iPRtAoa5EzB3QYFvVg1
2bIUf7VrRo0xkS/HuiXiTopvoTo7B0CNXptvCAWxNhfkAFQ6FRMbeEVzMtCkO9axQ8Zp3NoWJARy
rajzy4HyU67R1eFBV/XrlrWUCMgMMRbyCfT8vfzS8oy1za3/rHbncrswJsqlPm2SDe+knCsiHtXG
ua8UJpsX8DQXMv9TeMquUOvrEuQrldiDddCz/gekPXoPbjJsKgGkb7/OqeXBuzj311VjFFcBGNUN
G9173L8txJS6xlasOP5CuokaBmmh8pDgztGyA+Qs5BLMFl149OhofT69HDtcvJ7H7/MwDXZol97k
Z4eFcf4Tv496CArSYKFW25k/wsw69tzj6Ag78Fvpd7M2wvn+zort3BAOKuBlIL3oDUDrc/Kg0fBN
z8jrWt5Bk+iW8bx37tBTJc31lnX1UEACNF6M7tk03IzcvWV4VriALxg1FjYtLjzd4ZjcwFWpA/Yt
+XhIKSLcR/8H2iBvFqc21PVXrfUV3m37ojUUy9V39cNc3lzivaXx88S7sbPSAAoJ0ER/Ikle2XUf
+7vFouipqexk1EcnRetKVq+W++qYfT1xCrS3pD1G7xw+yZ0MDIpAIkWug842sATbDwFVf3ao3o84
HfGEwJMgwujt54y3fu26APte6mqaX+Y+bUGSCic19MuhIvKwD3DOnFGpLVEV+25IYSkIoLwyHarl
qg/JZEyDaK5+uAA66x3AKmrcYzCv0W0A6Vztsh2WbKe6er+pVbCGX2MLRDgTaZEWJDUUHpZtVsOo
VoIaVniS+gLUBIQgSR3J/v+jOizZ6UpSJn1qWsOMcXexrY4P9GPDmiQoeYMeX9n/7N3sYMdCUkot
5VXy8+X6xQjEtsu8YwT5HH3LXzmqQVUrYVgVzMranSBa1aCNQuxjkoChmpcADGMNgXN+kD+aKSp7
1XvOIPFH2wa6zfS3XjnmY9T/qYs3D1bhO0BU2B7xilqPQXWAAr91+kCMdZ9p+hGBWC7Oqx9HWmcR
C1Kn08OplYF5a8ocUWrJv9Bnxk84ZbedQpy/Cv/jE7pWH27qdrWq5BhqsRPwmfNao6pR47oMYBq0
1vrBE8Fn0R+Akv03ZmqxRIbIC/owajGx0sohn460mYFBwbJDWaRxPBeoyoB4mrPa6W33i7wwc9dy
ylpGuGPPFkHRLe7ozavUDfiSnLDLZd3uPkwXw6+Nna3VruExvXxhCShP2FYmIvRYUn3yhL+j0SaY
bHN4hph0+YcOocM8VmHIfJ+DCQF2b/5NER2sydXHKNKiRWMPq6/rqlk1fG06KMep7eBA8SmFAx1k
o0IpxfPk3BEILCTlOcje+2IczIa+7+4GVCBi2vELunFvgDbg41yjUL/YVLVjJaxM+RuE0E8MjUdk
2Dh+8cgJImnjBhIr0VWSpgHYr0vinTlxwTPd0nJuPWPmfcXM8Yfq4fsKZys5viAEVgC6GBDadPVX
FUyN+4n7JilVrmQzohObyQiFbQHDg40mwAs5q6ZMLRUj5xW9mD5kA97gcR6bD+Z0K8s54Vlqw0wx
tgLdUKqbM22f3pA6RMAhVwlgytxSU8XWtgCnmaoKSa5QuXQ6vZJi6/F7ehPcGhmDoE2oU3x6618K
XmyHYB8iJ3YwnkKTdA4K7uYJKrAzbhUwnq4k6kuRXRv59TBxdq+SikBJnCMToGdlCumYQbKikcIV
9IbI/LGrBAnr/lLF0B61h4Cxqs4s174H0cKpJSZ/aljgEUUu9Pp5NhCGihgTvetI0g/lnRL/OPVX
AkMzPUzOn2FCbJzXM7oJRVjOvs1GnjdJgxDBSJLx/P1XUioutLj2BBtCz8iLDPFR78QzLKKFstgf
/BUOmY7/giDTW9/+ob9eVB/XwhI4aA390e7maLoqJ/h7fjCguxtCR9vKMxILbu/P7bJOaDrsJEBu
WrHwJ4U2t3D2pbbrNm3vmr15P4gE+cq9RGr7PRjyMw8m7STB6suNDwKW0RyGy7VGmSt7rBsYjste
5m/RH49IfPToQB7Ge81gRLUX9VLmStnpeEZZVEL/ADzQ7A9CCcM2CwvFbSxUKv+uCVRKa/D5rxXi
VTA2aUkLIJXjsDasCRDJV66czqIPiOQONAkHYP54TxRXPTID3qHCpIuk6gxjZnJb2pp76UMi56s8
9BoX2rmiqpfHleT5PiO03YBTVeszWRM1dYCaBFyj0xJT7//URGemncfE4bKUQnY/y17lfXhfGOEW
5Sctm9+R6e+lanuPdOUChs6l4H9OzuvWZpHJPzkytlImyq1qTApp3gZcSWDsPe3Rc/1NcLpnh9iI
Bd0vNsBzuKTAIwFavnO6/DD5f5/FZ9vVoEHhAUXdcubPCiUVFWyLHxtpEA+k3zcqcFdoBlVJJ19j
Fxj8qzchAgU+7i5LxrQG72uJQ80dpUmBOjSiQtQkBVHmnuXfNw5JHvJOwR3Alo6PIU5fubuv/0UD
/BdK7Y+jP2WOpkXFjgWt8TbvTM3UKo2vs1fjX7qcNUtmjX2r1BgaW4hclggozAuJ9qBPnXT/mLhB
QXfg7UD+KQ1A99wIjQi4nYBV+TQFle3u1jBYwgcSUo/L20C5GBrOrYLFuXBmV7boPtv7/Si763bw
IMnaSXFD8A+wmwzHrqS7xRoOPn+JHjrOCIRKn3yvSa2e4h3xZ+A/4HKj/vmUDhjyn54O49ut+3f2
nc3Z3xDOxGlJ2/nR0F5e66ASXfjSN30SdZsvSGtBnswXuP4vPccTVPjgaayFb4cvN2TT51Y8iW6k
uReItsQmjaZEPnm4W9wtNBKO1V5FIaGARMwv5UJmwUHF4IaOGr+VD5HZP2Qg3pKIoBDBJ9XShn+k
1X0GPzid7akVB40nUueGcchiHOGIysSaXfZG2YaObdCqyxC6YtiteU7gEAuUOZ124ERJv09Zs7Q6
xIoIJV/k63v+7nbbt+JnNDojUxF7dwkHWM8ctplueN7D0QYffURBMZm5xkQwIqCSIjr7PW8hQof+
e3jxCX3Di45lxUE0NDmdk63x34IPzO2CKpaJoCpbWnDEZ9gcZshwqZnmZUCZPTaz43nwjZmq4QZh
vaaI7VMKls25xuLdzm5IYE1qfHm0YBuF0vMlnFxiaNkcCiTfXnVJirKDE6tlHG2fq5k8v3ZSHaf9
jEQQ3KZ5/UUrFY1E7jrgkmWIE8PFmA659cU649z7Hl31PgJWcQyw9hekxt42oZ+GbMVb8xkTxjZ0
Xp3WPjcCS0+kUyms5cZb2hNz48Lbol9mRPjRaGIYwOOu7CkTUULYcUAp/FLTkPsTyTbqZLxRsCT3
CeyourFXKEthw/HX6M637bWR8G4WSoEHhF6oE0wgwhEOqQM+nEZ3DzQfWCAwDiwcH3qV8d2LZrMD
V/L/p7S+Z1eWqUEkvRCocWDX2u50LQwRbvDMOB3dpOqA3RorPWsfT8DwGWr919SmodCfTxzgi4UI
aBLD7jLy2Jhca9YBdeNbSrKymkGIJJ1NeBHnsdHvQXM8dEh8NaUHEJ9I6tGWs7qgyAG34TW5n3aN
hOMiIyWXvgeWxfD6dBkIjFMfjRqN0QpdUs58rYO+9vTDvDAWKyQLBMsm35uMaxE7g6xtuccOANge
5jUWJzAv/jJJadQ4jWusaCLnK3hzzgHsiYygRWpV7y0XdpilSgQooqwXPzVAeanTkFLVD65YtyB7
H23vSuuam7gv3jBcYvRojs8Gm0XKCCpf7lbURMHHpFmfOxm1ZgfyGbVp1pTlPj6EsEgFpHf0OTGu
Q7YlndL8B0TWttehVeDymhJWOTldcwdW4WTU1jLk1RYmfITSfUPkaITDQZgct6uPd/TrHJmb1WRX
ozAQr+r6QTMePisOKSAKK3AR2RNZI0Rk82hj96+RCHB4x499ddA5Li36mnAX6OewIHETAlJBDD03
G6i9qdpXQYKaqRY/652pPqWgWdsaBGvx3QW0IIE8oLD00AC8bW8AYfdPi6vGpaPYUYrx0BnHR3K4
stMx9chh21brPMEPQkMrHnP1jcWVoWSKl1hhCWgFm+AFFNx+Ogf0z9rxAP4ooWXMTsXI8mfVym8q
O0sOWuex6fbS+7X04dcXttQaI2ddj3ZDKWRaGbVJWR3aROLa0uZHRJ8g1gQ4RR6NymSAlaiudx++
yGRBEKWbdDeizyKoyJzaZVNhcTQLbzGKVdeY3KEbCTK0ZUM/C0ystON0/ws3QdpI6bFAYxNFo+D8
DgwpFaAFu6k4EWkbqcHxHiWTTr7Y55fX+27lBuRZ13GSdn6ReeLbcgRzukN7UKCPuoWvWbQX6bg4
bRfzqlmWzGfXrxqL/mAW7s/CSXKBDcYT4zJIhxe+eVmJpXPw/AiwTTiUZdA/2mmGnY1QY6xmRAy+
Bk6YEFwOZk9+sBLWD2OXSso7w8EHvjuYx0vtk6FFkFJ+vF1ugXgmzCy0jxhpdoF4U+wYd6B8eqqb
kzJMBKncbMpFYpWPr6txWpzO+pHHOb+weCh97BA5vzCYc/HMJu2i8rMkZRLSqa7UZfu711aL/Z6A
/ivTpu+bnZL+GNVAseeTlMv6IPd3rnXca5G40op0d0l3RkpIPvXOjUNTIsw0jXCCllqqqYIVHcrK
Z/qP3Cnluw0tVwDnedoCNTICK5PUbErZbfDdxUTBOBXqEeh/O8s2Kuh8dFnNHUjvCoSlioVumtxH
AC6DsoovFudUU4VZZZwIWJca3+4YFwB4MLQcXlIxh8Lah8ov5RFlt/Jjbp7Ynm6bWS9x8ka7N2z1
Xer2GX5s9Doe0AtLO6uG9/+5vAt9yFUpR2pTkNQ6fBZr5/8v1aZUpUOG2736TuRj44fKBLLVOPnO
HCABVijbn8dsOXGjBIBWxCNRUSN2dn8hYE1mM1IuprQZC3booSRrUw0BqdpBGwdSmSfWSHuer7cf
pwUax6HYG21nbzYscYX8RZsyyFYs3lyOJY8nGOwsCphsAAVBWCHcL5/7rKno8cNleL6gJJS402I5
CUmPi82MUA2N6aC6k9G6YzmrLkksnVyiN4lgSsK58gv0OyRAhLlSJ611BGE8bl7JUbtHK62pTaPQ
LQPu3KqnKg9jN/EaqwAgvmIgvzhvx/gR+kcsAi7auG2Tfq3/JeYmSEqt7c10U4eJerAEG/obI0O3
5UGi2MK3Z9q0084VC/jYSmMoaE4fHkLTZuiH6P29v+pTRI/4nILnOHDebRyAg9lSx5WAYUgtAs5F
+rk7ievt7buoMGQktv4pkaLu+CEMktbaRParq48jSFzYVXiKGkjkVAOOW6KEsG0G0QTzEmyym5GL
VU+Vl81EdKzLnb0YrtI1R0Q30gpISDzUWAtXE4bSogwj+wcWbobEkMnHdixlrjCVkl/bYPXRSxzV
Jdg5wkFT69/M5phRWHazRTIEyPMy27e2JNMcrg/PCfFs5Kt50XcKrZEBjYM1cTxlMXmuu8PEVAEI
cX5cy912IxMAnzKtsXljkh3/R6ZKMaMJJ8bdrpZYO6ikSQ//BFMl6rv7RUpd9pWL9ur5GEpN9Qu2
a4jDqOVpJPr2wqTjwEUWwU2ij2uEfn3Row4V5LzH1p0d7UK7gSudc30drcO46VzY3LV7GybM8e1v
CcLwyf8Rdc5NahBK6TPCH7NnSz202WKcZSumyQrEralbNVSmwsJmUCUsewseBqdzWU0voPx3IYSj
WxRMsknkj2zPkciUFnstwCXlcfiroEQ1k86D0mUbKn7hHbcUA7qHZcS8disnYuM+XVa/kPAfHa95
KOSjbZpouPTnXqSxDlSR37iSVx7/tjHvmav0gDYiPki6AwdZkSr4rLwrEZWOknHhswkD55NNessC
CIJ4RN0Achu9mdBj3plj88U4PUndY5oGjYL4TXjv3fZGG+fxrT+xF+nnv4Xs0HZ+T4mk1CYRwJS2
OgaGK0bvoDrQX7DunhEyQyjsOezni4kq2BuhMHTlRviX7Dfeg3bn1sPFS9tCdbNMzCOKdmcYFyvc
61vFgPIczEdkE5h4bDhE+VZtfcTfJ6XSs676RGhkfUt2wQmnFfygBK49fE6lJYAqerKDWJu31EcF
EaRh3yeki3l7RoATIQSX0LqvTKCKuj4hpJVdA+x1h8ULyfaE7yT2Pja5lp9mxKZEP92ok00Y4zJN
rEq+mDuhcU1qN3RV77YNRtPu7FA7FbvXwKFLodrP2yaCWPurDtvfR6/AsHBWB7ZeT1KcSr+BkRVK
dvWMkHluMVnrAbp4esBZUQiKc46lPqwfIPUNcKfgiDqah9VJPKuPL2l9hynWDUKMhVL51aG0UBSE
gxVZ1WWVtONdjqmOg24JcJm7bKsbFkCiKgLRraZ4hh0JJi1WPxOTQIuNCk02DNMnFwETIwM6nINq
XbjgkWChAizAncfoSTeUOhvNeeG2l4SRYjexbIA/3up7cYKTJDqvCtsPTx9LAvKBVNZ3NK4ei0/1
2fCC/pQZSMX+IqsPmTjNeZR4mg2QOTWVM6wmnOxy2UMZdDPXUqbsAlb6R8bJJvv8POG8sFpPKwhw
RNvLzAPxsP9fdBC5uPBlPkFTrfXoZIuR345o0f+nYkSkovDuEj5s7/6XAdWNfveZXuMlNEieN7Oy
Yn885ntlijaz6B856Ojsaly5Z7e33VzqY1HNurFMA00E2FVxgLIiyvZmfTdRwWzKcfqGUb3vdoEE
ZrDHrkmuwB+F/RnRmFdHUYqcfHD7m4eB46Zp1pyk74Vo9f5mIL66GG7G6E1zdyt14eKJqbKLQzAu
9ihVTMHOvu+SLIR3ZCtUG5sxVlWXVCO0AUQPOZSnKQE1Gxs1m0c5BNNbjEnrLXjC6L5s+KMODRzR
W9viRz4e3Tcs9Kqhk3HXh6ROT6U9mSJ13YcMHoKf4rj7t2rz6bUFDEQ4OoCZ3/a09fMxMtYbn5de
Qv507ob6f6qFQP0jpqfx9MvSCz6fUQdxpUVs7jnnF98kJIu1mAj+hIZPkVqN2kD5bgyBNXp8PmdN
aFga5SX3w0uWz6usKR2suIfOLsGFR8TmzLIFA8mzTQ9gsq4u1sAHmnJwIzWVWxzy4KgUnJlRJhuv
CFkwAY5w+x7mfbkK2i0YTk3HdcNjPbXd9VC4NImXQsRm5cQW2oJRRjrn1FmsKy+VdiDnt7E6sSVe
OKIcaH/xFOn3U828jNNkcre7jPw5r9r/7JrC92+GFB++JY83pF8s1N3x+lFuoRILD+DJXtIADuxh
8NzMugS+LMiIZFkmFEaj+rudTclVvEecBLJ3OXDFK7/N0fe+Y39yjdQsYVKfhkyZWKu5cy8PVIL8
3tO/gZ8TGVqjRL0PwtM1
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0 is
  port (
    clk_out1 : out STD_LOGIC;
    clk_out2 : out STD_LOGIC;
    reset : in STD_LOGIC;
    locked : out STD_LOGIC;
    clk_in1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0 is
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0_clk_wiz
     port map (
      clk_in1 => clk_in1,
      clk_out1 => clk_out1,
      clk_out2 => clk_out2,
      locked => locked,
      reset => reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_v1_0 is
  port (
    TMDS_DATA_P : out STD_LOGIC_VECTOR ( 2 downto 0 );
    TMDS_DATA_N : out STD_LOGIC_VECTOR ( 2 downto 0 );
    TMDS_CLK_P : out STD_LOGIC;
    TMDS_CLK_N : out STD_LOGIC;
    data_i : in STD_LOGIC_VECTOR ( 14 downto 0 );
    pix_clk : in STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    rst : in STD_LOGIC;
    pix_clk_locked : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_v1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_v1_0 is
  signal TMDSINT_0 : STD_LOGIC;
  signal TMDSINT_1 : STD_LOGIC;
  signal TMDSINT_2 : STD_LOGIC;
  signal ade_reg : STD_LOGIC;
  signal ade_reg_qq : STD_LOGIC;
  signal aux0_dly : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal aux1_dly : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal aux2_dly : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal blue_dly : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal c0_reg : STD_LOGIC;
  signal encb_n_3 : STD_LOGIC;
  signal encb_n_4 : STD_LOGIC;
  signal encb_n_5 : STD_LOGIC;
  signal encb_n_6 : STD_LOGIC;
  signal encb_n_7 : STD_LOGIC;
  signal encb_n_8 : STD_LOGIC;
  signal encb_n_9 : STD_LOGIC;
  signal encg_n_1 : STD_LOGIC;
  signal encg_n_2 : STD_LOGIC;
  signal encg_n_3 : STD_LOGIC;
  signal green_dly : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal hsync_dly : STD_LOGIC;
  signal red_dly : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rst_i : STD_LOGIC;
  signal srldly_0_n_37 : STD_LOGIC;
  signal tmds_blue : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmds_green : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmds_red : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal tmdsclk : STD_LOGIC;
  signal vde_dly : STD_LOGIC;
  signal vde_reg : STD_LOGIC;
  signal vsync_dly : STD_LOGIC;
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of OBUFDS_B : label is "DONT_CARE";
  attribute box_type : string;
  attribute box_type of OBUFDS_B : label is "PRIMITIVE";
  attribute CAPACITANCE of OBUFDS_CLK : label is "DONT_CARE";
  attribute box_type of OBUFDS_CLK : label is "PRIMITIVE";
  attribute CAPACITANCE of OBUFDS_G : label is "DONT_CARE";
  attribute box_type of OBUFDS_G : label is "PRIMITIVE";
  attribute CAPACITANCE of OBUFDS_R : label is "DONT_CARE";
  attribute box_type of OBUFDS_R : label is "PRIMITIVE";
begin
OBUFDS_B: unisim.vcomponents.OBUFDS
     port map (
      I => TMDSINT_0,
      O => TMDS_DATA_P(0),
      OB => TMDS_DATA_N(0)
    );
OBUFDS_CLK: unisim.vcomponents.OBUFDS
     port map (
      I => tmdsclk,
      O => TMDS_CLK_P,
      OB => TMDS_CLK_N
    );
OBUFDS_G: unisim.vcomponents.OBUFDS
     port map (
      I => TMDSINT_1,
      O => TMDS_DATA_P(1),
      OB => TMDS_DATA_N(1)
    );
OBUFDS_R: unisim.vcomponents.OBUFDS
     port map (
      I => TMDSINT_2,
      O => TMDS_DATA_P(2),
      OB => TMDS_DATA_N(2)
    );
encb: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode
     port map (
      AR(0) => rst_i,
      D(1) => encb_n_5,
      D(0) => encb_n_6,
      Q(9 downto 0) => tmds_blue(9 downto 0),
      ade_reg => ade_reg,
      ade_reg_qq => ade_reg_qq,
      ade_reg_qq_reg_0 => encb_n_3,
      ade_reg_reg_0 => encb_n_4,
      c0_reg => c0_reg,
      c0_reg_reg_0 => encb_n_7,
      c0_reg_reg_1 => encb_n_9,
      data_o(13 downto 6) => blue_dly(7 downto 0),
      data_o(5 downto 4) => aux0_dly(3 downto 2),
      data_o(3) => hsync_dly,
      data_o(2) => vsync_dly,
      data_o(1) => vde_dly,
      data_o(0) => srldly_0_n_37,
      \dout_reg[8]_0\ => encg_n_1,
      \dout_reg[9]_0\ => encg_n_2,
      \dout_reg[9]_1\ => encg_n_3,
      pix_clk => pix_clk,
      vde_reg => vde_reg,
      vde_reg_reg_0 => encb_n_8
    );
encg: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode__parameterized0\
     port map (
      AR(0) => rst_i,
      D(1) => encb_n_5,
      D(0) => encb_n_6,
      Q(9 downto 0) => tmds_green(9 downto 0),
      ade_reg => ade_reg,
      ade_reg_qq => ade_reg_qq,
      \adin_reg_reg[1]_0\ => encg_n_3,
      c0_reg => c0_reg,
      data_i(0) => data_i(0),
      data_o(13 downto 6) => green_dly(7 downto 0),
      data_o(5 downto 2) => aux1_dly(3 downto 0),
      data_o(1) => vde_dly,
      data_o(0) => srldly_0_n_37,
      \dout_reg[0]_0\ => encb_n_8,
      \dout_reg[3]_0\ => encb_n_9,
      \dout_reg[4]_0\ => encb_n_7,
      pix_clk => pix_clk,
      \q_m_reg_reg[8]_0\ => encg_n_1,
      \q_m_reg_reg[8]_1\ => encg_n_2,
      vde_reg => vde_reg
    );
encr: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_encode__parameterized1\
     port map (
      AR(0) => rst_i,
      Q(9 downto 0) => tmds_red(9 downto 0),
      ade_reg => ade_reg,
      data_o(12 downto 5) => red_dly(7 downto 0),
      data_o(4 downto 1) => aux2_dly(3 downto 0),
      data_o(0) => vde_dly,
      \dout_reg[0]_0\ => encb_n_4,
      \dout_reg[5]_0\ => encb_n_3,
      pix_clk => pix_clk,
      pix_clk_locked => pix_clk_locked,
      rst => rst,
      vde_reg => vde_reg
    );
serial_b: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1
     port map (
      AR(0) => rst_i,
      datain(9 downto 0) => tmds_blue(9 downto 0),
      iob_data_out => TMDSINT_0,
      pix_clk => pix_clk,
      pix_clkx5 => pix_clkx5
    );
serial_clk: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_0
     port map (
      AR(0) => rst_i,
      iob_data_out => tmdsclk,
      pix_clk => pix_clk,
      pix_clkx5 => pix_clkx5
    );
serial_g: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_1
     port map (
      AR(0) => rst_i,
      datain(9 downto 0) => tmds_green(9 downto 0),
      iob_data_out => TMDSINT_1,
      pix_clk => pix_clk,
      pix_clkx5 => pix_clkx5
    );
serial_r: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_serdes_10_to_1_2
     port map (
      AR(0) => rst_i,
      datain(9 downto 0) => tmds_red(9 downto 0),
      iob_data_out => TMDSINT_2,
      pix_clk => pix_clk,
      pix_clkx5 => pix_clkx5
    );
srldly_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_srldelay
     port map (
      data_i(14 downto 0) => data_i(14 downto 0),
      data_o(37 downto 30) => blue_dly(7 downto 0),
      data_o(29 downto 22) => green_dly(7 downto 0),
      data_o(21 downto 14) => red_dly(7 downto 0),
      data_o(13 downto 12) => aux0_dly(3 downto 2),
      data_o(11 downto 8) => aux1_dly(3 downto 0),
      data_o(7 downto 4) => aux2_dly(3 downto 0),
      data_o(3) => hsync_dly,
      data_o(2) => vsync_dly,
      data_o(1) => vde_dly,
      data_o(0) => srldly_0_n_37,
      pix_clk => pix_clk
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
VHPlDkoDlWlBfBMvPBmGYmaek3s9hXXhjF28kllYPnaNm3TSnzzpXHWHc8Ye9/2L2yiQfJ1hTWou
Ia/zeQ8h9/dtr6QB5YkyW4wlb/LbMgXb+DGIXPSllNl0IMsRQIcQDbcQm1bO/nlhb+2pjxiuaQrl
DbvxoDwPs7z3LunRxsg=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lmIhoX8hXuc7tNV1sXY1K2/gXL7Y7Hq73qQF7+x03UWWTRd3uhGmVQtOMVbhIW+66UkWUHiD26zL
fzqGor8bgSNGpSFyS11k4TwLQT4OfAMGO8C9Qmmh4+VENBnpS9TW+wHzCv8oUwht7xYtYRZvOvYK
F3fMppz2sBkUd1lciw98ZE/UmNkhqBuMfIYF43j45DEJ55PBhOZNg91Ls4v3qBHyBAaYPFFoMry3
d5Fw1PZyFQSEOSSpwgyds2aN0g6oIwl7zm0LJrM9VDAOxBUE50hk+oHr4jj8J8UhHQJnlEHm1Idm
rvxKygNKRvfSpa90NYxZJFYgqnrMYg+19+9aZA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
VkyCjO2onoeZWEoYQ/4ue7X5mkHyTYVW9xjdoTsGS4GdP/Q64VaCZL/jr6R8DVDXPMnH7tRMrDpo
jpYBnyzSgOkfgqM+96ioC2fDyAaG4gYgGLmrBR6qK3/mxXwAZZX+GJ9R/eWXkc9h8xN+gsSSX6/M
jIQCgeT6q7PB4dWT6KY=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Iub91V+TnhVlZCSLu6iKmFjix71y6/l83OPTs8uewWvkE7WcqYxEKi9fonXEkzAtWzuKwEUqnOlN
VBsNJqPUdKcd22q523mrdt89mpdosWD+hvZdO7ELhJniY5u9h49FFkubpN2JiUTcIcKEYxVNlds4
wyvaYUqbPVH5v2ooJwDdimS4GVn9HerCOgPwfshvQDNlMTxLcYju4v8BHMc5Rub9Q/ihvpQU74v2
ouZ9XIwA+C6pBLwvaqS8jE7HXOokgqJilaX/W/t+KEgiFry/txRTMU9WMD7tCN7lcfjCydmS3Lq+
3u6Hsr0S8BwNjcaDpZDnBTygUJd4JSqREnk33w==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
U46EWFmKmpZGaWfyL+dokyQtJtaOYsa7HCW/+fdtw9/yHKTWFpmqKBZngBj5rPkNhtTDDCJkqsYj
tUXg1j4tgIBaCQn9B0q/aG+B3gPLrudp9hLL25mVbsfiTzdekiV2hJMmhuMoavKKPJHC6zyW7kZi
80er82OQy8h+Df/fe6TRjH9xEt3/b80tRKUMbxkLfnnkAyyf1KfOhB6/uyI4mwXuQR+DsAbzybKR
YtXpOiW72tGrXTFlzcwbHamWZefqsilVpBw6V5dh33vYKGx50xwWpj76maAkpQrOpB7zufeldJe4
W1UOEN84AZdRTLkVSxamWo/wp8nP9fiGS/ItRw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
qczgIJYpE/SzErzK7eWJBGcDFEzDLm8cKbwJbPXuM6YnJxx44W+E60R3war7K2QGFAkOoCDUtDC7
SghJGF32btaDLzeKm0tQ669sBtQmMIaBrlt7I9QBkNM8zN9GL92qxNC9o3UVWMOYy5BmH8nUPgcE
O6lRubeltlrTuDe7UJQ2nEPHcXjpUJJ8dxktyW+LovBy1OxW8g4GRAsmEJsoOEg0HuDdWcc4IshJ
PvwPJ7LblELAKsdkSt65y9VaklaEm7MlH4ImlgIa74TgRmutLUbWxM1QYhGE5rAzFhGU5i3RJOdx
L3N7GGGvLMW2z9NSHbIFX+/eNII9fNJ9nZbgLA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ti1NUgDv8YPk90APMwfu/mRr38QYwAxZfv0T6zQ89YS55t2EquEGVqrEafYX6rTydLOw8le1Oucv
f2oERpSSSTih/ScZneSZmuPE/Zh2BU1Ajv0j+/+0uEWXU+5lLPbDJjnapTmJXih1MYPf0SHpZZmE
BKj2IEBI9MPZlh6bxpa5BWJnyPdAvHf+UNaMXU9+pmbtrzUVebql4mFJu45Z3+ehmFY4FBW3zXMF
44C4TlHACLwL3vHVMCVfeKhgdVDbpE+/IFhTStz7mZ9h9RKGanQcs6YDVM1R+2RKA1QT1fX4FiQc
1V+FGmrm1ujxmFGXwpfNKByVlfCY0oWhRJCYYQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
HuEXFK0NXt09xU2yxxjng1OLsT+ZEM4EhqBgpr9D2ljw2vDaMBrqEsRQTc2B9soDq3ewDduHJXBd
OGYxkPnoN6LhjULtB2nTgjcH6NxA4puZ1ZNcndDndVBo8rTW5W1OqHq6InAG0CqPpTIkuqz3ECPl
EysI++MCDfH6tIzlekxJFIJ1McJsTq5rFuLzMMcrmkBxgcayDpOcCFuzZzCczxmt/cCCIKmDybwT
OQXmOcLJoYLP4sFu6R9c6xO8i6p++crv2N3eIxZHKbek9xBBZqQM9EYuEtsbkqAs9XZpa16i5njR
BDFxTKcP6r7JgFALJE89AZhBbate5JXWp0v4ECZD18aEL17CipwcWPutNMdG1apzSPP5y59n7rMG
yxBPz1gKHc3Emkl4WcO0hjICxqmO6dMXoY8JvBSf6ry2l0sH9Ihr3Bq5WWmlhPHnoaNr5jl//vNe
KfToWtn97eoVSt1LnmXXnSpdigbHr0UIg8AdkpdkuNRaWdVicDdgSo49

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
mokwst2bn6UxD6V9UdIgCIG1QQ/d0FiJqYGOTI2eHPV6YElaLjnJ8DnQmZnGS95o3x93FDOoa58C
RwYsX1fVoVtXkj1LuZq0k7q9vEe4T8xMjpkeYtIHY9k0Xhy1Lq/xRlfzGAf9fvf9e+f4r7aR/Sb/
uCZxxugG5niTwLENY1n3NthYL0jvo8Fmdw4Qg0nTCGWlVCws+09K0g9/lx6I9EcuHHemcHO3fOZG
lMc4NaPNozKwnyDMoWUkwiVxyFEPFaQLNYqzjvR+CqrWfhFLo96JWhL+eaDoNuZoBVYQtNH5ZwBL
BoO27Pw10lgcReGlZBz3BLO7T4ddynCx0+eSnw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PiP7AjOQqqouyQMoBQqgWIDhUSViq94rIvGiIJ/UKMDspM/yXw1caE8AhWHTjYckC4yLpPAz5P6s
1Z6flzDPrzVwg4e59X2cc4IMCHhedna0rDO804njcc6amRDTeLsMLTkWfvomB4xwszm2AgT+PRnB
WHd09ZUDVFjiBXT+Oa9AicgGJHrX3w823yBPuAa704kje/SzgtiDpcTU1eLmLhLW7LpEd9KIHd9s
ER7Uk9Orws0Kq9PMTqMX4hMn5K5mFakOeOURiEbUjdv5RiIJ2g/PlQXSItM8fHsBTQa6fOaJwQTI
vHwK3a8ZBHpfT1YH+n7wNiNUZwD4SFXm1QVx4g==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ul5ZfTHJwMctaNhYRortUZizYMPYRef7uYqPSuMkxsArnxI/cjGh+KRMwzV86hyp/6TXSJIjm5ec
2wX2UONdPN+DOJ84jYC4JbgJQrPnTj7ioD8uLX/WlyPcQzyF5keqFgj5eR5s13FskVWCuAWf5m9w
mhFEKFjVXDAr7gVgAJh/hL8P6Psrnf+LGfiM8JhnDepsHEYykGlpD3fzru2BGgqHWqPqFMcnyVGl
vysaIXiJz/eYKvO8RGcgd3DJAM/wPm9A0m/DWcmSnczOgTjoqkHcBg2H5uJMLvufzmjImi6LYEqq
v04ESDEN31cSUzqUYcayvMFOnI/WNsWbFIa5+Q==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2432)
`protect data_block
sld8QvgZKOVt1vLRfr0Y482e89VqTRZd4emrlBSgWg1LzVYzYH04zjrUo4VBVM1jzbgUfB0w7WGT
jF/aorio+anzu/poWh+D6OcO7qiffKQxHwTdm+dWCXpkyBz5d66+oDDn0RvL4Nsp9tyV4GhQindK
+3kFkH1kT+vthrzgQj7P6myXkZiuxBFq3VMIHMYh7gzJQeLNQseh1K7P2uYFC3MeWkxPS92y0UIH
SzgS6o2DVqlD8q87m0HLlET+FD9kLgS+WQtAgSN3jaij0lztL++/iXer8RIgO3OlSh1tdHKbhET9
nDxx4hMYpybzjjg7OZNpRLdg0N71O5RD9OcOFcvXFpDhq9FIQrl4g3iXg2+cRcz+GJbExZGpVFI1
irTppMWLvquhvmOt+xFBcIJQaw4hcIXUJr+BTVJ9o6m3FSRLsTmWMwCGKolVblL3tmvj+0muaFJn
jOmz/VAl6GE0kn1H3zMvsfqdQ3SO9FiHUTcH/dKZ2uQxgfv6pB/9JEsDT63ZKWvt+Wfd/H6Cgfka
hj20daKX+lcW4JBb3L+l5huhpl69bgN9Yv2/CFJ7LZPAeo7mB5IzbG79ivAMl17xRfTNefo3rpGR
zSbnISNXJt0xWgE7wb4osrj5AjH+Mza5z7nLCyk1JlbT6ZZwVKKTuuYDR0cTo4socgXU5FkCgijY
dpesazn8YCJrWN+lYZTa1qx4thPUT+4jBVWNwzr3LpIrrWfhCvKlzokYiutl669bDjQEj+3+h2Q/
2XsySC+eIxFh+/kQX7gFe7CEb3lgnuzacki14R4a3KzrycyRjKKQYAs1bwYKbUFJ122qFbUnMd+l
rOU1iXkXeTM1iXMGG9ePPdNc/HA7KqtaWJ+iWNp2PUxZtX7lJfOqub8iJRWnXZ3egDgkyG1pI2aL
Ij2qgV3sh0NU9RrjWScesmOYJtoWysoyafUzeE7Ph0dStp3k7BPCFFQ+IpULWDy4COdqYP7sD5SV
jSbgCDcj/lqT+wIZaQj20sAYr85MW2WL9y3osZN+QiPrB0hgmZ4gT5uPPRXKSQ+fh91AHWZrFgoU
gkEvhUQt0gDoircYwkClWlsUS8gY2onB2p5+ks7ojG22/vKAHsoSydvdiLqYBu6OPQ4pGLTiarBq
/yq0+EmVL6AsU56z3UJEM7mi/XuD89jrzKg54rGGwLS/zqx2kYxNamPm5wdjABqwAO2oYsyidIpF
qqai585bWxuyifCWKAYXisQbfiGf+NKKHphueK4CjFNFKorwoRyMM2o3s5TkTWC29AovyiK1nlXf
XZsw6AtBSkorU0pUYD8pCSY5ux/QjQgxIE6y54nBG7duKogv50LAgRcx7HF70+Ec6sBn9yTjwatb
lzbiCjoVaVEkFmuIoLnxZFhUosPc4fiWJo+ooexN6MEZVUa8nkUbVyrnaKmHvGC+10YV9cUoyabM
klp17hBnmcwZTamokNvF6iPXOgsV63j+DSDvcLlQHFXaWzu5wI/a+RXwqLjl9Z/vQOy+CNciKQ9K
8FvszFPilUHKYi0WMJZTPuizTIxvXwYluq2khqDf09MYAC10O5jRlqfn4gWYgswpUfVLhC4hrnew
v1pXRlYXJfnRReLKTYoENaninFSf33oi4XJlwFmJc82cNDS77l3NItjlh1d6Y5JRfqCGoAEhHvIn
1VhIcRjR6tdzZ/SinklfMurPC9MV1elpYx9mCvWNjJAmY+vXoiXYIJ0i1jPrbHGMLgNb2XLTS8vj
dUmKypNWng87897+x5lS0iyBKZ8HbHNcG+gu5JCMNuX2/eCe7LOExMvvDCZQTf+hfJDnTq6zllp4
RrW7RB5vhwYPTUL9HzLTLnLYvfrSYm4r/As7f3waed2C0vHgAxMIY+5IUWDr0Hp8sfuvk6VxWgJJ
YQVXEb9+uuroXWep1NaM9Iy94YEmTF76hzu/YUM3KdGzrgQPr/u3maCXCJ3roRrxM/NcRa31E6Sa
dbvek2C3EKREtXP8rn4oeVLwHrR9RoOrxgatKAigx8AITmNbmxQ4SHJvDRMIy+9xj7/cc6UOoGzJ
r2rrjrVIemrZhmr2Itst8U9LYIuWvdZRaNiUi492X2PXIRdgfD0ZuI7EWvXq3pItz//BK1NN2szx
3qCz5CAFxijxP8foMR9/uu5tAaOi4kIan4lpnHoaDn/M9mjpU4ZGoBGPkTTnZyVu0MiQjM21i4QN
zLzFfA6pFXEXQ3m13ovX6xX7Z6TXAJ0SYvpi4BVolMZrHZdsbnlls1vdIWh7RKMCYZ63zHXriX1F
YlkwflrdnaW1M65aU1dsu9jBQDE4hOr3KpR55a8qwbNDiiSj7pJXKySLf8JGyPgbWvPMenhfUk8B
99MPUFM9AfGOaMoCAdgYYfzz6C5XY1KAyBKL4nBqmyP+eUUnvjmbkWp0T9If6aG6J+0eOwRarin1
+xu2Gu6mC1dPRJlGH5TzUUhcnvrKOxJr9QNsLcuRW6U3D2bEs7OuET8Xpy/OmOgXk6nmrohAKmR3
0hzVm5uc5nYWx0I0DSRK8fdCdfAWnD71h6A5MREmJrPnm/VImKolZl4NE3NRmuM4Hv46i2tdMf12
UxDnTOtjNEISW7gm0NwMhMVuW4iwGI7H7X07gthU9U8wTYLJF7UpMJjDY0Cvoqmh9nfxwsdT488E
5A69pAV/OP9VV4XyOYut37QmeyMwLcISc/g9LaND86K4rTZ8gf/n15X0xE/I0/i52GdNYvn5PP/2
NSpOB48pv+YKXRwsFCJJ3jrS0tCY393Zo99uJAzFGOeDZITfCMMJBEQCc3UV1sI/N95Uea9T+2xW
jEpS09PL4jse/PNMJsFgbunGcUZUTnT5qxFjBy4lkonh1E9qe48K15Vr6qg0brHjuFDQ+1wzWXaq
J5xh1EPmivPQZm5l+3EAxJ03KC7yHhHTVKcsPJ6XWaQJp004ZCp4kdEbv6y7eik/OUXLsOBRgGIP
v9VXBSnWkNmd1KRHJsxBA6kJQ3Har6rUGnSIWn31Bqc59Z9mTSD47rmWdVKIRkgto5EgXzpKh9HR
Q21djdkpsVx1lqyPE7uUk3zQKRZTrp7OndjCazjH1E737dOxdUr6qyhOnlrw8YEXS2P0eW4W8mLL
O1uE9RjVquDbyObIGnMHDQqjMPtpjMYeasQ6m9roR4AiKByJTvPZSmgyrSP/phOrQjXUGl16KENg
tnTywV5G2puK8Fwlf06HoDuB4YNQWBJq3TazdID36PkLyhtQHGY=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_0 is
  port (
    pix_clk : in STD_LOGIC;
    pix_clkx5 : in STD_LOGIC;
    pix_clk_locked : in STD_LOGIC;
    rst : in STD_LOGIC;
    red : in STD_LOGIC_VECTOR ( 3 downto 0 );
    green : in STD_LOGIC_VECTOR ( 3 downto 0 );
    blue : in STD_LOGIC_VECTOR ( 3 downto 0 );
    hsync : in STD_LOGIC;
    vsync : in STD_LOGIC;
    vde : in STD_LOGIC;
    aux0_din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aux1_din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    aux2_din : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ade : in STD_LOGIC;
    TMDS_CLK_P : out STD_LOGIC;
    TMDS_CLK_N : out STD_LOGIC;
    TMDS_DATA_P : out STD_LOGIC_VECTOR ( 2 downto 0 );
    TMDS_DATA_N : out STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_0 : entity is "hdmi_tx_0,hdmi_tx_v1_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_0 : entity is "hdmi_tx_v1_0,Vivado 2022.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of TMDS_CLK_N : signal is "xilinx.com:interface:hdmi:2.0 hdmi_tx TMDS_CLK_N";
  attribute X_INTERFACE_INFO of TMDS_CLK_P : signal is "xilinx.com:interface:hdmi:2.0 hdmi_tx TMDS_CLK_P";
  attribute X_INTERFACE_INFO of pix_clk : signal is "xilinx.com:signal:clock:1.0 pix_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of pix_clk : signal is "XIL_INTERFACENAME pix_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of pix_clkx5 : signal is "xilinx.com:signal:clock:1.0 pix_clkx5 CLK";
  attribute X_INTERFACE_PARAMETER of pix_clkx5 : signal is "XIL_INTERFACENAME pix_clkx5, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rst : signal is "xilinx.com:signal:reset:1.0 rst RST";
  attribute X_INTERFACE_PARAMETER of rst : signal is "XIL_INTERFACENAME rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of TMDS_DATA_N : signal is "xilinx.com:interface:hdmi:2.0 hdmi_tx TMDS_DATA_N";
  attribute X_INTERFACE_INFO of TMDS_DATA_P : signal is "xilinx.com:interface:hdmi:2.0 hdmi_tx TMDS_DATA_P";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_v1_0
     port map (
      TMDS_CLK_N => TMDS_CLK_N,
      TMDS_CLK_P => TMDS_CLK_P,
      TMDS_DATA_N(2 downto 0) => TMDS_DATA_N(2 downto 0),
      TMDS_DATA_P(2 downto 0) => TMDS_DATA_P(2 downto 0),
      data_i(14 downto 11) => blue(3 downto 0),
      data_i(10 downto 7) => green(3 downto 0),
      data_i(6 downto 3) => red(3 downto 0),
      data_i(2) => hsync,
      data_i(1) => vsync,
      data_i(0) => vde,
      pix_clk => pix_clk,
      pix_clk_locked => pix_clk_locked,
      pix_clkx5 => pix_clkx5,
      rst => rst
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2022.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
VHPlDkoDlWlBfBMvPBmGYmaek3s9hXXhjF28kllYPnaNm3TSnzzpXHWHc8Ye9/2L2yiQfJ1hTWou
Ia/zeQ8h9/dtr6QB5YkyW4wlb/LbMgXb+DGIXPSllNl0IMsRQIcQDbcQm1bO/nlhb+2pjxiuaQrl
DbvxoDwPs7z3LunRxsg=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lmIhoX8hXuc7tNV1sXY1K2/gXL7Y7Hq73qQF7+x03UWWTRd3uhGmVQtOMVbhIW+66UkWUHiD26zL
fzqGor8bgSNGpSFyS11k4TwLQT4OfAMGO8C9Qmmh4+VENBnpS9TW+wHzCv8oUwht7xYtYRZvOvYK
F3fMppz2sBkUd1lciw98ZE/UmNkhqBuMfIYF43j45DEJ55PBhOZNg91Ls4v3qBHyBAaYPFFoMry3
d5Fw1PZyFQSEOSSpwgyds2aN0g6oIwl7zm0LJrM9VDAOxBUE50hk+oHr4jj8J8UhHQJnlEHm1Idm
rvxKygNKRvfSpa90NYxZJFYgqnrMYg+19+9aZA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
VkyCjO2onoeZWEoYQ/4ue7X5mkHyTYVW9xjdoTsGS4GdP/Q64VaCZL/jr6R8DVDXPMnH7tRMrDpo
jpYBnyzSgOkfgqM+96ioC2fDyAaG4gYgGLmrBR6qK3/mxXwAZZX+GJ9R/eWXkc9h8xN+gsSSX6/M
jIQCgeT6q7PB4dWT6KY=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Iub91V+TnhVlZCSLu6iKmFjix71y6/l83OPTs8uewWvkE7WcqYxEKi9fonXEkzAtWzuKwEUqnOlN
VBsNJqPUdKcd22q523mrdt89mpdosWD+hvZdO7ELhJniY5u9h49FFkubpN2JiUTcIcKEYxVNlds4
wyvaYUqbPVH5v2ooJwDdimS4GVn9HerCOgPwfshvQDNlMTxLcYju4v8BHMc5Rub9Q/ihvpQU74v2
ouZ9XIwA+C6pBLwvaqS8jE7HXOokgqJilaX/W/t+KEgiFry/txRTMU9WMD7tCN7lcfjCydmS3Lq+
3u6Hsr0S8BwNjcaDpZDnBTygUJd4JSqREnk33w==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
U46EWFmKmpZGaWfyL+dokyQtJtaOYsa7HCW/+fdtw9/yHKTWFpmqKBZngBj5rPkNhtTDDCJkqsYj
tUXg1j4tgIBaCQn9B0q/aG+B3gPLrudp9hLL25mVbsfiTzdekiV2hJMmhuMoavKKPJHC6zyW7kZi
80er82OQy8h+Df/fe6TRjH9xEt3/b80tRKUMbxkLfnnkAyyf1KfOhB6/uyI4mwXuQR+DsAbzybKR
YtXpOiW72tGrXTFlzcwbHamWZefqsilVpBw6V5dh33vYKGx50xwWpj76maAkpQrOpB7zufeldJe4
W1UOEN84AZdRTLkVSxamWo/wp8nP9fiGS/ItRw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_07", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
qczgIJYpE/SzErzK7eWJBGcDFEzDLm8cKbwJbPXuM6YnJxx44W+E60R3war7K2QGFAkOoCDUtDC7
SghJGF32btaDLzeKm0tQ669sBtQmMIaBrlt7I9QBkNM8zN9GL92qxNC9o3UVWMOYy5BmH8nUPgcE
O6lRubeltlrTuDe7UJQ2nEPHcXjpUJJ8dxktyW+LovBy1OxW8g4GRAsmEJsoOEg0HuDdWcc4IshJ
PvwPJ7LblELAKsdkSt65y9VaklaEm7MlH4ImlgIa74TgRmutLUbWxM1QYhGE5rAzFhGU5i3RJOdx
L3N7GGGvLMW2z9NSHbIFX+/eNII9fNJ9nZbgLA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ti1NUgDv8YPk90APMwfu/mRr38QYwAxZfv0T6zQ89YS55t2EquEGVqrEafYX6rTydLOw8le1Oucv
f2oERpSSSTih/ScZneSZmuPE/Zh2BU1Ajv0j+/+0uEWXU+5lLPbDJjnapTmJXih1MYPf0SHpZZmE
BKj2IEBI9MPZlh6bxpa5BWJnyPdAvHf+UNaMXU9+pmbtrzUVebql4mFJu45Z3+ehmFY4FBW3zXMF
44C4TlHACLwL3vHVMCVfeKhgdVDbpE+/IFhTStz7mZ9h9RKGanQcs6YDVM1R+2RKA1QT1fX4FiQc
1V+FGmrm1ujxmFGXwpfNKByVlfCY0oWhRJCYYQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
HuEXFK0NXt09xU2yxxjng1OLsT+ZEM4EhqBgpr9D2ljw2vDaMBrqEsRQTc2B9soDq3ewDduHJXBd
OGYxkPnoN6LhjULtB2nTgjcH6NxA4puZ1ZNcndDndVBo8rTW5W1OqHq6InAG0CqPpTIkuqz3ECPl
EysI++MCDfH6tIzlekxJFIJ1McJsTq5rFuLzMMcrmkBxgcayDpOcCFuzZzCczxmt/cCCIKmDybwT
OQXmOcLJoYLP4sFu6R9c6xO8i6p++crv2N3eIxZHKbek9xBBZqQM9EYuEtsbkqAs9XZpa16i5njR
BDFxTKcP6r7JgFALJE89AZhBbate5JXWp0v4ECZD18aEL17CipwcWPutNMdG1apzSPP5y59n7rMG
yxBPz1gKHc3Emkl4WcO0hjICxqmO6dMXoY8JvBSf6ry2l0sH9Ihr3Bq5WWmlhPHnoaNr5jl//vNe
KfToWtn97eoVSt1LnmXXnSpdigbHr0UIg8AdkpdkuNRaWdVicDdgSo49

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
mokwst2bn6UxD6V9UdIgCIG1QQ/d0FiJqYGOTI2eHPV6YElaLjnJ8DnQmZnGS95o3x93FDOoa58C
RwYsX1fVoVtXkj1LuZq0k7q9vEe4T8xMjpkeYtIHY9k0Xhy1Lq/xRlfzGAf9fvf9e+f4r7aR/Sb/
uCZxxugG5niTwLENY1n3NthYL0jvo8Fmdw4Qg0nTCGWlVCws+09K0g9/lx6I9EcuHHemcHO3fOZG
lMc4NaPNozKwnyDMoWUkwiVxyFEPFaQLNYqzjvR+CqrWfhFLo96JWhL+eaDoNuZoBVYQtNH5ZwBL
BoO27Pw10lgcReGlZBz3BLO7T4ddynCx0+eSnw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
PiP7AjOQqqouyQMoBQqgWIDhUSViq94rIvGiIJ/UKMDspM/yXw1caE8AhWHTjYckC4yLpPAz5P6s
1Z6flzDPrzVwg4e59X2cc4IMCHhedna0rDO804njcc6amRDTeLsMLTkWfvomB4xwszm2AgT+PRnB
WHd09ZUDVFjiBXT+Oa9AicgGJHrX3w823yBPuAa704kje/SzgtiDpcTU1eLmLhLW7LpEd9KIHd9s
ER7Uk9Orws0Kq9PMTqMX4hMn5K5mFakOeOURiEbUjdv5RiIJ2g/PlQXSItM8fHsBTQa6fOaJwQTI
vHwK3a8ZBHpfT1YH+n7wNiNUZwD4SFXm1QVx4g==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ul5ZfTHJwMctaNhYRortUZizYMPYRef7uYqPSuMkxsArnxI/cjGh+KRMwzV86hyp/6TXSJIjm5ec
2wX2UONdPN+DOJ84jYC4JbgJQrPnTj7ioD8uLX/WlyPcQzyF5keqFgj5eR5s13FskVWCuAWf5m9w
mhFEKFjVXDAr7gVgAJh/hL8P6Psrnf+LGfiM8JhnDepsHEYykGlpD3fzru2BGgqHWqPqFMcnyVGl
vysaIXiJz/eYKvO8RGcgd3DJAM/wPm9A0m/DWcmSnczOgTjoqkHcBg2H5uJMLvufzmjImi6LYEqq
v04ESDEN31cSUzqUYcayvMFOnI/WNsWbFIa5+Q==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 21264)
`protect data_block
sld8QvgZKOVt1vLRfr0Y482e89VqTRZd4emrlBSgWg1LzVYzYH04zjrUo4VBVM1jzbgUfB0w7WGT
jF/aorio+anzu/poWh+D6OcO7qiffKQxHwTdm+dWCXpkyBz5d66+oDDn0RvL4Nsp9tyV4GhQindK
+3kFkH1kT+vthrzgQj7P6myXkZiuxBFq3VMIHMYh7gzJQeLNQseh1K7P2uYFC9YmBgeyPs0Kzj8+
hGJ2LOKzXsEzsbjuwPTMa2ZDAqWHqO0xZarAq3yW7uWG729l/zKpeQFByh+1TzKk9O1iby5GL4Mj
qOqVTJpIikL/yWMyycDl8Zb8wT1ZIK1bQR97zEBMLY775KrI7Z8Wv4nvzwgm8bg1kH1GqQ12cyd/
woF+slJDvfalVZnwUDphwuuTQATOfElIkeUXxg11ZnifHDeYOQdKYgVwskVuUuKx8SAJU5iMXSA8
XYrC5S48sDhnoy10K598R3R/Iq7XWlW2K8uTQO6KQeluhSSbj3w1Q988A7rcJHT8Mxnw3eRM5EuC
VBg7O5fP9IKOXsNyCnLrQ2L+VhEPtgEWIq0gmc4losd3j+wYOtufp4bEz4njUBooN4gZV2AOLPJW
UsPBYXey84bIHgSoFE5j3mXNg5SqrOaiLub+O0N2T+OuP0N63bEIGB2iUW5No0zRkLpZ0ygq2jsq
a/f7lrV6W0+hnBeI0UJeuVYa1Lt9YcKtMLz+1m5xVT1r1368pcgA7Tnppka3NVDrgbSesk7w8Cp2
edKQXXj4OJqbUlKcP87O3OQDyDo27JHLabgsCPOG92VZWXP5BNNv/JySBOWD6cpdchkWC3tgkmD7
fhX6J5CKXqnl6TaEyqgzdD9bwY+96MpgPa2NJ2SfoDUaYBHx1Wuiolig8gUGXcDOFQVcgo9PHvY1
kh6oKfBmJquuKWC/tidyESjlwRpJeWXuvMlYfS/kOd0/IwLK0XcOxhFzZsJK8dGwk5zm9t9z4jwg
8Hlbr1A4JH5IDe30pExE6bCeqTdvQ/S2T49L0ItmqdbuAJ7FUJz8qyXtxcBedtd5vDTEbahteBM/
tYTh+Pl7YTsxEWZb96/6xJ5uIpeAu4L2W1Ufp10jVW38ndg3f8zAaEfPs/OOHElxIU4uMzaEJik2
PPvxW3+3eMvjyWvFXFhX91Tp4FrnEcA2dMtIyxIX0OSpOmZ8MHZQcOxeUQ5K+Fb4dbWd0fIF21GT
ci6zDPbzt43SJKA8AqZQnCtXv0iSp6o7tKX3gIoNdRoMgV4Rz0JMSA4IB9YfeUD3IqygKAfGubuJ
tfiUMxdUO+bvfcZo0oIycyLc8knVAklhcTB9ehFHXvm3D43uxCJ0eXWKKKoldeEBiloqeExlRjGe
ENujbnlZQRfCejQrGhxxPqfpVvyPhg5tDeyzF75Q5T5gfE+XAnVKUk1oGnnD0lkY3esw/APOEPLP
VGVhiKpYYUpnEJIzMGx9neWLlaB6BxQnFSpeHjgG5uVkK4UfYqFg5oiLR34nqGB8/QaO4sn6Vm6w
VAGoB7k1pIT7uJbYWT3q17u9p227pCQJWHvALRcLnkCtoXG9LT7Cjp/eIug2TIrcVqeb3RnQyqz3
CMl089v/7OhxkU+W4UO25FqC7jR4VQTv4Cx5/OcNVjvpzY69v7YmosiWgvdhPAISEzgvwc4geIrP
aRTYKbStekO3zYRA+fTjaQJ4n5BNsP6gXL7rTokjsgox32aKGlsyHhIt0ZHbvpSWLsFG4FBY86nM
ADRsB99OBdjsFdukEmCKKmDsBFk/zw6DW+HvJ9EcoPmMHPZI3Zsl33yilbZkrJ8pW1AQKTavczOJ
D9XnKxzvazUFe+7OOM5Xidogw6pLGDc7dwKHUOd+oytUkzMJAmawwNA/QkxiLt7G59JK1zTa+GJ1
3vgTYY3aDfuwleQFbTtYmkCVb1kQFkoy1XLZgsyjyziow2PfsVUOxBSJLkRdn8cC28RLqcZ0um13
6P32pz9CgHQo/bD2GATZmiibHFRM0IwWmOOhi/leJ486dDlEaO3VAlckvjo+JTJjOVR6/MpYsJqD
pXerT9I4gx0+RvgeJFARraNdU73IWYg6DpK0msp5+MoXf2XhFTh8TfAViFptBWxQiIxoz4tOpGjO
fnExePMqGhmG209+IkM21u9K2gOsAOp/PdNY+c8p4efYl7MV0cZ9Oa2/ZbmnA2pysmm12rgxOdkt
0rTnVV2qNHweJCho6XGxw8b8z7K0iY+kD7VQuX8Nxz/b0a+ymbUR6BjOjPWChPoNCylnSdyjn6MN
H+2OkF8wsrXVylVucKifXRgT65dTU9TaalrfFZ4gAxn3gb4rKgd6sk0I/h2aYc556R0AzxTDKl7v
XYdBy7PLUU4PPx0GbxfVCbyGMb2WKYAwMgAmEwvt/0x+ltrDixR28w8JSKq2kWV+n8vlEMOA5VkB
CvwoFGAmKDNeike+bAzOPiDQtU8m6ZceJfv3Uer9flFQPhoPcHTFwOgJ/2GmGI9AiR71rZAKHftE
9q+QZ27bPJSM/imwn4rvFkqcfh7Xvxm86aPa9h1yOkixVmRdnPutQMpg4fyOhcxEInUkIL8QseEk
TkwvDV56U6oCVmsNwgUgkwDYR6sE1Z4UeY62n3/fpq6BCpJUw9ivVBR6vlGmEAsDJJvo+JuBsM3v
HgfxUFuqxFG4y44i78B68J46phqOe1we+FpfR6v2LU4cRSPSOXB/f6tpCqS3Pj8dWtWW4xcXmaWn
nW6a0dnR0BGq3sho4/NdXj86AGST4SWbRfQTHN1bKgSQ2jxRTXIYtFku9sqLG09yglJoOq7mQtKg
OGENiUGkbSfci0vmKFzZRcRgrcM8UCFBlCD4PedoLNijvgKacglEAu0eyFCD5vZHcBACF8ca7Qwy
bDbrcw+9f52i/r8/GTytD+qVFvqiv68QjAm2BFW1CWBu0cMNXWHr+zXHDQmuCg2AEzpByYxxJorl
aOJTiWzjpuv0AozvQV23iCbAFR6pcv1HNsEEXyav1dSi8R7hpPJAZCOtSnI3VXUq3/kssDz8D95u
fnZxEFDTW3xjJE5k8lxuTciUPBsRQzZ9lAzz9l+0d5d54p2TZpQCagcENNTpTHOulBS8mOylXpsk
x4agafDZ+OlMri5PStG753TKKMN4YdIjAacGEJRMAqNiJ7a8uCTlqXURx6RrNF/sJI6/FccXKWoy
+2Nbczm8WGOfKqcwsyIBeevacf1IO/OSfolAnHVckz3gV9KfP09pXzLOxEFYr+yfD30mROzubw6S
ZQKyn7iDUHpWGyf1HabycBKL8rW8uc9Jq3QZzaQ7UGuCeRt1QIbgO3HENp4rCoWxP7lpL98VVSys
5lvYJ7QKqt7EAopyGTIZKCBqhxE5OxIpYmmaPSIMl9mu+VwSOyaVvJ9IGxBUbWF1G+NgvYX3c034
i9S+AORHa7+dCw3PBeNXt+ie6PBnKPJqZU5CzWuzwyFjLCi1E9ZOu2P7Kg2RCHQQ0qZaryYZuSl8
IQX8OK+XG3tIHxvvoJ248Kiw1sDUFboUComkAHvs5CUyPhn+XJ2hk9HfH6XuDI8TJN57bQ/pjOlQ
nZkDkPhEXzqJIFCkMPv/rpBRhCfMlNlJgPYk7T0LQvtIk7SAF3sChYe38Rlo5ZWVRrL3qbQI64ks
CpbukRu5JUot2zwNZ2hvxzxSNMBl6MV+LMec+gXpV+bWovzrnCzwO1XBzxuFT3mHAfIol4Fruptj
R2nSopaXRzL6SW0DPqFZd4RuaGMAHQbk3OLRlDGaDVvurSTJU5fc3dgwexva2zZr9S4pRiG/4DAr
vI/MOslEKhuVyoS/qW+opt+Xpjwj3HUDIVNAHku+ndRbN6+kx+b5KQkbMQDkvg9hrNmCz+H1xLII
rSZR0Qf5iaSW9GFmCSa89KJoB4I+ClyrPd+2n6uM2zSA9bog2P/OmbcNTlZN6hlFZar9mxBq42f+
BH/CdrWxxuhn93hk0YWdPEFErl4h7IzGMtGW6k8G5OuTY3feFW/RHlAtICanPITMWzPbo0p5+5KR
IgkXFSwvTRnDCYDPqNQ3+X/hlzFJFU49NkaCJcKTaP0O0IpuvvYymNq33YxPzTwvaZqQShIYJZWS
A3xnCp7Klgzr3I6JXh2lDOj1ZBCQYHXKkvO3ocxh7piMaxUAWKe6Q21iqUsexe/k7UYSHNsffGPP
DyGh83ebjjjg0L7vm5bgK5OqjD1DNWT8wTf2Gs8mD346K2STnR9yh7h8rsgT7hwzuTi4WwUyOA2o
f2ipy0mCwT2ngEOmfgjtjVW2Rk5ojArDucGMGMioLjC9zyrrzIhtVUSGL+Bcx10cFeqU2ecLTjeX
YhQnjMTRS+w/JlK30CBnLjlcxqg/9fISvbrOW+pdZxrQaX9H1TxK7256dSewE9nmHHmWNdSVLu+D
9MqR7SfckGhukeHOg1KC6QMc7ZqxfgrjK4nwRT8B125SQ2Zz2ogx6Hjow/ffOusG1bkCL7xJQjZE
GBcOED130vN4nxFoUYVky737+ehRH3Idfo2qVNv9P1G9C29ff71XD/84fgq8CAvTg46185RajUiq
TU9gTf0VoPVtnRBny5if44kMPNjJfMQtMTQyp679DNP7iH5TjiuRZ0eWS4kFGiSv1n32k6XtORX5
pIZwvLj6dGGdtcNyVfQoR5TcmiCkkXOmElfzGKFyFtvVPjDLmdYg+WhCLjXy1GMBo9GBgQH0yYtp
LbdQy06wKkvWYPx1F8jE1XYX6DEL4ajYKFJ30/d+R8x0Eb2nqu4Dr8PDzysXRvhYM5nXDLHD1Ga0
u4i/0P7MAVZBMftN3ABCQH80sjtXz6y0gegJau8BUkaUcIHMQmP2Bjtig+l5KN/tDKwy2FvsIjAD
DgHH3zSR3MKDyZq0HhC9mm6bOwfL0u6z9Tw1K9eF21/b0JTfGPYuhjffkRRg4E8vAB52LkmaVwuB
O4VOoUxv2geiCxRweZLIciRtM3RgwWawupRgxBExwLzWc3zAw49qgA6m7Zpd17ydHCUwEAnPFkT8
adb6PxVYkMgs1MbDQe826ryZE3RhbZn9cNXu/FpYvvPtheVRMCa3q9+h4BDH0Cl6eQ/jmGsTX0Wa
BWzEb1ZCCCPeOozQc+1tK8YRdjlQiXEsqzHvxYp9xWf0CFf9fSdGMGdfBLwg+L5p0pvcyH23zgx2
gkvUUsj13xwyHsu8hXnVY5EbTByY0DTcWGg7nCW2DKbCHo//ozVt3wgLfPopcbLB72/TK3/ZIdRo
tjXnvbyMU+g0RRsHhdCxKebCfNNBJbPuTRvxmW9GGpuXIwmdQYci66C3JSG7BSxfo1JEKlTwg3pf
8iymVDBS1D/hr6169+qJsuRPD01xRJrCZMFRQuGpfc6vodCNoOuiB9hjkZvg7aA879bAhw9YnRR3
KBwtImxKOwKvt3Pul1JECe9Ovs8+B4mfw1Xb/DoVu8fAHwHzvYZq4DaVtA/uwaVxM1GW0DH25RqV
M/ApOCiKKe9lLdUDkgHetZZsT9ReJG89wy1NAdprmyTVKHVmxrZOcvyo7318ka2UaEbxdD7e5C9y
mLo7m00bT79LaC4j0GzydGcrWBQfPpHHFbSs398Q+CzBROT50Vi26o2E3xeEppBfmteZlXyg4oDo
PBLz1KQm09n43YE2qXP/ahn9VQmjjJ6RIHriK7WdwYgGBZ1/nRbB9Sj/3I72MNMOkvqZ8bQkrOOO
PpZgx6hDBDPtyLmHNHWISM3yMuWOQUcDyRWPNN8ROgAF/GhSqrhngmYddW95tEheVmtsh6kGk4VN
kcIqE8L6Zxr6JiBeSxc3Sv8PlOGAkaeRBULkbX7lIVUTQax+AtHOZSBmcdDxX9twX0B1m8+q1Yb9
g1axPoXvh0GEa+BuLN81JXouUcZIM3fi2BFuOur+G8uEhyOybonCWt3hfPBh9eBu9HLghIlOy2ka
7+SiYLJ38c4GvLQGV90hfTbVX+UTYRPzIZXhcwf3Q23lhzrvWMXtydDlmXpfZMEVMSgc/sJyXlFb
khBsOAed6IAwcMH8P+NBgIMv5PeYY/BhL5rZ0xMlKCVno+l8mHywgdW15jPRl+DQ0aupAp7WbuvW
3qXX3bnlXQ3fQ/Zw+V/PuADbSsa0Vw6OoONT2qtTCYjDib1r8zv44Z5zpMHI+GYRCUdPZr+dAZpv
xYbG9crYfeFfzejIBVfwlseUmYHWilAknv6x560CfQALajlZVYl1/pEpIUERY5T/mig7qbt5wCN3
fXTTzRfOpTKwuOhCGd7flRbSSLZSwOSWHKrRRmfbD7jvOmGYupqfWADLoZvxhJs7ELBr4ykD321S
HGrrV1ruE69A36mifxclFz/9Lxgv0YWiMDKgxSI5TkLdv8/2u/8OwRaoz/Fie+UHP2jq4B3H26hL
rdUZ9an6orbnA+kMur/2TQ8yXOqc5p0UwiVXI8THv2KaoU0Ul5glEtkCpeL6tPzH8RWPaIh3SCj3
dsSNinkAV24K6/MuDZuxkM5+/+6Os6wbY7mITR87oTx5jXys2L19WI2/ot3KKBxkORv7zoUTMXY3
dy6PqenT65pU0Dy2Ol+jDZvrkLtACaKwqbQJuecNr88HyDnyZFItTw2XKb/CzvYmRB+N52aQavem
wQKsZ1urk6ePVnXsIXMwStg5Owe8cGW+95lneqcnL4ahfeqnMPUL6AbK5bpvusHTXNMjPyAvmypD
caXqyKRFV41g2vEFbR9iFCl+MVNmTuAnjbToZ3sy9jLaB3LwHsJfbuT+zogaWmQ+xrxJEOWOa+su
2BOHdWY7dt2+P4VUPrq1Rk3DMFmkaRveJ8RtlpxDitlDMHnDil834jWB2VAy/gcypyGJUHxvcJ07
ag+9oh9Ny+VMCQgmBXf/noIMfAULv/+l/nnmIP+RaBzDZtZ7c5V2IHdUz8SyNTolFFK/b+59Q97G
RDCOgY9lYgalu6bQ6wBJDPt1kAxJ6Gg548fcr1rtauQ4M65ACLtcNA2//cXDk3cL4qedX+DU6g4i
mEtNxssCFAbmrcNEheWS9J2prPU05ahETS8KsECMDsYC/dTqiW6g0GuoyWU11ik4nVzBwDBUKxwl
pWJ/C//rpLZYkwENMQXsEEvSDY3MXe2SgjP9KKVxhTBCdJ7S6g2yChU+TnI00iSpGjbPqIPiajmL
IAdfk3U7TD9B5yJDyfST1wJOpwGy5V/3r8+Y5C5Pb6seYcrfqm2MNCjYrS+TA3uj8/Oxs3lHWLgw
htv7F/+Vop+KC08ao9ljm+rDGU+aJ/tWYnz8BFu6ddSNmgdUDF684ENIt1ANNJbcDQtr5Ge86H7z
dIw60y8yBmV+SNqO3ph6PRmBvsg0SlEULCmv16w2ixdcX49ZoBfWbbNmYxMryyPC+p9jCGMZfiOH
YA9Iw/V7u5xmmmqbVPcrFZtbURYJO/uo3UmiPKE4K3/k9bXhEzEiMff1ZRuZz6Ophc9qnQpGsnQZ
s0qmAflI69jQoaJJ8aZ275b1ApupQvmXCeWX+vWybhn2qDpoMChPlE450/AlOQ5DEgeD8nadigeV
xgtbFuY/+Qz5fmpYEq5873sezPnQphlQrya/E0XkxsaFLfSsORCRKQQvhcoQqnE43EUi4kr2sIXq
C+24CjHe5Pl33c74KSZGwEdD4YOgvBakgyIQsSiY6W0G8ynAi70zSw5JOkEJBJTJTuP5B55+YVNt
Epm6dnAfs1Nz9zAtdruNmKmwQixIHmGq42D775q2Lg8WwUGLrsU4hj0fTWiyc1/arBQw5HKF1eYn
VUgcGvZfwzgNaMuokDNBkvGNgG/TFk2yAlJhgbLms/ZXDpoid6OJ5JuYmO/JxJ0WBAR0Xq5gdLXn
i9IB5YUQJe9e3IEgBDhzxcXMGc/K0aywsaIOClCHpXa8mlv5AdOJT1R97Wfvb8VoHmbPcS3VVpw4
x55SsT8jekKZzH11vg/nAMbG0AmKz8TjCYJk94rodWvqGcOkl3En9g2s4eHwVaI0gM247nNpIsfl
7jLq2NCgQaK738jtMgv4n8fbsQN4ujeJdwOkVGewZY87FvgghVIS67/k6rZAZZkZu2UB1F4POKNf
rHCxbR7YL/8Clfts2IJ749n/ir/9ovPH/JYu4jF1TrVaw4tetGX35Klu7F0onRUtDvortCbkgyBc
fE+DBgxSdXDvn7qfh2huRMHNkOX9QAsvsX5ZtUJJzzVdpmL3wOfYKSbgIUSSU6tdnGeUQUMC+r0S
GQ9d5OXZsvUUoosHEQ3HyauSK/JC2A5GeBQ1RBjjbXl8nkHfpvfrBLgD8unChh+dV3S50mXBCFT3
2B+zGWUEPZnuPfhmVqWKvx/X8hmKOFJS+DSNScSOtqISop07HMokfArbsto6aONIdBQyIWzL9iGD
Z67ovUEImKMgKOGDe09tTXnNG1lkteP4b0by+Ye4m9zzAos/jb5GcMYp2enttWKDACRVi1m1G2I7
3/kFzIeWQAq6LbKitTJa5OJr8FRHp+uTf9HgeEmROfRk5yXy/jD4EpifeE23N916VwZGiKvktzyB
b2MCVXSi28SwYSs9xC9tEfnjcztoIhlloMdFcjWt0ryV08Zr73yWPSjIYc3QLhp8zrAkwvezDrfF
MJdg8l0nRAo53vrhordhmICPUQFAnCp7e5OIe1M2sJU34Rk+DhdzQlJvPmsLjGN8nsvqB5eaVevP
pI+ai2+moTazkKGl5SKXy/WxfXff8Sz55NeAfMqE3IvLycAeNQbMPnau2wW0KPi2stUP1mxq4sfR
F0+qE18s0B3e2TMEdXRgBruds2KQF8XLrWYulUSF8Rn2jBUlYY6I4qOAzipjtmpMGh+7SUVaHeH5
yt4fYdnmGNR+rWbdzrT1qy5s2iZ7is4zqZLrBwoAr4ITrMj8loRKjp3iBr2xbIQekojAZYnQq9CM
Zx0ozqgW4TlrLplkYaWaJ+rirUh1oX9+JQxUcjO0cLYfwNBkNGpVvcBt6SM2LJEnn+P+TIouxedJ
cxGK+bpO43PhThZEYG/e/0CeM68Ac66pZcy1UTRx2efFGDbRMmp77eN37jybo7prz0puhl1dqpcN
L6TYiIv9d2/VtAnM1JOohviwTaqq2SqN0ZYGISurRC/s1ZNOiKqh04yaVcwV34BOHHb/alFKGWfp
WnhQv3/aPjjELcuGg71FMBrkHTcrg/mD226J99SPbPkBs4ZpLRUvhLiR0rRjZtJjC/GIpzKQdl47
fr6guokCRqvVg82VREqT6ZD9ywHG6R6QkC1Kbbd8TMBhEzJqdG4+4CMy4En/bmBlmi3f5Xj6SVSN
VvRkgszxfv2vINYDQBBp94gW14sGQtLlxIHd6d8N9lu5vBHDAWw53soNlQ4ijxipV7zfZNKS71Ar
PyKQ/kp5aDNr00GEnrWkaJbjMTYjUtN7s0X3X+OuFfjv6i3wCW60jzbRslarfqbp9BC3Px70Qi9c
2LD34KQsFCA46LOb0jcKN6fDGOymPvckCIv37K9jMu8K1inPgX9nuWHOr8HJnkT7GJtzPBgIsWXh
XUsc/GYCTQuhyHtqBga6zJb0p0pNsSE/BS8A7ywriFyOpSGa0cOEYwnx7kg+Svi36EbCCxCBpixN
Tt1AVV+iCZ5jsuMvBgzZoGj6zPWHqHqNM9tuRnfXfbk+myXSwPWg69EFBQAVaPTlrVXa1SRDXMZ3
C+rNUdRWfFoRYJghPkcHum+L4v1iOLJD7NgHiHi/E8Xv3RS2rmyhzNNI3k3A1nsJZD0p5nOxaYBq
fi+F3dQws6qDlnCAfkGuiTGwbqk3wFo4xGoS5vM/NZXjQa+c/Dmjw3yXd9wwgycVLYhx4XlvxhH0
rz7Qy9t9X3gQFcX5Q8ooAkLax83/HKUzPSDMQpvbippMru6j4J1Ye8rexscjpeAsQ3FcsVuDM1YD
1y0/uQ+ZXfWdC47Q2z1X+CLqi/Ztfh/LxuM1Oh9rWggJhZJvNrWzNmB9OqrpNWb3ePP/tNsNvzpf
o3cNvLnNwZp5dTUmZ1KkUUPeO4j6v45QhSH6GaHhGEggDR8k4Pt6pbW7H9fdXu4uH4SkHPw7+ptb
lLfmKqiUCyNwhLDOQhjRxvNuSBXvYPFzS3XpYiNJsYmknRF47q8P18JiQZwwwxwKtuxEXZCLtp4s
xpOq3DqKoelUjdPrUmwRT5iyRoGc3aWAH6JB08I3C0ungT/dU34b5AGzPiF4D2q/zr9crGUNxmkm
kLViuauDeVVSFAo6/CpXU3/o9mVt3MTTqYZElCTDkuCcT6FWYN2Hynvqjgv7Heu0HOzQqoCZ3FSN
KPstAAxKwJgW1tHFE7Z3Xk5FQcdfdaj8yTam78vInfkYgfuxAoU8q3wKRlpPLkIqxeYk/oD+bnaj
ud3vwPoX8LMhfYVM6CvnprhIns2HEGfw43kPqAvxWeob8YTA58XuVuFBsQGH7bggGgEvVbvOeu88
n0nb0DBeu/whm+EctCDL46orJclaOjuB6+TxLcAbqSvOD7DmAGMQeeKFCLHErM57XzMzkkbub7wZ
KMRG9zS5pet9uVrPOJRAx8HEVuxXNa0Po3qNuvbQRX+8Oe/qHnXh0u6whHebaETNjqZ0jGQSGGsg
m9NTc2Gzhq0iAlP3MkKp0Utt1ws0LeL0kvL3HRCO6V0HXVCSOAlL5G7lp8ltNH6UGBB5i72YhaMB
0RVU0Y2n4mgLNKKxqK13tlLXTJ5Pepi8to779lUhPmyeRXwrsSNRnsySTSYzaCy1PF659nwiuQzH
FHtPRXqcl7kt0eV724s0DrEQ6Ui96qSBdML6K+RS7HrtquwYOAvoVrWpDhGcTn9+Cvaq3sAJfei0
hiGZsgcDjZqZyp9f+J6AzE3EuiFND9MueozuZAEyALZY+VIrkwyzxUmbJuL6novRY2ejyD6O/SoH
a3kydJ69m0JN/8pYho0vyBpogla7G5AXIANPW3/fgacEq18AlnIHVI1iXRqWxyZXargUPKA4TYzh
fXqX0bpQNVJDH/jjjmpCT2wCWwgEDxi0v4ECAs7ccgYvDTnwnLF6MoMyorsX0OywdiyYCC1kMt84
p/pNcHCXP/mBhNVDl8di+K88wdTnG+ougNz4qMexvVADGWwq++IOvO2sK2lVwlQ5MsZTJmqI+HO0
CjH1iyp1wExCeBjytys20zfGTp6/hHcTwySu1F2qpR6kVR4QA0iwox3zqFaoWhHl6rLyk04azqUA
OxiBPTevHZXClKFe5M2Q+rhr1JCwuPpnuF0M8U/fTlrl/R6OyjBCHeF3z2ydEV58gKF0Nqa0nXtR
X08zmBbcG3CkKQm3/eRr5HgsDUR9hzn+0zgwlgjcy8oMo2U5Kkfjdgv3bNlDVy2HIlKvKD7N/twk
yf9ZujsZZiuCVWSUWBWdqmrQcjjKfpIx7cbnwUzMx+QmRVE2QG+b5+hxE7hPi/zrWQ6tK1pOdOl6
l47Oa1kYMqt3Flv5iUB/GMAN2Tenmy5gwqudeLUdWisoTCa//86wmklKfte87+M1jfBztDfeHrpk
Ray0HxTLDP1yehL1EzyF4FsZWeiPIlHj1eMe+UXv4v9hJnXlZ/x8P/0K4kxZiD6B9fSrMuaf9ePs
ftsxk65+MIcs3g50f/aW75c4OwunrtE7qyxbPobpBfwQi8F0/Y2A63g2Lw+CSr5mK2xd1aznpt2K
JxlNGxTw2hwGq9cHY5srl+cg6BNnc1hscfCtFZyLwOBeT84Bd8AqKI9IFQdXb2ILg1abO3tkJAOk
g5OAGjEJ6HEOgcvsNxF5KR+Z2swb0SPUGU7RNOhk/Hx8LpU3j0IPgFeKnCLAMFC+ufJ/CZgtFf7k
YYLHyWUv4/rWg/3KMuNGqIffbI5fjxBOlLpfpXP+Yjj/Pz71sLHp+RFp+I/QayKRz3Z8ixuT3D/e
OJU9xlP9RdrkWuGCdtvdkg7Gz7Y5n+nNpiNGgZRTfBAuyLC9Jyo9V33wUjkSMQYbERE7ZrTqa5ul
EM7rQyN+43JJn9QZYOfD4n8+rGrh/CKW9H78sYeffx6KqC+mvs46B69SaqVg2fTeFolMZJE6279n
HEm0Wia7H3zCQISifzKa0qFQIMW2pCOQzCR7ebiPtemy123MinhfHffLxLG3RB6CZvB0xPyllLkw
6SNWeMuej4sOU0rcratrjYrS9U3h04f2guh9s43cILKw9ytmXmE4r8L/ufg42N956uxjmkbPBAVX
c6hU7+qEkUmCoK4cxXN0/AbkcuU4M5rFQTEAOOBywpxiKQzL3JEdt9u3AxoMyiCJ+98ou3pRR5S2
NJ8sRXREwOv+/s5ip9QNuenZO8rFY9t3kp2MDUaX5buLOcj7ER5pmpvLLbWzPehdyr0A4gTcAbZO
fXMLZSivIA0mb+P+TuvS2fgFIOLIj7XRGAVQC0mFHi204B31IUL3zjkZSG00yMPnqO2XrsOlOG+R
D7qc2BoFeefWf9fSDqPGqt76plx7vcdxJ+jj6wr2RrAEaV5y51o+gBvTlo05iDFkigRc/ZKf9aft
ZPCfaarQqNILJENSaLdIQ3AJZPrqkLWOpDv8T783Jlp0W/S79GtX8n9yDrzBJhhGDcew2INUWmBg
ET9DHX9m9lAX/ylFip+ppXu1mKIU6UX3LNjqKEUNn68d2G7rPZRYOL44y953zvTd7J/Lgjhq6i8x
5C6k9dahoxhpLmIGrSfJOY045MChyKe6gauDZUdIJAKvQvO2i4xGX/zQitBshz/yTg4fk8xq4k8P
U6BkTa0svDlA3Iq6YWvPOyJ1YdYaQiH1YXkGMQYvWz/8v4VWNVY/HUgqByjheGslZEGH8TOAhw3l
qgZ5cDnUN14uVkdchx/A0YShKKm0CMvaikj/5EGMewfXvGiinn8nkG1LN7nJJ65nt8A3zvqTmMa4
cGVeCgGyVZ44bDpqjLpzQy9af/sgL7Ffi0PRlHUkC/kpFvXMQBdJa3Fg0+nbSPQ38qkPm26vGnIx
Hn+5cpWjgYn10giIQ4dob4lMyn3nqaZhKRTjukblH1Rf9MFeVD8wypFLrVFMpKcdJ1OH0PCuMkmD
qQpgH+/rj2oz6zQU1Pc3fTztQGH6uoladFvS9V0ZyBe99AX9oxhKkoMmodomBl3iPDUJutVEI3w1
Nsh5d8W5Bj/BXB4NcpNgh7GAVWAHMUk3CRBYMX7x7ja8713hIqH5GDdlCgoxzWDhx324HqtsU4tw
BGHdXEFtK6YZavfXHzCcjCYf8IMmSCjVtCOeXRU2jG8Fv0qQLd+6tFrnObkN11e8GUZJgUZ7ekjO
UtpltPE//PBlubLTTrKq5NbgHWOq/q2v74J6gCRwyTf/KGlYm6+Rhx6HedpXAZ23mijsMRUgB/uP
ynhapUrbeHYCZT5cYJGRjz9zU9HJZm1jQke0uQmm87jiSdLEGbUFLP4KfxE56znMnl/IMTZlEkWr
85GDQQsNRxCiFOicCP4TOnX1GMRFv3kxMb/fBdq63vqia8aXvYePr/eDcVFtH1oc0gj7hLmRjUq/
JCKrE1UC27JqmyClZxRoqQejKVzW5GlBTmxmw9GMio8BmmSvdcVJScI4gtXZUm1V5wGQz+oVWNYP
a6J9JELBt9cH8AzZ5sxrI0WFn26hfJwLnzhSQWnIWprG4OwABYCsW16VzscqaoiQEFO0uPWzWsU8
HnN0p79++pr9iU0P/yAJB4MYc+c5anTj5fbIp5IwTrVrU49BwwtuY8T3SvSXEwLqHs7Mh0eqnccy
afbL8D+MeKQQioO9Mu4rx3lQO/mbZz7pJgJm6sKME71E1dprN6+4lAjbcu39rc9VVsuzT3eh2Vem
DO2TDA2xrGDcYD9FEGIxhTrU0GNeG+uL2ikwV7W9AwXliDQ6hpc1mfyGnjCtbIU+lozRMmCSKuSK
PzoZ9Nzy4K8d7Nl7QB482C5rR4lSJuwknzBI3qfE5zpBIhPwmVtV9L+kruosY7cxuO736oeVcgLS
5cBI8qd0Tmt+IbKFwDU5aL1HnVtgRpxJrYM1ysfD9PXfIhQey0Ijd+5N/kJ+jVH0sSUEM5lifje7
PMx3Qf1znFG0dMCWmBmjKaqeN3+p+sSZcVCT0gEBFbiFCecYJzSdluxlh1WA4/nKQyfJAqIJyCJ9
XgSqSeM3gkAtaeZh6k7BR761oNIdDl5xV4JdIdAeIvxVZDeLwUNexcedY31qmNVB9nwdctaNOvlM
yKC26wQABBl+PCNh5trZV2IQqOHWf/Xl/G5bXDBFMoc/Cdw8uU3F6y+xd/dXCTdLJtZvRtWD0eyM
SSJPZVjxI0nAjcmj44/em7tHl+oh7OU/3yHU4EqzY/j5mjS7wc15/wVSY0EAWIBbMWuyVJrtdwAO
/Ouulu28CwjEWXT/749JM5tD65/g1dwfiu3XS8m9yvANrhojfYZzO24NI2Qwwo+Xnx9tfNF5LwOs
082rJkEPjS5jfacgaV1YpO92x1UbQ5/A9E0aKOD3wD6ykADTBixgLofRVDjH8f0Rt9pl9qUF1irJ
qVdVQ+CSEVz4kv63RiEKT5Hr+Aq4zMPDmU3eIcdicGJNKDD7lH3GgbSGk6Z1FidSdN+TZyVGqyAO
YXeSaAnq+zQQKePEmWtfl1liLRsoXBTN5bdaUx5g2VxIAp/t21QkZUKVycVkxtw/mW/vJYiXt58q
3cX7jRLBaX/kH4lBq0Jj6WXD4e/mT74NpdznZ9fr/9GM3FEdIzDqd+i/aU7G/OOXrlghsP+g/dY8
28JFcI4HzO/pI78/JunnDUPk4r9uRQVz3Mswk6K+kyd1W5nj7ZzbikUq9s+au2kAEPNiuuDrS/K9
Jgeu/Y6Zmy5XpDUJMWBeqnQnZzR7jQgkWVfEdNFSL5na5K9Tm5KSZgcCazFTFgMkV2K3oqIJU6/e
LZ+i80Q6IRa1UvBc/hEP2cgBsqVXJdLaiJb1j3lxhkC8GNpwXwY9vqOwCbFf/HBPKPb6wT0d8sOI
SrZy7nP5bpEWBrAdYLf5ycT1Bs1ZGqz6C96fSZTo+6v42luj3Y8N3yZonVGK7nJ675GIMWo4Q9qT
75gwGsZbMFe6z4VIbvaZTvDkETWs1sz93D7jvdbN2Y3gVBDwLZN0nLuvIAe8os+DEqbfwpzNvA3S
dAMnxIvjYtzMeY+31CKl7RlNoSYnblfvnX01Y1Ey8+lxz+9/vMgQyD6ct1g74CIgTP6Mt5oIPws6
cxI2Fk/1Zcs1xp+ceh3WYS3j3gVG5mlTBRzo0Cc41r0seZKFquwElX2NZ8MtUnDcxFlCUJL9UmTU
YSjNan9LKMkzgiH6f5ZNFsfJb5i0ll7mTFxrfvLECCnA4c60Ra+lS+7oIYOiRUsXvGFjdwK6RHNa
QPMJtzZtfPbeBI95/R4LRUopZudDAwyWwWy+EzLE+WS3e32qWy2I7l9FLs8Tw86HjDEkOqn6UD2j
7/TYIQyzQVBmhHCBD+aHkVwpjt2GLPl2QlAeXsyMyzPdEiLgmsneUZCoxJaN80e04d/kflHHaeJZ
0gFetMPN2QE4/jO/bRBpMAYrIl8J1TQY2ZvbeZkINPSaRaKfAaLOpTQhyHZSME69BAPPz7CRZuU5
77Hn9gRHFbxzsIjjMhjqN7nC1AvJn4te35Mkp1QT7MA9NCAK2TdcebcDcETzUva8oN+Jg/I4O2Zz
Q4zIbm2ntX1f7iEBzywXFeo8hYpaCQHXFxGkDEerGPP+yGdTb4c3ivnnDsyIV+GEv1DQSOMQo3uH
pknxfTgqrCxFL9GSuQKw6PCRaRxuesQnqcbSWx07JzdJuL2oiarBrn+3EeHMCtYeeMplKHwxI+78
YZ5KplWWCTmdLxTdoDtJHlUeAElLp0UhqwObPwAC+FxP2xWqEGGjG6gYw2zF1Shg8jFdKjW1v9yw
aWaBSgjD/U5YTnXT1bVEVEN7lR/b9Mu4hB+NYz2T4FIQdUH8ASxT7KaB/TK+oRV/wyRRRoo+MgVj
f0wdIzPxbnUaXn/iEuunT6Gv5kGS3xQjXQWIueBYE5K61njgUembp9USynEYZRexLtIRX0i+2tqb
40zP8ytZ3K6sAedhkR0CwgcgD35EKvWpoTPbjj5yvG6S9M73UdhBts07egAhXaDeewlLLUJIrBo9
OwMGjpKkVdQU3QpGfjp3FAgQsE1iAVEjP20+midqWf2zpfvgBQ/H6Oo7rPpo5Bhd03ZgD7pd6ltU
+Y8gqomN1UBX9/IfeAubfhbloSC17Yu++VX+2EFiFnbAHSxOr0SggIwftEZfqJhM8eTxwZLUAvYt
E01JRqmzgBwwOMr3wwq72bJLnyP5XMbwmbdBhoF3F4xSRZMAa1pIOsrtirG0mYM9dsZjz1mzJHNy
iQvEQAcKn4qZh+tKJybm/YyLN7Wsq3xDTUW3HhypmCHxnUmSp4vdU9fOdcdkxrmeT1Yr9uHhISWi
7YlptDa/5bnbFl/NaSNUmXrNCXIPhUfFI47Xt0+7ciQfUznDtOcPp/O+9nQLznnkUCgHxoZMN+aL
i2sBK1uRsCfFdXxXR4sXsxsFyYtbEoJKWS5/V3JkZJhis+RGpxD5OpVp1C/h48PBqW9gWt/sclNv
Ch31Lkb6hYmSjfeJqAqeVQAIM8F52XqY9X0yF4bPoOYi7Zl8kTG9t14Gu85uPd7bsQcAa4Vbskr1
0xFgwrWUzeYDxE18m5e92iBS4F03qFCMDnwOjbxmFl9oR1S4tdLqjhD3tybXdAfwlIFaoKTpDhw0
+JPnhWZ1O1AIlMPSL3s2/LdBqspaRtDabSBXipFDtSSsLSRWURfcEIOm8qdocgt1ctJMiAN/Nbhg
AXxlX1T7kP+mh6WChhqhxrtQPqHdtQkuYcsRvU82vmRxt33c+EwfuMIJ/E5AHq8dfAk2NyDAv75h
juIKPfMok5u00mNL5tJBtrx0jsYb5iBsHMqy2HnzOM7UvzmyrOLkuG3wzu3jnm4nsxkmg/zlwTCZ
2wF/9mB29qAEI/VruUobSPTuNtzKwtdwFWR35UgQjaG40MvtGufoctH+rn16hQn0tMjsGY3IdEaw
bYDs/l3c7spnBseOwmaV51U4rkT85MiGjox5w2vL2UC46P5x5QMv/aI0/TVelLdCcSlEaps6d2Qw
/aLSfRr2dmGSGpbLSTSryZKBmxU4zAxoVAKrVPA6EJg+TWo5r/Ruq6C4c9N3MLkiLxwikx9/WJiP
qmUye/UR5olwvGevtqstFGQxdaVZsFnS2qBPUCx0uANIDlrFtMNFY8nh4w2VOT/3B7FeDv0Un6HP
9Vi/2xjK5wWA1K8AUrrX5nDb8a2ntHxa15qwCHOtlGPwr0r6x6yQ8Ot1PyU2BhJwFQtBVZkpZFei
kOtVX31/bYk4ESRxCyMjRgmMwNy/KopOsW890XEsACl0hPEZFdphqg+Mw2SGRjuIPSNNvUK9klSj
iO+lLm7Td8bj/ZxOj6frxonWHek4Cybrymdw9qGOW6ZBhjmlE4GnfH5NAMJi946pjxkcn/S7ORK3
RGMhQqENV4rxNW1KMGGq5dJjYMe3pB8J2+F3nLczJfw9sihmfLTblcNc4AeX/Rj65DUTEVasCrB1
6vp4DlKzfat6yasKi2vQbjNGmkwgk4LTuAm5efvXP6h4bpwSqrJXyOdNcWK1RQW9kikIhZlx3smD
5Y4JnaZCqItKe7GjpkudEv7esDNJSSsiZROv7yxeTkLkYNOJh1IW2ssA3UbEQHUSvEAXN7PHlK/r
Ohm7KvqRyTmRKKNpdHT5UCjFQUZnN1Zm/K41mpj+iqBb21MAuDTEDs0A01JrXbbQxCKpd7QmTowW
TrR3cQ+dugnvAw2QpTSUNYanJcETRpSUkx+HzaAi7f7fpFDCmgijPfl+jLCgrh36Jugp88bV1iY6
4LV05JZNzAPeeJXUB4y7zAvsSYb98Nsfrh2kArHkAaMEb3kUMWg/DOhM9/MjP9PeZoHjFBofFL+Z
wEyDw1L9iWqc2ERJnO6h5ADMPStosEg9f1u0f38H9UuN9a5+RsB3zGkqcs7Dd5Q0px7FQjAHWHmS
LaX60ndjwEp50MHn3Yt1ngB1nixv91G3rY/ac0rVkEBj6svsqQ0LnY5dWX/vSGDkSMzuJ2Z9M8jL
wtXVkLgfWZwMlK7Zn4BNKH1MJ4AHUwn9ogfMZJFxFTuaXsu2VyZKjnEpKQCBRw74gVFKZCJOJDxB
JA66iUGPFleiclnb4CHDjyDfEtL4kQijqgSh4+F224KAr4NbIUGRIAm33CxuWfDB+tinmKPvUqF+
uKdQV936wLI9mPIjDgK6LiACCtQUbibnZLiTn/nvuGiV7S0kAssfgLPQCxwOJ7tseuu8Tl30APp+
Pt6GcdYH0kq6anRP9wb9g5k9pxcXzMNcPDD3btQV9Ns6LZsRFkm95OnHVHMyFgHHYXAmEHJRB18U
FerwA4zQoT7wcJiJh1rjqMFZ+8fA3vxQR7fgXLjj42S5CUA4rv9zpYnmgly4TKe26SsFtz1OO6Lm
6n71Qbcrc8Rqqzsi+PESse9Skq1c/AatLcQ5X0OtuKKXjIuOQ732+HastYDSzCLTc6zw+SStLic6
zQ5NsfzD5Kx1xp++jQ4QYflQEbHVE1aPqz490hfXW9D6FW5xnrIqC7wZ6nUnincU234UYkda6ZRV
QvsPKaqFupFm6Sf7qzEk3FqPpguNHLobl9lXZUWJwjrzoPgTEKw1eoe+mODMp64xGq7PdGfIvqFR
6ePfwA1B+OgJJx4V0yQ7TRxYaC3dIbZdOK2lKXaGUVIGqU9qmSuUasb2c6jA8+hdc/mzYqWAPujG
bpCElSTi+fYH9ZcT5CqLVhaGxVXxsPisGa5eKpSMAoSWwGk2fSI6tnTrckADNITV0yUKvIos2Nvt
xBnL1/8hhrp2cEV428ZJej/tXO25m/iKcC0TD/RsPmECaeM9Adr0lMERGsVQ0+I5TJVMQ/OwsgSu
sICoJ18z+cRuU1oxfHffvOvUPIwUkT0adGWdncfnENtxoTfyRjMNgIrYafGkZXiqGicjVxr+1FDh
S23kVPGaLe5FfwFfL0mq+8rEieiKmVYwmxqNj0RSpwBpJ1eK0pstV2lbSpZC7GCCDxr+O+7YnFS9
QsNB/Dn4CxQSf/T0bABu7izaS407JfXkLd1J8ij+iL3Bgcuqh3JdnIPIicJVpkgTM5R2+7CMG/3C
BwkBEJYe4nCAwZlQ+lTxC1nlqYPI4wuXwMBiChWvLq9FcqSByOZ0/e8YejBbt4U1VT0DsSGOjjqz
1FY3le+50ZjWn5Ixd2RaprMq1kRMBUZIcKasaYq9uD8wNxWCNjGJ0Rt2dBpOh0q1ajsIHBaFx2mk
gChGVOfDBxwafjzIFIJXWVLq/DZka+KTXwW5h/9eFgC3jQ5xHmhhK4oeFvpCFAw083cMW2YnwvB+
L/KFe/SE1hhVVXOJXLti9cPmfyK6JKTux4LKSK6qB94LTQzKUKE7tI1JWH+GHjrQ+7dm4xPI+T0m
dqhXUElKyJZL/aNzIoASeQPDg4bHSbvvFL5yPz3FC80SZlGRvPI6N8wlAQCed42OpW9f6ilnr+++
CH5OCkSxsLNDxkB3LU0PK/+W5AzyVbuTHUtIbSlTY5+Ae6oEzLF5QZ6+fMHJJqh1p0/sCFDdIox6
imE43iV4td2wU88bWtg7jI4GpIU5vjS7me2Wh3PnqlBQ354G4+kO+ywDNb2OpjVY4nOCQdRhYP2f
75P+HzfJLiCFTVVS/DKDXaIGuc/EkXTF3S7Q/7vR2j7ARm2LrU8DcAVv6+oao4PfD0Riq4v+oO2x
YMmSGqbWbU10LVDxa9wjIKH1mzebhu0lzJ1WAyaqkGoxsV7pLx4GlAE4TWYBcbQKlVrbxfWJ7R13
a7koR05atQn+f0VqH2hGKBn585On3KZHsMQXabxWd4r5iEYc+Dg6vcqf08bUzvPNZhQgHkkYa81u
n76YUSE5xi35PTpSrJVaYr60sgKPy/GMwHA16dUOhsIqMxWNITed/iW6e3nOK4tZvOvVQh2gN9yE
XwzbjCMHqcbKi8VdUZJsMB6Frt+dhxAsJ3isziw5Rk03+mdgyVZFKnGjWJDph29wi0fShbppEyWX
4IBtKwUuVGZhXmgfsV93EAKv4YrqL+E/oWGW59JmbQ+dlrJkqvz2zbcdHVVLE7na4KPTL997Fmfx
We5v7me8NMnR0rKLfcePTmhhVdkzNetjwTxAhxQiY2Fl+aNz1f3Fvc386UPvmkRsHBvhOl5IhxFv
Kf40ADc1WfAYbA+61akQrF3wrqYxdx615gXB++qDjKw50pg55Kjpk9BioS5L3whEab8E9XaHPtf7
Z2UxdjITX5HTxJTuFuuUVUw6KqNsuJM5vzaUtJze4AksZ5Ibru4wMfSxmeA1kFbpFdAqdR6O9oon
BjKtALLpePYi0Up0yxqzengerHEfgOqyzHKNXEeQsLXKE0ZaNa3C4GOq+jG1GebY/q79Gben7aB+
3yeHgTyqF78qbg1OIhAVvPp2BiZBGB53ewwibSIpRpfKpKXcvfjKVz0nA229J7mcAQFForFujYHE
UoWe3p2A7wvIK7BC9rTQ0RuYm1zuq5FrwdhNX6iBgLS0cetXQ3pYZsZxKe/PtOAoG6I2bVTmnszF
jm0w8y7yhnrrtRx2FzmE6mbZb+WFAA2Q6aX9nHb+BdwxgHZRtJAALAy2QJRMQB+4/gzEBr4oHtRF
cUGTGViSF/XURrumr7iBsJP1BbT9x0dUSxzWBhOTBvCxHab2heRGAuay0Z10dd6IQOYYhP5R9XDH
v6uZ1w+IQx8CLqpGMEacAWhizhuCNXq0qmqd3A0bZIldTMTIWRkLw8yUlyb/rFKtEpAvBYBULXgj
UTJqDoaiXji808T4cC1ZOV1FA+oraFvcOacF8SeduJD7WITlcaA4U2rA5mWMT37kgzD9K++tESNB
287tc5sYwAddaTFEoLNcc4iTVyAl7yCCdKD3QIfpowzEIuyukVs/cMY+mQXIAeoQZviK1JTz0sBo
cRbozEDJSqO0OBmck/YgF3WASm36ho9J3PpVSr6Ahxix7tDyFjlVRhBbVCtPeJwi61vz3pArREBb
g/VthAvqi1Ys92Nd2zbWSoCGek2lGSM5Tz2/65KJL7scN+61cj6C+ISHFSu6obdgbjvu1bHpE2PL
3yzGm9oLirjGQ5lxAv0Ls0sEa0hDr+zhDQNVsXXGIgdfSI2m2Bbz6fbgtYLiaU6vikBRgKzqWcVk
laEYzdTL6nB7Nb2AWj5MNRABdJApTy9CgQZ/u2Z6t6kP4HV0DwIfnSb9pVsjkL4ddYR84Y+jMTAb
s/DSqqn0As5n6ofonyZngJBOYG1f+lSlpVBQUpX1oAUk5MNDC2s88DH9fho94+OeofIS6/YDIPDa
j3UHn2OfG5OWEJF06xXil2Zz7wdR7LpG2HA0wSaGlb7bH13no+EJy6cD5ZbnTj8FHomkhpn5TskS
lXKIwubnLQ6fCdZICIzLxdJAOlweO9xocNfIeUncnZdpaXyvZd/bITKOo+E2Re9uClgUCIHbLSqd
YbABq6qZXczY7sQoeSZokT7ZkP3pNsXZ9US04iezP1JVFOqQr2SDGzGu8DICD1x8gdUCJ2o7i4TK
M75N3vU+KjKrA+xwVXwNgGsSqBqVSkEVV0BJGdJTn+uryG1ZGeE3l1dXd05AYPMpTKGOD27MhKK6
E+IO+EzKwCPlgUUqfeq+4PZ9h/rw24s2CmRnb20ZQOe4BK9ilpK9gXQ+Oo+rJ8q1HaT8llWAxdB/
O0dMNK24Y1Wue6TRTAIKqFNtsoSwHqntC7hwHY/qUSnNVVI9JHEUnSOMepSqBmY0EnVpnWNc/gwM
fJzMD8M4hESorLEh1ezwvit/9i6i73WWYCqtfj4rCMac1/p+uAGmRlQVR+i1wRTBpaY7Gzs9CN2M
f1m5wJawpzPgu3gvGanxgKpYEGizp5r2VAwj6kYLc7UIopzXkzRwzYpaPt4zsjDrQDrrFwWxjSz0
FtpEzTEc4bZVCT8DYXhWlROhe9xMXwhIxdSW1BLzwN0aPt46+S64e11Ma932kwzpjQORqbwC92Ig
/NBXpwND7NfdOeO6ELcYvDPDbM3wGlbLBy30povhSNTC1UtZEibkI5zdoYFpBaLRo/lv8TF1vs3n
xxWmDc7zj5XmqIWvxibaGtIPTgnZifalUfCKxqiqOHYL5GWNh9y4gSKHlumLtDG4Z3Ia1Fr0GnKk
8QalFCbYThZuFux2Ew1nLv3l09uwVla1yPTy4eRHzAXoDBP685gGl/nBeI/m67ukj8jUlDIvxY0h
Ltv3pVUkVhksZ2oK2WCO9g++WtEYvz1ISKhT2n6jSJShvdft3D6P2XddlTCrYavu4tPHe59a9c2z
C4mG52Dw3dkIHEXx5Jsr0V4M9xk4knGEuEwJnRnPEzqoot9Ldm7aW7Tt/4AEHJVd/ERXZssSPhjO
sB/WhTx+c3wPf4FMYa8D3zS6Lf87C2izugL6wYWoq7wHTkYrYQBWG3Y7CjgsSU70dfYwHA14qv3i
C2RxCH7FazFBq4G+LG+Dfx/JCIIoEeIv2PEkwyfftFYDn/DKf8kQrk1I7CCDSVlhWti20jFDQJ+s
eK816RRhyDs5MRDtcQ3IPw5NApMBhyav1QvEQbP54FA/kDOdMaaQUyOHPVM+MaHRMhRuf5KW89kQ
xHmXstciwX41mZw8ExNRLQz8nhFd7MbrVLxbJsJ0AkLtLvFG5ho5AEqbDriebS/mhCWvbwfSVWez
9PayJXRgeIlhv/chlE9RN6odho+M+EBgJatBgTb7TeUzX2vOaVUAsFFM/fJg9t41dQwZbwwogwYP
W7VTyjcLAXSMj9z6xxy6FCZHEOHh1Cdpdq9YaN9dl6kTl0fGc4IhZMcsR8GBz6wLKrqDT1kK1bog
U50hrH+lN4epFvRa3He8LzsFaMRUOFT6b10jdiIEWFrAWsBVb0eB7AEZQjbFDWtxh8QVB/SZWvG5
DgdNaZ/k7GpExSwYV/pnOYLg2SBfwE9GnGJQR8yYgGnhcqeWpFiBzmA3nNbbL4wFtthTltDvkRMW
Fc0VemrdAgTnxdwXF2trq3P4nw3FsG+L2fyQC2u1kHJ6N/2LDZNnHKniynOI4xclf/jexWQ0eW6M
SsmDcvHyotH08tam9xUBHlpQudscVTRL1hkw4Za/nuh4l0NlTIdUoO6rFBN431C6Kvh1QRavDNoJ
gGx3lyVSFiIq1p2WlD8ciGxn+EF4Pwm7+IQAMpknfrxBXa+qIUFpVax5KqnAKX+UKQw15pZGzWiv
JVw7S6ZD52zdelkvk5N2Q1cac7yXgKSJFOBWpDrbM/lO5SH/cpAJz3sIaz1zd6nOBKKn86QZwsVh
OMCGxZnzGUNSVt7LPDMGYObya4lDMhWLHMn9rlD97yPJnZdrXQWbtngiK0LWhY6vBRRd26D/eJZO
L+6hJPP3+qNrEPvGACdOzZ0UD77EnV7oot+nRAqOLH3nWBDnBbPJjxMGwn0Ft6lqorXzYOCih4Ih
EsP4Lw7brFCCYS+TB60vZX93h7aMm1rMAS7NytTWsenDeiXQP1LbmU7QTBHT+sb74jA5/5a881Hi
jtP8IvDURtOpT5TMPq4vZXOoOWqH7KbbfUkdmTqW8UMy4Wqaq2+AQC3WFlU2bKjHqqFklOnr2j/o
M5A086GNObk4q8WtC2mORcLgdEv1m/bCuQrA/2aE7A1Q4ksvKVHLqaCyqgM2g7vkAicuMap9YkMo
vw7ao52gcAWkuK9VJP3WOt8QFoiCL2m64+A4ANQHDvqAFVpsqTiSXZpdYoy2GQV0xgKZUUHu6+Fn
8tYZFHHDlg+XfAk3ib1aZ+Mr+2p7B5NBp+ZfvNE4yzPqKRaxSaBtXxNiObYd14tYm8KNI1dkSXoR
Xp530J1CjZkK4mRGHtVQeX10ZpAtkLccgyI9XgSvsoQhReFoYfMfCixrsNIPP6QI/jTzvfIQZ/y8
Mwmhdk9XxFL1KU0ojflzvbC3tjVj+t/Ehg/fZSUYI19pIQJj0s8QVTrekgYkw22vGZ4OLLTl1YsZ
iVADn+TjlzfVNO5X+bFhgESY/K1xhqnOVsz8WX4YRJf1hgYdawEDbj1/hSEzlG8/fbbu9jiJQjgL
xH0bSyY0B+XwmVvNbQfGytAWl5nieICB0makIhxA88cKAMzpMYB/BO79LPPwr2bug4IYGpUgP1DQ
WQ4x/GrKfuVmC/p8sLe7nT4aXYsLah1KSEhfbofS9IYuMC8BeWRy3KOPB80I31f/wUkBgw6YAKwy
chtS9iLcfxcIaCGtpTe4wCdBGLmp8Cz0Oz+1wC/F31cS2MINlcLLiXN57fkZLvRQ4eISyXkpPFxl
tQgLUucxRapFBkqLWgAzObnpglU6O5S+3EFfFkY+i9xYU8UsDgsFeIQBKMNFLcTHnLusMoW6y3NP
PLbVpulogsgqN/K23gnNgepUt4DPjBcTylP2U+W9C6x/guG5cT0ldOq5+4xSn31d5Bh/jKCNKAFp
yVM7DtWYvjUrS+epa8Eei/SAHnfmR1YWXQJWZcOguSTVUQlt3nf09DWe9tbsXq2hzjbi8Uw9iGBa
LIcJsrXnXtuvc7WLkuAk3ATpGi0q4DOW62iZ/PXRzxrQYOYvvC2aRICKWEwrKtQlLqq1sCEzwW6E
cL1jzYduUc9021B0By7W4NsLTsxhBXFCGWM7MPuSaZ+GzrsWjZ8yFkPSeWl3guaRdUlhBD2Rp5aU
qE1Ri4RREzLq9Rmv17T61M3zJzMk67PyloqdsfTaVdUsHX24THH9jPcq38J3wumtClQYfKDFB2Zl
/n5I9br0MZkNIvr67mXCGcHoYsFK5+Rqvm2353Hliz0a6GGARdh3YGld2sNrbun7NqsaWm6kGbZ2
JYtXk0x8jlmsm2GocQY0wpdB6MtXhjsRUPsPLLirh8vDzFe/dZgAuVr1+f+Pm3PAcONjYOtngPDv
xeBytFas7nCSCeF+q/Ei4uvKrAiCqla71g+TBYOERyVxbxS9BXPa0zMemJ5cYq5P6qVzTiiHw29I
cc0HbWW3S012fiG3X8fk+UlVmMGG/hehFGLztLtKqHEVpboHK3ZiW3V9gkqr7rkIWaM9k3NXWIT6
gzuxFVrWRXnGsgVXWD2psHfrofbUVOz1Wkq1bKQ9Pk7lIIlVG/hbtKClPw/XGFE3IhvKNOrum1Ah
ROOP7fpWijC3A02FNArjW+MPbaC8lL8I6/SA+dtmk1xx7musNfTFh+YZZsC7sq0sOTJiHpWDsKaW
5jZo9fIM8d3aHo7vB9VRQklvowGVHqESSpx/l/uyZ//lTPVZeEJQi/HYhR7nAjW84TounvcJQLtS
pqJgkIjS1VxrGGybWptfsSN91xOL07+JTu17NyqGDjGXic98a9AyNtRfEME4tNht4tUxg8OWkU5j
nShB0Yjt7QIl0woLNHz45faQMBfFJFzuQXSgXPRLJMHlQJO86ycYK5cJrX2MXrpfEe2TgrYD0bbI
CEPu3P7Kv3Hj2FKULHkAZObsK7paLhNEvimHn6qESSgkfg3JLeq7dl7C/hUraK1F3ekcTEtrZkwr
LtJWKJRbu/BFbcLnfmHeKpTqjTvrxoo7jsncjFrPz0kc+J3OYP6SG/51s6pHUs1n2cpchK9SOsDy
1zvnKOqZos5QO+kUl1tgLtUVtKRDi7uSkFwjV3VzIyDb1zri6JD26w2DgtojrT4To+6DYJL0LVwk
b2n0PQISX/+dZpk1girQkNtGxmJU208hInJ1E4a592g1SDkGlCfdnLAfxvejR8y93N7EhOsIhV14
2IxlV0Zolk5fBUeoOdRpPyOaRuc0K4NIqgjLSpO02cFTr14xGZNqtwVMsUf3De+NYfmWy85jmOaK
pTdfMKq5NAitXI2U2HiWxR3Trlspa6WE8xj4ynIuzPUqruCo0aQq/Trrve/bxWP3G7Jp8AVMKJhw
+axlF43fkJA7L55LcZ2hBsQtoa3f8cchSfzolSkRV8wjgKMfEu7I4HUdygY0pNvlib2AOdYcy2Ye
ObhvEdcD9C1KDqlm7GdfftwwlKjqOb3CFoLPc2sZyKi5yULvxuF/cD8rDPKnxYLwNoeZlpC0/8bX
BA1G+hTdIl6kRxFeItVMA0sdjxT8i7rjjwryJqr6TuoO+Ie8kg/0/qtLwp1+8O1tlJWn27gZ1t3c
4cz6QM4rcPdzScefggo44BxiX4YG/QoaV9iy5FOWYbiiSriKWmr3uNFSMHcpl7p+nnAesXJcbb25
cL0oUdhpD0E1Y2QC2XCgw/kuu48015U4XXMgh5/g2xukSfR3BE19j0iSuXEuEbVUYIR/I0Izb/1t
sJF9phiXm2tTLCIFMhoKsBSbC7WzKw1Z250IDXR0n/2MMYSrJbkIj6f686gWICncixWiT+SB9PDw
NdkeP8n5J0QCAy8SlYaZTKKw3H04H69Plz0+aWbTHK3uvfoNFtJ6hcsxPGqBVdUWkk1pX6tAYKMP
5km1Ezgh+7syXJ0lxlw5JSkCpux0SgGGbEqglkJ8yNRpt2Rj22Y1hlD7RV636G5r6vnXyhuLpxy5
MhwGzQbZgMwnFm+VcLs6VN809IduOBiBBG7gzll+cfWB7OTM4vKyOKp/V6dgfZS8mA2YISNosaB2
628QxUu/pk02mE/qXWKVhpBhgWp8CZZhMTGuT5Adk9DZd9d+8RV1WuPohvlrQbhI590khDxJWd73
ETdpeymJjJxsGB8rfazGDg/lHogjIORuLF7NeG8x+yhlwpAJiwC1ESjhkEhF76NlEW+HHG1wxDXP
gDiW9segkHhbc9lMz5gZ5u4JVSNsW3FeZo1fgeqnRQZJtB/GauUUXQKnEIJMy6JSHPsQ4pn4zqyP
V3lcs5M/Aki8XtPw8pe3Z2d2Vu1uv3zdHW4419s4aAfNEUMw6pZXhXUl0pY7/xvjwynLCDBweR4i
1Kjl5L1b+mydwVLlKWFqrfGJaw0Pv1GKiYOQgvicg3zpseDyKLQkLD4lG5Zl1jvpE2qeXu9RxIHV
y8bNsTBS1kuxi9+iUvYwHDVhp/euuDhzPFkCmuefai44PBZlcM6+r9e65mr4/OJvIH/tILfLW+zH
4L6klhcW6cxfUiCaYuukfbK0SOlvJceJm970tAtA42A4fEM8S6OpeyowIsOyOAMbsrNibo2g2w/A
iSUjVhj37YNXff3KHdFobLoQ257qdatqFEtFnP5YKxZ558r4wmchaj3Qs7TW/a9Nr3+mRgKM9uim
2FLZfJEq+3ij2oxHr04uvw1Ne3930frOrxkGGvARzkGjkn2yqBvAM7bep9VtLqGJ8E+lzFx1ghc4
/tEOv8r71y6mIheB3e17EbJDfVvGJq1WnFfVyucdoJFqfP7FJjJljH8Y6HcUasD6kL+hwFgOiHP4
zIjI41E0mRN9ZMyG9IVff8XKum485Lcn4C/ELTKngOrLsbHBCYVS/4FUl7AoOT7kdT8PtfQ5/u+G
F4Qbb8mkR8eijKhVV5pc1tQ8LmcTElpW1PDbmE+m5OYSOtKTHXI0/F48N+pUiIAlyni1sy13wrGr
uTAewx6McjGhklXW+SWcflX5HazN4owcOASv6I/XSKzUXzB4KW44TpaRW11s2VRJUbXIgbUqvM7i
YX7o8Muf1KjS5wocFdkqUX5/GJWE9/8btXDpPyNxi58SMYRJhF/pHzWESFFRiXOdjXyKlgwjl/p8
vOmyP/kChMh04l1cYbxDZ/tmXBAOzYv9+vSSiSEzvLo2ljhX4cqxyhX4M8+ipPk63CCUOlvA47C1
9Lwwyb1xsVXFpK+wtKnIhxujMfuUf9LVfy7qKqmWJgkaU9uMILl+N6VV4HVvRr7PbtKZqgTpg1Nm
3EDTuea9YbyYSJiO1tTwMBZ1XgP8mGQPN/i+zsEWc7MyoEkrowlp8Ti5PiNZz4GgXLL+XHi2R3bP
QX8t/8WgcVnbre3QVHuvPvNxE/vlueNJfvTO1PRXlBbsJ9UNQtIlBGDBF3xVxgiwWuhHNVGqUyrz
I6hYmfPGasOSvBjiGbUDBTp6qKpTQIT9LZpEN+4qP2JIOSkLp8fQtXNf6YmR7D3uwJN0hieBMGAa
kL1rCqZricFlunS4BshIJBkuYl3Om0YHYx92LVkY3OX7Wd5XmJrd2oqvzNXK/WbYTNNgNsxohnh0
08UKzLGPAV/aeJ+2Nq1yv3cth1TjtVpYmb8wEiYnSGSIQnmLYRDDHEqcK5n+kxhgg3/ymt7L16DJ
7TMupJXHe9q4zHcfxBP7KEZh1Vwd02rUdQCKzKBldBoFWjfADM5omeLNsU2xb0ou+glbyekYtDfi
chk8r5WIvmqkm+9mT4M710XVx/3ojPlF8SY5KF64kkXBZYq2M6Rz/Pa/RTTiPQ1O97ttiM2EFg6u
yHsxsCT95iejOgz/TEC5vnuq/h2EzyxWiqJ7Gj6MLOFuwun3oqdJVfVE+6HgC6S66tCZJbg61jk7
OXdt
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_0 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 31 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clkb : in STD_LOGIC;
    enb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 31 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_0 : entity is "blk_mem_gen_0,blk_mem_gen_v8_4_5,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_0 : entity is "blk_mem_gen_v8_4_5,Vivado 2022.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 31 to 31 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 11;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 11;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 1;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     10.698 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "spartan7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 1;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "blk_mem_gen_0.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "no_coe_file_loaded";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 0;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 2;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 1200;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 1200;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 32;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 32;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 1200;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 1200;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 32;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 32;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "spartan7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of clkb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK";
  attribute X_INTERFACE_PARAMETER of clkb : signal is "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute X_INTERFACE_INFO of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute X_INTERFACE_INFO of enb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB EN";
  attribute X_INTERFACE_INFO of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute X_INTERFACE_INFO of addrb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR";
  attribute X_INTERFACE_INFO of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute X_INTERFACE_INFO of dinb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DIN";
  attribute X_INTERFACE_INFO of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute X_INTERFACE_INFO of doutb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT";
  attribute X_INTERFACE_INFO of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
  attribute X_INTERFACE_INFO of web : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB WE";
begin
  doutb(31) <= \<const0>\;
  doutb(30 downto 0) <= \^doutb\(30 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_5
     port map (
      addra(10 downto 0) => addra(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(31 downto 0) => dina(31 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31 downto 0) => douta(31 downto 0),
      doutb(31) => NLW_U0_doutb_UNCONNECTED(31),
      doutb(30 downto 0) => \^doutb\(30 downto 0),
      eccpipece => '0',
      ena => '1',
      enb => '1',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(10 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(10 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(10 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(10 downto 0),
      s_axi_rdata(31 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_text_controller_v1_0_AXI is
  port (
    doutb : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_wready_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    axi_awready_reg_0 : out STD_LOGIC;
    axi_arready_reg_0 : out STD_LOGIC;
    axi_bvalid : out STD_LOGIC;
    axi_rvalid_reg_0 : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : out STD_LOGIC;
    red : out STD_LOGIC_VECTOR ( 3 downto 0 );
    blue : out STD_LOGIC_VECTOR ( 3 downto 0 );
    green : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_6\ : out STD_LOGIC;
    axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \vc_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \hc_reg[9]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_aclk : in STD_LOGIC;
    axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 10 downto 0 );
    vga_to_hdmi_i_178_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    vga_to_hdmi_i_199_0 : in STD_LOGIC;
    vga_to_hdmi_i_66 : in STD_LOGIC;
    vga_to_hdmi_i_178_1 : in STD_LOGIC;
    vga_to_hdmi_i_199_1 : in STD_LOGIC;
    vga_to_hdmi_i_199_2 : in STD_LOGIC;
    \srl[23].srl16_i\ : in STD_LOGIC;
    axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_wvalid : in STD_LOGIC;
    axi_awvalid : in STD_LOGIC;
    axi_aresetn : in STD_LOGIC;
    axi_bready : in STD_LOGIC;
    axi_rready : in STD_LOGIC;
    axi_araddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_arvalid : in STD_LOGIC;
    axi_awaddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram0_i_16 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    O : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_text_controller_v1_0_AXI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_text_controller_v1_0_AXI is
  signal Address_to_VRAM : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \^device_7series.no_bmm_info.true_dp.simple_prim36.ram\ : STD_LOGIC;
  signal \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\ : STD_LOGIC;
  signal \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_3\ : STD_LOGIC;
  signal \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_4\ : STD_LOGIC;
  signal \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_5\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal address_assert : STD_LOGIC;
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[10]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[11]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[12]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[7]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[8]\ : STD_LOGIC;
  signal \axi_araddr_reg_n_0_[9]\ : STD_LOGIC;
  signal \^axi_arready_reg_0\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[10]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[11]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[12]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[7]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[8]\ : STD_LOGIC;
  signal \axi_awaddr_reg_n_0_[9]\ : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal \^axi_awready_reg_0\ : STD_LOGIC;
  signal \^axi_bvalid\ : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal \axi_rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal \^axi_rvalid_reg_0\ : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal \^axi_wready_reg_0\ : STD_LOGIC;
  signal char_from_VRAM : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal color_regout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \color_regout0__0\ : STD_LOGIC;
  signal \color_regout_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \color_regout_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \color_regout_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \color_regout_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \color_regout_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \color_regout_reg[10]_i_3_n_0\ : STD_LOGIC;
  signal \color_regout_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \color_regout_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \color_regout_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \color_regout_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \color_regout_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \color_regout_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \color_regout_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \color_regout_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \color_regout_reg[13]_i_3_n_0\ : STD_LOGIC;
  signal \color_regout_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \color_regout_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \color_regout_reg[14]_i_3_n_0\ : STD_LOGIC;
  signal \color_regout_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \color_regout_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \color_regout_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \color_regout_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \color_regout_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \color_regout_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \color_regout_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \color_regout_reg[17]_i_2_n_0\ : STD_LOGIC;
  signal \color_regout_reg[17]_i_3_n_0\ : STD_LOGIC;
  signal \color_regout_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \color_regout_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \color_regout_reg[18]_i_3_n_0\ : STD_LOGIC;
  signal \color_regout_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \color_regout_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \color_regout_reg[19]_i_3_n_0\ : STD_LOGIC;
  signal \color_regout_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \color_regout_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \color_regout_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \color_regout_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \color_regout_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \color_regout_reg[20]_i_3_n_0\ : STD_LOGIC;
  signal \color_regout_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \color_regout_reg[21]_i_2_n_0\ : STD_LOGIC;
  signal \color_regout_reg[21]_i_3_n_0\ : STD_LOGIC;
  signal \color_regout_reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \color_regout_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \color_regout_reg[22]_i_3_n_0\ : STD_LOGIC;
  signal \color_regout_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \color_regout_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \color_regout_reg[23]_i_3_n_0\ : STD_LOGIC;
  signal \color_regout_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \color_regout_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \color_regout_reg[24]_i_3_n_0\ : STD_LOGIC;
  signal \color_regout_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \color_regout_reg[25]_i_2_n_0\ : STD_LOGIC;
  signal \color_regout_reg[25]_i_3_n_0\ : STD_LOGIC;
  signal \color_regout_reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \color_regout_reg[26]_i_2_n_0\ : STD_LOGIC;
  signal \color_regout_reg[26]_i_3_n_0\ : STD_LOGIC;
  signal \color_regout_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \color_regout_reg[27]_i_2_n_0\ : STD_LOGIC;
  signal \color_regout_reg[27]_i_3_n_0\ : STD_LOGIC;
  signal \color_regout_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \color_regout_reg[28]_i_2_n_0\ : STD_LOGIC;
  signal \color_regout_reg[28]_i_3_n_0\ : STD_LOGIC;
  signal \color_regout_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \color_regout_reg[29]_i_2_n_0\ : STD_LOGIC;
  signal \color_regout_reg[29]_i_3_n_0\ : STD_LOGIC;
  signal \color_regout_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \color_regout_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \color_regout_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \color_regout_reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \color_regout_reg[30]_i_2_n_0\ : STD_LOGIC;
  signal \color_regout_reg[30]_i_3_n_0\ : STD_LOGIC;
  signal \color_regout_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \color_regout_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \color_regout_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \color_regout_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \color_regout_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \color_regout_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \color_regout_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \color_regout_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \color_regout_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \color_regout_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \color_regout_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \color_regout_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \color_regout_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \color_regout_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \color_regout_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \color_regout_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \color_regout_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \color_regout_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \color_regout_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \color_regout_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \color_regout_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \color_regout_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \color_regout_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \color_regout_reg[9]_i_3_n_0\ : STD_LOGIC;
  signal count : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \count[0]_i_1_n_0\ : STD_LOGIC;
  signal \count[1]_i_1_n_0\ : STD_LOGIC;
  signal \^doutb\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal g2_b0_n_0 : STD_LOGIC;
  signal p_0_in10_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal p_1_in_0 : STD_LOGIC_VECTOR ( 11 to 11 );
  signal p_2_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ram0_i_15_n_0 : STD_LOGIC;
  signal ram0_n_0 : STD_LOGIC;
  signal ram0_n_1 : STD_LOGIC;
  signal ram0_n_10 : STD_LOGIC;
  signal ram0_n_11 : STD_LOGIC;
  signal ram0_n_12 : STD_LOGIC;
  signal ram0_n_13 : STD_LOGIC;
  signal ram0_n_14 : STD_LOGIC;
  signal ram0_n_15 : STD_LOGIC;
  signal ram0_n_16 : STD_LOGIC;
  signal ram0_n_17 : STD_LOGIC;
  signal ram0_n_18 : STD_LOGIC;
  signal ram0_n_19 : STD_LOGIC;
  signal ram0_n_2 : STD_LOGIC;
  signal ram0_n_20 : STD_LOGIC;
  signal ram0_n_21 : STD_LOGIC;
  signal ram0_n_22 : STD_LOGIC;
  signal ram0_n_23 : STD_LOGIC;
  signal ram0_n_24 : STD_LOGIC;
  signal ram0_n_25 : STD_LOGIC;
  signal ram0_n_26 : STD_LOGIC;
  signal ram0_n_27 : STD_LOGIC;
  signal ram0_n_28 : STD_LOGIC;
  signal ram0_n_29 : STD_LOGIC;
  signal ram0_n_3 : STD_LOGIC;
  signal ram0_n_30 : STD_LOGIC;
  signal ram0_n_31 : STD_LOGIC;
  signal ram0_n_4 : STD_LOGIC;
  signal ram0_n_5 : STD_LOGIC;
  signal ram0_n_6 : STD_LOGIC;
  signal ram0_n_7 : STD_LOGIC;
  signal ram0_n_8 : STD_LOGIC;
  signal ram0_n_9 : STD_LOGIC;
  signal read_ready_i_1_n_0 : STD_LOGIC;
  signal read_ready_reg_n_0 : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \slv_regs[0][15]_i_2_n_0\ : STD_LOGIC;
  signal \slv_regs[0][23]_i_2_n_0\ : STD_LOGIC;
  signal \slv_regs[0][31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_regs[0][31]_i_3_n_0\ : STD_LOGIC;
  signal \slv_regs[0][31]_i_4_n_0\ : STD_LOGIC;
  signal \slv_regs[0][31]_i_5_n_0\ : STD_LOGIC;
  signal \slv_regs[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \slv_regs[1][15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_regs[1][23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_regs[1][31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_regs[1][31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_regs[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_regs[2][15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_regs[2][23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_regs[2][31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_regs[2][31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_regs[2][7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_regs[3][15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_regs[3][23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_regs[3][31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_regs[3][31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_regs[3][7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_regs[4][15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_regs[4][23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_regs[4][31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_regs[4][31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_regs[4][31]_i_3_n_0\ : STD_LOGIC;
  signal \slv_regs[4][7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_regs[5][15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_regs[5][23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_regs[5][31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_regs[5][31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_regs[5][7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_regs[6][15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_regs[6][23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_regs[6][31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_regs[6][31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_regs[6][7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_regs[7][15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_regs[7][23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_regs[7][31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_regs[7][31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_regs[7][7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_regs_reg[0]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_regs_reg[1]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_regs_reg[2]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_regs_reg[3]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_regs_reg[4]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_regs_reg[5]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_regs_reg[6]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_regs_reg[7]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal vga_to_hdmi_i_100_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_101_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_102_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_103_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_104_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_105_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_106_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_107_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_108_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_109_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_110_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_111_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_112_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_113_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_114_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_115_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_116_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_117_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_118_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_119_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_120_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_121_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_122_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_123_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_124_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_125_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_126_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_127_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_128_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_129_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_130_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_131_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_132_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_133_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_134_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_135_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_136_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_137_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_138_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_139_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_140_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_141_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_142_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_143_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_144_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_145_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_146_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_147_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_148_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_149_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_150_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_151_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_152_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_153_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_154_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_155_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_156_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_157_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_158_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_159_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_15_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_160_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_161_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_162_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_171_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_172_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_178_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_17_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_18_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_199_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_19_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_200_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_20_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_21_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_22_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_23_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_24_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_257_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_258_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_25_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_26_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_27_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_28_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_29_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_30_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_31_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_32_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_33_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_34_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_35_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_36_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_37_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_38_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_39_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_40_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_41_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_42_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_43_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_44_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_45_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_46_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_47_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_48_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_49_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_50_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_51_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_52_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_53_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_54_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_55_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_56_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_57_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_58_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_60_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_61_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_62_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_63_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_64_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_68_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_69_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_70_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_71_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_72_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_73_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_74_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_75_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_76_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_77_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_78_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_79_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_80_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_81_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_82_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_83_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_84_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_85_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_86_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_87_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_88_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_89_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_90_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_91_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_92_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_93_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_94_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_95_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_96_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_97_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_98_n_0 : STD_LOGIC;
  signal vga_to_hdmi_i_99_n_0 : STD_LOGIC;
  signal wea_en : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_ram0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 31 to 31 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \color_regout_reg[0]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \color_regout_reg[0]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \color_regout_reg[10]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \color_regout_reg[10]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \color_regout_reg[11]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \color_regout_reg[11]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \color_regout_reg[12]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \color_regout_reg[12]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \color_regout_reg[13]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \color_regout_reg[13]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \color_regout_reg[14]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \color_regout_reg[14]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \color_regout_reg[15]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \color_regout_reg[15]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \color_regout_reg[16]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \color_regout_reg[16]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \color_regout_reg[17]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \color_regout_reg[17]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \color_regout_reg[18]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \color_regout_reg[18]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \color_regout_reg[19]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \color_regout_reg[19]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \color_regout_reg[1]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \color_regout_reg[1]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \color_regout_reg[20]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \color_regout_reg[20]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \color_regout_reg[21]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \color_regout_reg[21]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \color_regout_reg[22]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \color_regout_reg[22]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \color_regout_reg[23]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \color_regout_reg[23]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \color_regout_reg[24]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \color_regout_reg[24]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \color_regout_reg[25]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \color_regout_reg[25]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \color_regout_reg[26]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \color_regout_reg[26]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \color_regout_reg[27]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \color_regout_reg[27]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \color_regout_reg[28]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \color_regout_reg[28]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \color_regout_reg[29]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \color_regout_reg[29]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \color_regout_reg[2]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \color_regout_reg[2]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \color_regout_reg[30]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \color_regout_reg[30]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \color_regout_reg[31]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \color_regout_reg[31]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \color_regout_reg[3]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \color_regout_reg[3]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \color_regout_reg[4]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \color_regout_reg[4]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \color_regout_reg[5]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \color_regout_reg[5]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \color_regout_reg[6]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \color_regout_reg[6]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \color_regout_reg[7]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \color_regout_reg[7]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \color_regout_reg[8]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \color_regout_reg[8]\ : label is "VCC:GE GND:CLR";
  attribute XILINX_LEGACY_PRIM of \color_regout_reg[9]\ : label is "LD";
  attribute XILINX_TRANSFORM_PINMAP of \color_regout_reg[9]\ : label is "VCC:GE GND:CLR";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count[0]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \count[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of g0_b0_i_1 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of g0_b0_i_2 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of g2_b0 : label is "soft_lutpair48";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of ram0 : label is "blk_mem_gen_0,blk_mem_gen_v8_4_5,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of ram0 : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of ram0 : label is "blk_mem_gen_v8_4_5,Vivado 2022.2";
  attribute SOFT_HLUTNM of \slv_regs[0][31]_i_4\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \slv_regs[4][31]_i_3\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of vga_to_hdmi_i_18 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of vga_to_hdmi_i_225 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of vga_to_hdmi_i_227 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of vga_to_hdmi_i_257 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of vga_to_hdmi_i_258 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of vga_to_hdmi_i_260 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of vga_to_hdmi_i_37 : label is "soft_lutpair54";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ <= \^device_7series.no_bmm_info.true_dp.simple_prim36.ram\;
  \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\;
  \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ <= \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\;
  \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ <= \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_3\;
  \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ <= \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_4\;
  \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ <= \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_5\;
  SR(0) <= \^sr\(0);
  axi_arready_reg_0 <= \^axi_arready_reg_0\;
  axi_awready_reg_0 <= \^axi_awready_reg_0\;
  axi_bvalid <= \^axi_bvalid\;
  axi_rvalid_reg_0 <= \^axi_rvalid_reg_0\;
  axi_wready_reg_0 <= \^axi_wready_reg_0\;
  doutb(1 downto 0) <= \^doutb\(1 downto 0);
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88880FFF8888"
    )
        port map (
      I0 => axi_bready,
      I1 => \^axi_bvalid\,
      I2 => axi_wvalid,
      I3 => axi_awvalid,
      I4 => aw_en_reg_n_0,
      I5 => \^axi_awready_reg_0\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => axi_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => \^sr\(0)
    );
\axi_araddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => address_assert,
      D => axi_araddr(8),
      Q => \axi_araddr_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\axi_araddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => address_assert,
      D => axi_araddr(9),
      Q => \axi_araddr_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\axi_araddr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => address_assert,
      D => axi_araddr(10),
      Q => \axi_araddr_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\axi_araddr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => address_assert,
      D => axi_araddr(11),
      Q => p_1_in_0(11),
      R => \^sr\(0)
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => address_assert,
      D => axi_araddr(0),
      Q => sel0(0),
      R => \^sr\(0)
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => address_assert,
      D => axi_araddr(1),
      Q => sel0(1),
      R => \^sr\(0)
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => address_assert,
      D => axi_araddr(2),
      Q => sel0(2),
      R => \^sr\(0)
    );
\axi_araddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => address_assert,
      D => axi_araddr(3),
      Q => \axi_araddr_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\axi_araddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => address_assert,
      D => axi_araddr(4),
      Q => \axi_araddr_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\axi_araddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => address_assert,
      D => axi_araddr(5),
      Q => \axi_araddr_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\axi_araddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => address_assert,
      D => axi_araddr(6),
      Q => \axi_araddr_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\axi_araddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => address_assert,
      D => axi_araddr(7),
      Q => \axi_araddr_reg_n_0_[9]\,
      R => \^sr\(0)
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => axi_arvalid,
      I1 => \^axi_arready_reg_0\,
      O => address_assert
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => address_assert,
      Q => \^axi_arready_reg_0\,
      R => \^sr\(0)
    );
\axi_awaddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(8),
      Q => \axi_awaddr_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\axi_awaddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(9),
      Q => \axi_awaddr_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\axi_awaddr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(10),
      Q => \axi_awaddr_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\axi_awaddr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(11),
      Q => p_0_in10_in,
      R => \^sr\(0)
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(0),
      Q => \axi_awaddr_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(1),
      Q => \axi_awaddr_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(2),
      Q => \axi_awaddr_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(3),
      Q => \axi_awaddr_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\axi_awaddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(4),
      Q => \axi_awaddr_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\axi_awaddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(5),
      Q => \axi_awaddr_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\axi_awaddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(6),
      Q => \axi_awaddr_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\axi_awaddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => axi_awready0,
      D => axi_awaddr(7),
      Q => \axi_awaddr_reg_n_0_[9]\,
      R => \^sr\(0)
    );
axi_awready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^axi_awready_reg_0\,
      I1 => aw_en_reg_n_0,
      I2 => axi_awvalid,
      I3 => axi_wvalid,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^axi_awready_reg_0\,
      R => \^sr\(0)
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => axi_wvalid,
      I1 => axi_awvalid,
      I2 => \^axi_awready_reg_0\,
      I3 => \^axi_wready_reg_0\,
      I4 => axi_bready,
      I5 => \^axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^axi_bvalid\,
      R => \^sr\(0)
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => ram0_n_31,
      I1 => color_regout(0),
      I2 => read_ready_reg_n_0,
      I3 => p_1_in_0(11),
      O => p_2_in(0)
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => ram0_n_21,
      I1 => color_regout(10),
      I2 => read_ready_reg_n_0,
      I3 => p_1_in_0(11),
      O => p_2_in(10)
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => ram0_n_20,
      I1 => color_regout(11),
      I2 => read_ready_reg_n_0,
      I3 => p_1_in_0(11),
      O => p_2_in(11)
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => ram0_n_19,
      I1 => color_regout(12),
      I2 => read_ready_reg_n_0,
      I3 => p_1_in_0(11),
      O => p_2_in(12)
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => ram0_n_18,
      I1 => color_regout(13),
      I2 => read_ready_reg_n_0,
      I3 => p_1_in_0(11),
      O => p_2_in(13)
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => ram0_n_17,
      I1 => color_regout(14),
      I2 => read_ready_reg_n_0,
      I3 => p_1_in_0(11),
      O => p_2_in(14)
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => ram0_n_16,
      I1 => color_regout(15),
      I2 => read_ready_reg_n_0,
      I3 => p_1_in_0(11),
      O => p_2_in(15)
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => ram0_n_15,
      I1 => color_regout(16),
      I2 => read_ready_reg_n_0,
      I3 => p_1_in_0(11),
      O => p_2_in(16)
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => ram0_n_14,
      I1 => color_regout(17),
      I2 => read_ready_reg_n_0,
      I3 => p_1_in_0(11),
      O => p_2_in(17)
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => ram0_n_13,
      I1 => color_regout(18),
      I2 => read_ready_reg_n_0,
      I3 => p_1_in_0(11),
      O => p_2_in(18)
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => ram0_n_12,
      I1 => color_regout(19),
      I2 => read_ready_reg_n_0,
      I3 => p_1_in_0(11),
      O => p_2_in(19)
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => ram0_n_30,
      I1 => color_regout(1),
      I2 => read_ready_reg_n_0,
      I3 => p_1_in_0(11),
      O => p_2_in(1)
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => ram0_n_11,
      I1 => color_regout(20),
      I2 => read_ready_reg_n_0,
      I3 => p_1_in_0(11),
      O => p_2_in(20)
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => ram0_n_10,
      I1 => color_regout(21),
      I2 => read_ready_reg_n_0,
      I3 => p_1_in_0(11),
      O => p_2_in(21)
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => ram0_n_9,
      I1 => color_regout(22),
      I2 => read_ready_reg_n_0,
      I3 => p_1_in_0(11),
      O => p_2_in(22)
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => ram0_n_8,
      I1 => color_regout(23),
      I2 => read_ready_reg_n_0,
      I3 => p_1_in_0(11),
      O => p_2_in(23)
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => ram0_n_7,
      I1 => color_regout(24),
      I2 => read_ready_reg_n_0,
      I3 => p_1_in_0(11),
      O => p_2_in(24)
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => ram0_n_6,
      I1 => color_regout(25),
      I2 => read_ready_reg_n_0,
      I3 => p_1_in_0(11),
      O => p_2_in(25)
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => ram0_n_5,
      I1 => color_regout(26),
      I2 => read_ready_reg_n_0,
      I3 => p_1_in_0(11),
      O => p_2_in(26)
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => ram0_n_4,
      I1 => color_regout(27),
      I2 => read_ready_reg_n_0,
      I3 => p_1_in_0(11),
      O => p_2_in(27)
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => ram0_n_3,
      I1 => color_regout(28),
      I2 => read_ready_reg_n_0,
      I3 => p_1_in_0(11),
      O => p_2_in(28)
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => ram0_n_2,
      I1 => color_regout(29),
      I2 => read_ready_reg_n_0,
      I3 => p_1_in_0(11),
      O => p_2_in(29)
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => ram0_n_29,
      I1 => color_regout(2),
      I2 => read_ready_reg_n_0,
      I3 => p_1_in_0(11),
      O => p_2_in(2)
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => ram0_n_1,
      I1 => color_regout(30),
      I2 => read_ready_reg_n_0,
      I3 => p_1_in_0(11),
      O => p_2_in(30)
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3A0A0A0A"
    )
        port map (
      I0 => read_ready_reg_n_0,
      I1 => \^axi_rvalid_reg_0\,
      I2 => p_1_in_0(11),
      I3 => axi_arvalid,
      I4 => \^axi_arready_reg_0\,
      O => \axi_rdata[31]_i_1_n_0\
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => ram0_n_0,
      I1 => color_regout(31),
      I2 => read_ready_reg_n_0,
      I3 => p_1_in_0(11),
      O => p_2_in(31)
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => ram0_n_28,
      I1 => color_regout(3),
      I2 => read_ready_reg_n_0,
      I3 => p_1_in_0(11),
      O => p_2_in(3)
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => ram0_n_27,
      I1 => color_regout(4),
      I2 => read_ready_reg_n_0,
      I3 => p_1_in_0(11),
      O => p_2_in(4)
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => ram0_n_26,
      I1 => color_regout(5),
      I2 => read_ready_reg_n_0,
      I3 => p_1_in_0(11),
      O => p_2_in(5)
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => ram0_n_25,
      I1 => color_regout(6),
      I2 => read_ready_reg_n_0,
      I3 => p_1_in_0(11),
      O => p_2_in(6)
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => ram0_n_24,
      I1 => color_regout(7),
      I2 => read_ready_reg_n_0,
      I3 => p_1_in_0(11),
      O => p_2_in(7)
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => ram0_n_23,
      I1 => color_regout(8),
      I2 => read_ready_reg_n_0,
      I3 => p_1_in_0(11),
      O => p_2_in(8)
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => ram0_n_22,
      I1 => color_regout(9),
      I2 => read_ready_reg_n_0,
      I3 => p_1_in_0(11),
      O => p_2_in(9)
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(0),
      Q => axi_rdata(0),
      R => \^sr\(0)
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(10),
      Q => axi_rdata(10),
      R => \^sr\(0)
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(11),
      Q => axi_rdata(11),
      R => \^sr\(0)
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(12),
      Q => axi_rdata(12),
      R => \^sr\(0)
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(13),
      Q => axi_rdata(13),
      R => \^sr\(0)
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(14),
      Q => axi_rdata(14),
      R => \^sr\(0)
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(15),
      Q => axi_rdata(15),
      R => \^sr\(0)
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(16),
      Q => axi_rdata(16),
      R => \^sr\(0)
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(17),
      Q => axi_rdata(17),
      R => \^sr\(0)
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(18),
      Q => axi_rdata(18),
      R => \^sr\(0)
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(19),
      Q => axi_rdata(19),
      R => \^sr\(0)
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(1),
      Q => axi_rdata(1),
      R => \^sr\(0)
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(20),
      Q => axi_rdata(20),
      R => \^sr\(0)
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(21),
      Q => axi_rdata(21),
      R => \^sr\(0)
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(22),
      Q => axi_rdata(22),
      R => \^sr\(0)
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(23),
      Q => axi_rdata(23),
      R => \^sr\(0)
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(24),
      Q => axi_rdata(24),
      R => \^sr\(0)
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(25),
      Q => axi_rdata(25),
      R => \^sr\(0)
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(26),
      Q => axi_rdata(26),
      R => \^sr\(0)
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(27),
      Q => axi_rdata(27),
      R => \^sr\(0)
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(28),
      Q => axi_rdata(28),
      R => \^sr\(0)
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(29),
      Q => axi_rdata(29),
      R => \^sr\(0)
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(2),
      Q => axi_rdata(2),
      R => \^sr\(0)
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(30),
      Q => axi_rdata(30),
      R => \^sr\(0)
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(31),
      Q => axi_rdata(31),
      R => \^sr\(0)
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(3),
      Q => axi_rdata(3),
      R => \^sr\(0)
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(4),
      Q => axi_rdata(4),
      R => \^sr\(0)
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(5),
      Q => axi_rdata(5),
      R => \^sr\(0)
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(6),
      Q => axi_rdata(6),
      R => \^sr\(0)
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(7),
      Q => axi_rdata(7),
      R => \^sr\(0)
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(8),
      Q => axi_rdata(8),
      R => \^sr\(0)
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \axi_rdata[31]_i_1_n_0\,
      D => p_2_in(9),
      Q => axi_rdata(9),
      R => \^sr\(0)
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => count(0),
      I1 => count(1),
      I2 => \^axi_rvalid_reg_0\,
      I3 => axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^axi_rvalid_reg_0\,
      R => \^sr\(0)
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => aw_en_reg_n_0,
      I2 => axi_awvalid,
      I3 => axi_wvalid,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^axi_wready_reg_0\,
      R => \^sr\(0)
    );
color_regout0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^axi_arready_reg_0\,
      I1 => axi_arvalid,
      I2 => p_1_in_0(11),
      I3 => \^axi_rvalid_reg_0\,
      O => \color_regout0__0\
    );
\color_regout_reg[0]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \color_regout_reg[0]_i_1_n_0\,
      G => \color_regout0__0\,
      GE => '1',
      Q => color_regout(0)
    );
\color_regout_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \color_regout_reg[0]_i_2_n_0\,
      I1 => \color_regout_reg[0]_i_3_n_0\,
      O => \color_regout_reg[0]_i_1_n_0\,
      S => sel0(2)
    );
\color_regout_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(0),
      I1 => \slv_regs_reg[2]\(0),
      I2 => sel0(1),
      I3 => \slv_regs_reg[1]\(0),
      I4 => sel0(0),
      I5 => \slv_regs_reg[0]\(0),
      O => \color_regout_reg[0]_i_2_n_0\
    );
\color_regout_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(0),
      I1 => \slv_regs_reg[6]\(0),
      I2 => sel0(1),
      I3 => \slv_regs_reg[5]\(0),
      I4 => sel0(0),
      I5 => \slv_regs_reg[4]\(0),
      O => \color_regout_reg[0]_i_3_n_0\
    );
\color_regout_reg[10]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \color_regout_reg[10]_i_1_n_0\,
      G => \color_regout0__0\,
      GE => '1',
      Q => color_regout(10)
    );
\color_regout_reg[10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \color_regout_reg[10]_i_2_n_0\,
      I1 => \color_regout_reg[10]_i_3_n_0\,
      O => \color_regout_reg[10]_i_1_n_0\,
      S => sel0(2)
    );
\color_regout_reg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(10),
      I1 => \slv_regs_reg[2]\(10),
      I2 => sel0(1),
      I3 => \slv_regs_reg[1]\(10),
      I4 => sel0(0),
      I5 => \slv_regs_reg[0]\(10),
      O => \color_regout_reg[10]_i_2_n_0\
    );
\color_regout_reg[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(10),
      I1 => \slv_regs_reg[6]\(10),
      I2 => sel0(1),
      I3 => \slv_regs_reg[5]\(10),
      I4 => sel0(0),
      I5 => \slv_regs_reg[4]\(10),
      O => \color_regout_reg[10]_i_3_n_0\
    );
\color_regout_reg[11]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \color_regout_reg[11]_i_1_n_0\,
      G => \color_regout0__0\,
      GE => '1',
      Q => color_regout(11)
    );
\color_regout_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \color_regout_reg[11]_i_2_n_0\,
      I1 => \color_regout_reg[11]_i_3_n_0\,
      O => \color_regout_reg[11]_i_1_n_0\,
      S => sel0(2)
    );
\color_regout_reg[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(11),
      I1 => \slv_regs_reg[2]\(11),
      I2 => sel0(1),
      I3 => \slv_regs_reg[1]\(11),
      I4 => sel0(0),
      I5 => \slv_regs_reg[0]\(11),
      O => \color_regout_reg[11]_i_2_n_0\
    );
\color_regout_reg[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(11),
      I1 => \slv_regs_reg[6]\(11),
      I2 => sel0(1),
      I3 => \slv_regs_reg[5]\(11),
      I4 => sel0(0),
      I5 => \slv_regs_reg[4]\(11),
      O => \color_regout_reg[11]_i_3_n_0\
    );
\color_regout_reg[12]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \color_regout_reg[12]_i_1_n_0\,
      G => \color_regout0__0\,
      GE => '1',
      Q => color_regout(12)
    );
\color_regout_reg[12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \color_regout_reg[12]_i_2_n_0\,
      I1 => \color_regout_reg[12]_i_3_n_0\,
      O => \color_regout_reg[12]_i_1_n_0\,
      S => sel0(2)
    );
\color_regout_reg[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(12),
      I1 => \slv_regs_reg[2]\(12),
      I2 => sel0(1),
      I3 => \slv_regs_reg[1]\(12),
      I4 => sel0(0),
      I5 => \slv_regs_reg[0]\(12),
      O => \color_regout_reg[12]_i_2_n_0\
    );
\color_regout_reg[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(12),
      I1 => \slv_regs_reg[6]\(12),
      I2 => sel0(1),
      I3 => \slv_regs_reg[5]\(12),
      I4 => sel0(0),
      I5 => \slv_regs_reg[4]\(12),
      O => \color_regout_reg[12]_i_3_n_0\
    );
\color_regout_reg[13]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \color_regout_reg[13]_i_1_n_0\,
      G => \color_regout0__0\,
      GE => '1',
      Q => color_regout(13)
    );
\color_regout_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \color_regout_reg[13]_i_2_n_0\,
      I1 => \color_regout_reg[13]_i_3_n_0\,
      O => \color_regout_reg[13]_i_1_n_0\,
      S => sel0(2)
    );
\color_regout_reg[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(13),
      I1 => \slv_regs_reg[2]\(13),
      I2 => sel0(1),
      I3 => \slv_regs_reg[1]\(13),
      I4 => sel0(0),
      I5 => \slv_regs_reg[0]\(13),
      O => \color_regout_reg[13]_i_2_n_0\
    );
\color_regout_reg[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(13),
      I1 => \slv_regs_reg[6]\(13),
      I2 => sel0(1),
      I3 => \slv_regs_reg[5]\(13),
      I4 => sel0(0),
      I5 => \slv_regs_reg[4]\(13),
      O => \color_regout_reg[13]_i_3_n_0\
    );
\color_regout_reg[14]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \color_regout_reg[14]_i_1_n_0\,
      G => \color_regout0__0\,
      GE => '1',
      Q => color_regout(14)
    );
\color_regout_reg[14]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \color_regout_reg[14]_i_2_n_0\,
      I1 => \color_regout_reg[14]_i_3_n_0\,
      O => \color_regout_reg[14]_i_1_n_0\,
      S => sel0(2)
    );
\color_regout_reg[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(14),
      I1 => \slv_regs_reg[2]\(14),
      I2 => sel0(1),
      I3 => \slv_regs_reg[1]\(14),
      I4 => sel0(0),
      I5 => \slv_regs_reg[0]\(14),
      O => \color_regout_reg[14]_i_2_n_0\
    );
\color_regout_reg[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(14),
      I1 => \slv_regs_reg[6]\(14),
      I2 => sel0(1),
      I3 => \slv_regs_reg[5]\(14),
      I4 => sel0(0),
      I5 => \slv_regs_reg[4]\(14),
      O => \color_regout_reg[14]_i_3_n_0\
    );
\color_regout_reg[15]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \color_regout_reg[15]_i_1_n_0\,
      G => \color_regout0__0\,
      GE => '1',
      Q => color_regout(15)
    );
\color_regout_reg[15]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \color_regout_reg[15]_i_2_n_0\,
      I1 => \color_regout_reg[15]_i_3_n_0\,
      O => \color_regout_reg[15]_i_1_n_0\,
      S => sel0(2)
    );
\color_regout_reg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(15),
      I1 => \slv_regs_reg[2]\(15),
      I2 => sel0(1),
      I3 => \slv_regs_reg[1]\(15),
      I4 => sel0(0),
      I5 => \slv_regs_reg[0]\(15),
      O => \color_regout_reg[15]_i_2_n_0\
    );
\color_regout_reg[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(15),
      I1 => \slv_regs_reg[6]\(15),
      I2 => sel0(1),
      I3 => \slv_regs_reg[5]\(15),
      I4 => sel0(0),
      I5 => \slv_regs_reg[4]\(15),
      O => \color_regout_reg[15]_i_3_n_0\
    );
\color_regout_reg[16]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \color_regout_reg[16]_i_1_n_0\,
      G => \color_regout0__0\,
      GE => '1',
      Q => color_regout(16)
    );
\color_regout_reg[16]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \color_regout_reg[16]_i_2_n_0\,
      I1 => \color_regout_reg[16]_i_3_n_0\,
      O => \color_regout_reg[16]_i_1_n_0\,
      S => sel0(2)
    );
\color_regout_reg[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(16),
      I1 => \slv_regs_reg[2]\(16),
      I2 => sel0(1),
      I3 => \slv_regs_reg[1]\(16),
      I4 => sel0(0),
      I5 => \slv_regs_reg[0]\(16),
      O => \color_regout_reg[16]_i_2_n_0\
    );
\color_regout_reg[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(16),
      I1 => \slv_regs_reg[6]\(16),
      I2 => sel0(1),
      I3 => \slv_regs_reg[5]\(16),
      I4 => sel0(0),
      I5 => \slv_regs_reg[4]\(16),
      O => \color_regout_reg[16]_i_3_n_0\
    );
\color_regout_reg[17]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \color_regout_reg[17]_i_1_n_0\,
      G => \color_regout0__0\,
      GE => '1',
      Q => color_regout(17)
    );
\color_regout_reg[17]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \color_regout_reg[17]_i_2_n_0\,
      I1 => \color_regout_reg[17]_i_3_n_0\,
      O => \color_regout_reg[17]_i_1_n_0\,
      S => sel0(2)
    );
\color_regout_reg[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(17),
      I1 => \slv_regs_reg[2]\(17),
      I2 => sel0(1),
      I3 => \slv_regs_reg[1]\(17),
      I4 => sel0(0),
      I5 => \slv_regs_reg[0]\(17),
      O => \color_regout_reg[17]_i_2_n_0\
    );
\color_regout_reg[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(17),
      I1 => \slv_regs_reg[6]\(17),
      I2 => sel0(1),
      I3 => \slv_regs_reg[5]\(17),
      I4 => sel0(0),
      I5 => \slv_regs_reg[4]\(17),
      O => \color_regout_reg[17]_i_3_n_0\
    );
\color_regout_reg[18]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \color_regout_reg[18]_i_1_n_0\,
      G => \color_regout0__0\,
      GE => '1',
      Q => color_regout(18)
    );
\color_regout_reg[18]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \color_regout_reg[18]_i_2_n_0\,
      I1 => \color_regout_reg[18]_i_3_n_0\,
      O => \color_regout_reg[18]_i_1_n_0\,
      S => sel0(2)
    );
\color_regout_reg[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(18),
      I1 => \slv_regs_reg[2]\(18),
      I2 => sel0(1),
      I3 => \slv_regs_reg[1]\(18),
      I4 => sel0(0),
      I5 => \slv_regs_reg[0]\(18),
      O => \color_regout_reg[18]_i_2_n_0\
    );
\color_regout_reg[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(18),
      I1 => \slv_regs_reg[6]\(18),
      I2 => sel0(1),
      I3 => \slv_regs_reg[5]\(18),
      I4 => sel0(0),
      I5 => \slv_regs_reg[4]\(18),
      O => \color_regout_reg[18]_i_3_n_0\
    );
\color_regout_reg[19]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \color_regout_reg[19]_i_1_n_0\,
      G => \color_regout0__0\,
      GE => '1',
      Q => color_regout(19)
    );
\color_regout_reg[19]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \color_regout_reg[19]_i_2_n_0\,
      I1 => \color_regout_reg[19]_i_3_n_0\,
      O => \color_regout_reg[19]_i_1_n_0\,
      S => sel0(2)
    );
\color_regout_reg[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(19),
      I1 => \slv_regs_reg[2]\(19),
      I2 => sel0(1),
      I3 => \slv_regs_reg[1]\(19),
      I4 => sel0(0),
      I5 => \slv_regs_reg[0]\(19),
      O => \color_regout_reg[19]_i_2_n_0\
    );
\color_regout_reg[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(19),
      I1 => \slv_regs_reg[6]\(19),
      I2 => sel0(1),
      I3 => \slv_regs_reg[5]\(19),
      I4 => sel0(0),
      I5 => \slv_regs_reg[4]\(19),
      O => \color_regout_reg[19]_i_3_n_0\
    );
\color_regout_reg[1]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \color_regout_reg[1]_i_1_n_0\,
      G => \color_regout0__0\,
      GE => '1',
      Q => color_regout(1)
    );
\color_regout_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \color_regout_reg[1]_i_2_n_0\,
      I1 => \color_regout_reg[1]_i_3_n_0\,
      O => \color_regout_reg[1]_i_1_n_0\,
      S => sel0(2)
    );
\color_regout_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(1),
      I1 => \slv_regs_reg[2]\(1),
      I2 => sel0(1),
      I3 => \slv_regs_reg[1]\(1),
      I4 => sel0(0),
      I5 => \slv_regs_reg[0]\(1),
      O => \color_regout_reg[1]_i_2_n_0\
    );
\color_regout_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(1),
      I1 => \slv_regs_reg[6]\(1),
      I2 => sel0(1),
      I3 => \slv_regs_reg[5]\(1),
      I4 => sel0(0),
      I5 => \slv_regs_reg[4]\(1),
      O => \color_regout_reg[1]_i_3_n_0\
    );
\color_regout_reg[20]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \color_regout_reg[20]_i_1_n_0\,
      G => \color_regout0__0\,
      GE => '1',
      Q => color_regout(20)
    );
\color_regout_reg[20]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \color_regout_reg[20]_i_2_n_0\,
      I1 => \color_regout_reg[20]_i_3_n_0\,
      O => \color_regout_reg[20]_i_1_n_0\,
      S => sel0(2)
    );
\color_regout_reg[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(20),
      I1 => \slv_regs_reg[2]\(20),
      I2 => sel0(1),
      I3 => \slv_regs_reg[1]\(20),
      I4 => sel0(0),
      I5 => \slv_regs_reg[0]\(20),
      O => \color_regout_reg[20]_i_2_n_0\
    );
\color_regout_reg[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(20),
      I1 => \slv_regs_reg[6]\(20),
      I2 => sel0(1),
      I3 => \slv_regs_reg[5]\(20),
      I4 => sel0(0),
      I5 => \slv_regs_reg[4]\(20),
      O => \color_regout_reg[20]_i_3_n_0\
    );
\color_regout_reg[21]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \color_regout_reg[21]_i_1_n_0\,
      G => \color_regout0__0\,
      GE => '1',
      Q => color_regout(21)
    );
\color_regout_reg[21]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \color_regout_reg[21]_i_2_n_0\,
      I1 => \color_regout_reg[21]_i_3_n_0\,
      O => \color_regout_reg[21]_i_1_n_0\,
      S => sel0(2)
    );
\color_regout_reg[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(21),
      I1 => \slv_regs_reg[2]\(21),
      I2 => sel0(1),
      I3 => \slv_regs_reg[1]\(21),
      I4 => sel0(0),
      I5 => \slv_regs_reg[0]\(21),
      O => \color_regout_reg[21]_i_2_n_0\
    );
\color_regout_reg[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(21),
      I1 => \slv_regs_reg[6]\(21),
      I2 => sel0(1),
      I3 => \slv_regs_reg[5]\(21),
      I4 => sel0(0),
      I5 => \slv_regs_reg[4]\(21),
      O => \color_regout_reg[21]_i_3_n_0\
    );
\color_regout_reg[22]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \color_regout_reg[22]_i_1_n_0\,
      G => \color_regout0__0\,
      GE => '1',
      Q => color_regout(22)
    );
\color_regout_reg[22]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \color_regout_reg[22]_i_2_n_0\,
      I1 => \color_regout_reg[22]_i_3_n_0\,
      O => \color_regout_reg[22]_i_1_n_0\,
      S => sel0(2)
    );
\color_regout_reg[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(22),
      I1 => \slv_regs_reg[2]\(22),
      I2 => sel0(1),
      I3 => \slv_regs_reg[1]\(22),
      I4 => sel0(0),
      I5 => \slv_regs_reg[0]\(22),
      O => \color_regout_reg[22]_i_2_n_0\
    );
\color_regout_reg[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(22),
      I1 => \slv_regs_reg[6]\(22),
      I2 => sel0(1),
      I3 => \slv_regs_reg[5]\(22),
      I4 => sel0(0),
      I5 => \slv_regs_reg[4]\(22),
      O => \color_regout_reg[22]_i_3_n_0\
    );
\color_regout_reg[23]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \color_regout_reg[23]_i_1_n_0\,
      G => \color_regout0__0\,
      GE => '1',
      Q => color_regout(23)
    );
\color_regout_reg[23]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \color_regout_reg[23]_i_2_n_0\,
      I1 => \color_regout_reg[23]_i_3_n_0\,
      O => \color_regout_reg[23]_i_1_n_0\,
      S => sel0(2)
    );
\color_regout_reg[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(23),
      I1 => \slv_regs_reg[2]\(23),
      I2 => sel0(1),
      I3 => \slv_regs_reg[1]\(23),
      I4 => sel0(0),
      I5 => \slv_regs_reg[0]\(23),
      O => \color_regout_reg[23]_i_2_n_0\
    );
\color_regout_reg[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(23),
      I1 => \slv_regs_reg[6]\(23),
      I2 => sel0(1),
      I3 => \slv_regs_reg[5]\(23),
      I4 => sel0(0),
      I5 => \slv_regs_reg[4]\(23),
      O => \color_regout_reg[23]_i_3_n_0\
    );
\color_regout_reg[24]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \color_regout_reg[24]_i_1_n_0\,
      G => \color_regout0__0\,
      GE => '1',
      Q => color_regout(24)
    );
\color_regout_reg[24]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \color_regout_reg[24]_i_2_n_0\,
      I1 => \color_regout_reg[24]_i_3_n_0\,
      O => \color_regout_reg[24]_i_1_n_0\,
      S => sel0(2)
    );
\color_regout_reg[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(24),
      I1 => \slv_regs_reg[2]\(24),
      I2 => sel0(1),
      I3 => \slv_regs_reg[1]\(24),
      I4 => sel0(0),
      I5 => \slv_regs_reg[0]\(24),
      O => \color_regout_reg[24]_i_2_n_0\
    );
\color_regout_reg[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(24),
      I1 => \slv_regs_reg[6]\(24),
      I2 => sel0(1),
      I3 => \slv_regs_reg[5]\(24),
      I4 => sel0(0),
      I5 => \slv_regs_reg[4]\(24),
      O => \color_regout_reg[24]_i_3_n_0\
    );
\color_regout_reg[25]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \color_regout_reg[25]_i_1_n_0\,
      G => \color_regout0__0\,
      GE => '1',
      Q => color_regout(25)
    );
\color_regout_reg[25]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \color_regout_reg[25]_i_2_n_0\,
      I1 => \color_regout_reg[25]_i_3_n_0\,
      O => \color_regout_reg[25]_i_1_n_0\,
      S => sel0(2)
    );
\color_regout_reg[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(25),
      I1 => \slv_regs_reg[2]\(25),
      I2 => sel0(1),
      I3 => \slv_regs_reg[1]\(25),
      I4 => sel0(0),
      I5 => \slv_regs_reg[0]\(25),
      O => \color_regout_reg[25]_i_2_n_0\
    );
\color_regout_reg[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(25),
      I1 => \slv_regs_reg[6]\(25),
      I2 => sel0(1),
      I3 => \slv_regs_reg[5]\(25),
      I4 => sel0(0),
      I5 => \slv_regs_reg[4]\(25),
      O => \color_regout_reg[25]_i_3_n_0\
    );
\color_regout_reg[26]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \color_regout_reg[26]_i_1_n_0\,
      G => \color_regout0__0\,
      GE => '1',
      Q => color_regout(26)
    );
\color_regout_reg[26]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \color_regout_reg[26]_i_2_n_0\,
      I1 => \color_regout_reg[26]_i_3_n_0\,
      O => \color_regout_reg[26]_i_1_n_0\,
      S => sel0(2)
    );
\color_regout_reg[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(26),
      I1 => \slv_regs_reg[2]\(26),
      I2 => sel0(1),
      I3 => \slv_regs_reg[1]\(26),
      I4 => sel0(0),
      I5 => \slv_regs_reg[0]\(26),
      O => \color_regout_reg[26]_i_2_n_0\
    );
\color_regout_reg[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(26),
      I1 => \slv_regs_reg[6]\(26),
      I2 => sel0(1),
      I3 => \slv_regs_reg[5]\(26),
      I4 => sel0(0),
      I5 => \slv_regs_reg[4]\(26),
      O => \color_regout_reg[26]_i_3_n_0\
    );
\color_regout_reg[27]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \color_regout_reg[27]_i_1_n_0\,
      G => \color_regout0__0\,
      GE => '1',
      Q => color_regout(27)
    );
\color_regout_reg[27]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \color_regout_reg[27]_i_2_n_0\,
      I1 => \color_regout_reg[27]_i_3_n_0\,
      O => \color_regout_reg[27]_i_1_n_0\,
      S => sel0(2)
    );
\color_regout_reg[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(27),
      I1 => \slv_regs_reg[2]\(27),
      I2 => sel0(1),
      I3 => \slv_regs_reg[1]\(27),
      I4 => sel0(0),
      I5 => \slv_regs_reg[0]\(27),
      O => \color_regout_reg[27]_i_2_n_0\
    );
\color_regout_reg[27]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(27),
      I1 => \slv_regs_reg[6]\(27),
      I2 => sel0(1),
      I3 => \slv_regs_reg[5]\(27),
      I4 => sel0(0),
      I5 => \slv_regs_reg[4]\(27),
      O => \color_regout_reg[27]_i_3_n_0\
    );
\color_regout_reg[28]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \color_regout_reg[28]_i_1_n_0\,
      G => \color_regout0__0\,
      GE => '1',
      Q => color_regout(28)
    );
\color_regout_reg[28]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \color_regout_reg[28]_i_2_n_0\,
      I1 => \color_regout_reg[28]_i_3_n_0\,
      O => \color_regout_reg[28]_i_1_n_0\,
      S => sel0(2)
    );
\color_regout_reg[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(28),
      I1 => \slv_regs_reg[2]\(28),
      I2 => sel0(1),
      I3 => \slv_regs_reg[1]\(28),
      I4 => sel0(0),
      I5 => \slv_regs_reg[0]\(28),
      O => \color_regout_reg[28]_i_2_n_0\
    );
\color_regout_reg[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(28),
      I1 => \slv_regs_reg[6]\(28),
      I2 => sel0(1),
      I3 => \slv_regs_reg[5]\(28),
      I4 => sel0(0),
      I5 => \slv_regs_reg[4]\(28),
      O => \color_regout_reg[28]_i_3_n_0\
    );
\color_regout_reg[29]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \color_regout_reg[29]_i_1_n_0\,
      G => \color_regout0__0\,
      GE => '1',
      Q => color_regout(29)
    );
\color_regout_reg[29]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \color_regout_reg[29]_i_2_n_0\,
      I1 => \color_regout_reg[29]_i_3_n_0\,
      O => \color_regout_reg[29]_i_1_n_0\,
      S => sel0(2)
    );
\color_regout_reg[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(29),
      I1 => \slv_regs_reg[2]\(29),
      I2 => sel0(1),
      I3 => \slv_regs_reg[1]\(29),
      I4 => sel0(0),
      I5 => \slv_regs_reg[0]\(29),
      O => \color_regout_reg[29]_i_2_n_0\
    );
\color_regout_reg[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(29),
      I1 => \slv_regs_reg[6]\(29),
      I2 => sel0(1),
      I3 => \slv_regs_reg[5]\(29),
      I4 => sel0(0),
      I5 => \slv_regs_reg[4]\(29),
      O => \color_regout_reg[29]_i_3_n_0\
    );
\color_regout_reg[2]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \color_regout_reg[2]_i_1_n_0\,
      G => \color_regout0__0\,
      GE => '1',
      Q => color_regout(2)
    );
\color_regout_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \color_regout_reg[2]_i_2_n_0\,
      I1 => \color_regout_reg[2]_i_3_n_0\,
      O => \color_regout_reg[2]_i_1_n_0\,
      S => sel0(2)
    );
\color_regout_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(2),
      I1 => \slv_regs_reg[2]\(2),
      I2 => sel0(1),
      I3 => \slv_regs_reg[1]\(2),
      I4 => sel0(0),
      I5 => \slv_regs_reg[0]\(2),
      O => \color_regout_reg[2]_i_2_n_0\
    );
\color_regout_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(2),
      I1 => \slv_regs_reg[6]\(2),
      I2 => sel0(1),
      I3 => \slv_regs_reg[5]\(2),
      I4 => sel0(0),
      I5 => \slv_regs_reg[4]\(2),
      O => \color_regout_reg[2]_i_3_n_0\
    );
\color_regout_reg[30]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \color_regout_reg[30]_i_1_n_0\,
      G => \color_regout0__0\,
      GE => '1',
      Q => color_regout(30)
    );
\color_regout_reg[30]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \color_regout_reg[30]_i_2_n_0\,
      I1 => \color_regout_reg[30]_i_3_n_0\,
      O => \color_regout_reg[30]_i_1_n_0\,
      S => sel0(2)
    );
\color_regout_reg[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(30),
      I1 => \slv_regs_reg[2]\(30),
      I2 => sel0(1),
      I3 => \slv_regs_reg[1]\(30),
      I4 => sel0(0),
      I5 => \slv_regs_reg[0]\(30),
      O => \color_regout_reg[30]_i_2_n_0\
    );
\color_regout_reg[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(30),
      I1 => \slv_regs_reg[6]\(30),
      I2 => sel0(1),
      I3 => \slv_regs_reg[5]\(30),
      I4 => sel0(0),
      I5 => \slv_regs_reg[4]\(30),
      O => \color_regout_reg[30]_i_3_n_0\
    );
\color_regout_reg[31]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \color_regout_reg[31]_i_1_n_0\,
      G => \color_regout0__0\,
      GE => '1',
      Q => color_regout(31)
    );
\color_regout_reg[31]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \color_regout_reg[31]_i_2_n_0\,
      I1 => \color_regout_reg[31]_i_3_n_0\,
      O => \color_regout_reg[31]_i_1_n_0\,
      S => sel0(2)
    );
\color_regout_reg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(31),
      I1 => \slv_regs_reg[2]\(31),
      I2 => sel0(1),
      I3 => \slv_regs_reg[1]\(31),
      I4 => sel0(0),
      I5 => \slv_regs_reg[0]\(31),
      O => \color_regout_reg[31]_i_2_n_0\
    );
\color_regout_reg[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(31),
      I1 => \slv_regs_reg[6]\(31),
      I2 => sel0(1),
      I3 => \slv_regs_reg[5]\(31),
      I4 => sel0(0),
      I5 => \slv_regs_reg[4]\(31),
      O => \color_regout_reg[31]_i_3_n_0\
    );
\color_regout_reg[3]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \color_regout_reg[3]_i_1_n_0\,
      G => \color_regout0__0\,
      GE => '1',
      Q => color_regout(3)
    );
\color_regout_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \color_regout_reg[3]_i_2_n_0\,
      I1 => \color_regout_reg[3]_i_3_n_0\,
      O => \color_regout_reg[3]_i_1_n_0\,
      S => sel0(2)
    );
\color_regout_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(3),
      I1 => \slv_regs_reg[2]\(3),
      I2 => sel0(1),
      I3 => \slv_regs_reg[1]\(3),
      I4 => sel0(0),
      I5 => \slv_regs_reg[0]\(3),
      O => \color_regout_reg[3]_i_2_n_0\
    );
\color_regout_reg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(3),
      I1 => \slv_regs_reg[6]\(3),
      I2 => sel0(1),
      I3 => \slv_regs_reg[5]\(3),
      I4 => sel0(0),
      I5 => \slv_regs_reg[4]\(3),
      O => \color_regout_reg[3]_i_3_n_0\
    );
\color_regout_reg[4]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \color_regout_reg[4]_i_1_n_0\,
      G => \color_regout0__0\,
      GE => '1',
      Q => color_regout(4)
    );
\color_regout_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \color_regout_reg[4]_i_2_n_0\,
      I1 => \color_regout_reg[4]_i_3_n_0\,
      O => \color_regout_reg[4]_i_1_n_0\,
      S => sel0(2)
    );
\color_regout_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(4),
      I1 => \slv_regs_reg[2]\(4),
      I2 => sel0(1),
      I3 => \slv_regs_reg[1]\(4),
      I4 => sel0(0),
      I5 => \slv_regs_reg[0]\(4),
      O => \color_regout_reg[4]_i_2_n_0\
    );
\color_regout_reg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(4),
      I1 => \slv_regs_reg[6]\(4),
      I2 => sel0(1),
      I3 => \slv_regs_reg[5]\(4),
      I4 => sel0(0),
      I5 => \slv_regs_reg[4]\(4),
      O => \color_regout_reg[4]_i_3_n_0\
    );
\color_regout_reg[5]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \color_regout_reg[5]_i_1_n_0\,
      G => \color_regout0__0\,
      GE => '1',
      Q => color_regout(5)
    );
\color_regout_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \color_regout_reg[5]_i_2_n_0\,
      I1 => \color_regout_reg[5]_i_3_n_0\,
      O => \color_regout_reg[5]_i_1_n_0\,
      S => sel0(2)
    );
\color_regout_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(5),
      I1 => \slv_regs_reg[2]\(5),
      I2 => sel0(1),
      I3 => \slv_regs_reg[1]\(5),
      I4 => sel0(0),
      I5 => \slv_regs_reg[0]\(5),
      O => \color_regout_reg[5]_i_2_n_0\
    );
\color_regout_reg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(5),
      I1 => \slv_regs_reg[6]\(5),
      I2 => sel0(1),
      I3 => \slv_regs_reg[5]\(5),
      I4 => sel0(0),
      I5 => \slv_regs_reg[4]\(5),
      O => \color_regout_reg[5]_i_3_n_0\
    );
\color_regout_reg[6]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \color_regout_reg[6]_i_1_n_0\,
      G => \color_regout0__0\,
      GE => '1',
      Q => color_regout(6)
    );
\color_regout_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \color_regout_reg[6]_i_2_n_0\,
      I1 => \color_regout_reg[6]_i_3_n_0\,
      O => \color_regout_reg[6]_i_1_n_0\,
      S => sel0(2)
    );
\color_regout_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(6),
      I1 => \slv_regs_reg[2]\(6),
      I2 => sel0(1),
      I3 => \slv_regs_reg[1]\(6),
      I4 => sel0(0),
      I5 => \slv_regs_reg[0]\(6),
      O => \color_regout_reg[6]_i_2_n_0\
    );
\color_regout_reg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(6),
      I1 => \slv_regs_reg[6]\(6),
      I2 => sel0(1),
      I3 => \slv_regs_reg[5]\(6),
      I4 => sel0(0),
      I5 => \slv_regs_reg[4]\(6),
      O => \color_regout_reg[6]_i_3_n_0\
    );
\color_regout_reg[7]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \color_regout_reg[7]_i_1_n_0\,
      G => \color_regout0__0\,
      GE => '1',
      Q => color_regout(7)
    );
\color_regout_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \color_regout_reg[7]_i_2_n_0\,
      I1 => \color_regout_reg[7]_i_3_n_0\,
      O => \color_regout_reg[7]_i_1_n_0\,
      S => sel0(2)
    );
\color_regout_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(7),
      I1 => \slv_regs_reg[2]\(7),
      I2 => sel0(1),
      I3 => \slv_regs_reg[1]\(7),
      I4 => sel0(0),
      I5 => \slv_regs_reg[0]\(7),
      O => \color_regout_reg[7]_i_2_n_0\
    );
\color_regout_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(7),
      I1 => \slv_regs_reg[6]\(7),
      I2 => sel0(1),
      I3 => \slv_regs_reg[5]\(7),
      I4 => sel0(0),
      I5 => \slv_regs_reg[4]\(7),
      O => \color_regout_reg[7]_i_3_n_0\
    );
\color_regout_reg[8]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \color_regout_reg[8]_i_1_n_0\,
      G => \color_regout0__0\,
      GE => '1',
      Q => color_regout(8)
    );
\color_regout_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \color_regout_reg[8]_i_2_n_0\,
      I1 => \color_regout_reg[8]_i_3_n_0\,
      O => \color_regout_reg[8]_i_1_n_0\,
      S => sel0(2)
    );
\color_regout_reg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(8),
      I1 => \slv_regs_reg[2]\(8),
      I2 => sel0(1),
      I3 => \slv_regs_reg[1]\(8),
      I4 => sel0(0),
      I5 => \slv_regs_reg[0]\(8),
      O => \color_regout_reg[8]_i_2_n_0\
    );
\color_regout_reg[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(8),
      I1 => \slv_regs_reg[6]\(8),
      I2 => sel0(1),
      I3 => \slv_regs_reg[5]\(8),
      I4 => sel0(0),
      I5 => \slv_regs_reg[4]\(8),
      O => \color_regout_reg[8]_i_3_n_0\
    );
\color_regout_reg[9]\: unisim.vcomponents.LDCE
    generic map(
      INIT => '0'
    )
        port map (
      CLR => '0',
      D => \color_regout_reg[9]_i_1_n_0\,
      G => \color_regout0__0\,
      GE => '1',
      Q => color_regout(9)
    );
\color_regout_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \color_regout_reg[9]_i_2_n_0\,
      I1 => \color_regout_reg[9]_i_3_n_0\,
      O => \color_regout_reg[9]_i_1_n_0\,
      S => sel0(2)
    );
\color_regout_reg[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(9),
      I1 => \slv_regs_reg[2]\(9),
      I2 => sel0(1),
      I3 => \slv_regs_reg[1]\(9),
      I4 => sel0(0),
      I5 => \slv_regs_reg[0]\(9),
      O => \color_regout_reg[9]_i_2_n_0\
    );
\color_regout_reg[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(9),
      I1 => \slv_regs_reg[6]\(9),
      I2 => sel0(1),
      I3 => \slv_regs_reg[5]\(9),
      I4 => sel0(0),
      I5 => \slv_regs_reg[4]\(9),
      O => \color_regout_reg[9]_i_3_n_0\
    );
\count[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F2"
    )
        port map (
      I0 => axi_arvalid,
      I1 => \^axi_arready_reg_0\,
      I2 => count(1),
      I3 => count(0),
      O => \count[0]_i_1_n_0\
    );
\count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => count(1),
      I1 => count(0),
      O => \count[1]_i_1_n_0\
    );
\count_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_aclk,
      CE => '1',
      D => \count[0]_i_1_n_0\,
      Q => count(0),
      R => '0'
    );
\count_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => axi_aclk,
      CE => '1',
      D => \count[1]_i_1_n_0\,
      Q => count(1),
      R => '0'
    );
g0_b0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => char_from_VRAM(24),
      I1 => Q(0),
      I2 => char_from_VRAM(8),
      O => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\
    );
g0_b0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => char_from_VRAM(25),
      I1 => Q(0),
      I2 => char_from_VRAM(9),
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_6\
    );
g2_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5CCC555"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\,
      I1 => vga_to_hdmi_i_199_0,
      I2 => \^doutb\(1),
      I3 => Q(0),
      I4 => \^doutb\(0),
      O => g2_b0_n_0
    );
ram0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_0
     port map (
      addra(10 downto 0) => Address_to_VRAM(10 downto 0),
      addrb(10 downto 0) => addrb(10 downto 0),
      clka => axi_aclk,
      clkb => '0',
      dina(31 downto 0) => axi_wdata(31 downto 0),
      dinb(31 downto 0) => B"00000000000000000000000000000000",
      douta(31) => ram0_n_0,
      douta(30) => ram0_n_1,
      douta(29) => ram0_n_2,
      douta(28) => ram0_n_3,
      douta(27) => ram0_n_4,
      douta(26) => ram0_n_5,
      douta(25) => ram0_n_6,
      douta(24) => ram0_n_7,
      douta(23) => ram0_n_8,
      douta(22) => ram0_n_9,
      douta(21) => ram0_n_10,
      douta(20) => ram0_n_11,
      douta(19) => ram0_n_12,
      douta(18) => ram0_n_13,
      douta(17) => ram0_n_14,
      douta(16) => ram0_n_15,
      douta(15) => ram0_n_16,
      douta(14) => ram0_n_17,
      douta(13) => ram0_n_18,
      douta(12) => ram0_n_19,
      douta(11) => ram0_n_20,
      douta(10) => ram0_n_21,
      douta(9) => ram0_n_22,
      douta(8) => ram0_n_23,
      douta(7) => ram0_n_24,
      douta(6) => ram0_n_25,
      douta(5) => ram0_n_26,
      douta(4) => ram0_n_27,
      douta(3) => ram0_n_28,
      douta(2) => ram0_n_29,
      douta(1) => ram0_n_30,
      douta(0) => ram0_n_31,
      doutb(31) => NLW_ram0_doutb_UNCONNECTED(31),
      doutb(30 downto 27) => char_from_VRAM(30 downto 27),
      doutb(26) => \^doutb\(1),
      doutb(25 downto 11) => char_from_VRAM(25 downto 11),
      doutb(10) => \^doutb\(0),
      doutb(9 downto 0) => char_from_VRAM(9 downto 0),
      ena => '1',
      enb => '1',
      wea(0) => wea_en(0),
      web(0) => '0'
    );
ram0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => axi_wstrb(0),
      I1 => p_0_in10_in,
      I2 => axi_wvalid,
      I3 => axi_awvalid,
      I4 => \^axi_awready_reg_0\,
      I5 => \^axi_wready_reg_0\,
      O => wea_en(0)
    );
ram0_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[4]\,
      I1 => ram0_i_15_n_0,
      I2 => sel0(2),
      O => Address_to_VRAM(2)
    );
ram0_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[3]\,
      I1 => ram0_i_15_n_0,
      I2 => sel0(1),
      O => Address_to_VRAM(1)
    );
ram0_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[2]\,
      I1 => ram0_i_15_n_0,
      I2 => sel0(0),
      O => Address_to_VRAM(0)
    );
ram0_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^axi_wready_reg_0\,
      I1 => \^axi_awready_reg_0\,
      I2 => axi_awvalid,
      I3 => axi_wvalid,
      I4 => p_0_in10_in,
      O => ram0_i_15_n_0
    );
ram0_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(1),
      I1 => Q(3),
      O => \hc_reg[9]\(2)
    );
ram0_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => O(0),
      I1 => Q(2),
      O => \hc_reg[9]\(1)
    );
ram0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[12]\,
      I1 => ram0_i_15_n_0,
      I2 => \axi_araddr_reg_n_0_[12]\,
      O => Address_to_VRAM(10)
    );
ram0_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram0_i_16(0),
      I1 => Q(1),
      O => \hc_reg[9]\(0)
    );
ram0_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram0_i_16(5),
      I1 => ram0_i_16(3),
      O => \vc_reg[9]\(0)
    );
ram0_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram0_i_16(4),
      I1 => ram0_i_16(2),
      O => S(2)
    );
ram0_i_23: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram0_i_16(3),
      I1 => ram0_i_16(1),
      O => S(1)
    );
ram0_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ram0_i_16(2),
      I1 => ram0_i_16(0),
      O => S(0)
    );
ram0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[11]\,
      I1 => ram0_i_15_n_0,
      I2 => \axi_araddr_reg_n_0_[11]\,
      O => Address_to_VRAM(9)
    );
ram0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[10]\,
      I1 => ram0_i_15_n_0,
      I2 => \axi_araddr_reg_n_0_[10]\,
      O => Address_to_VRAM(8)
    );
ram0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[9]\,
      I1 => ram0_i_15_n_0,
      I2 => \axi_araddr_reg_n_0_[9]\,
      O => Address_to_VRAM(7)
    );
ram0_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[8]\,
      I1 => ram0_i_15_n_0,
      I2 => \axi_araddr_reg_n_0_[8]\,
      O => Address_to_VRAM(6)
    );
ram0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[7]\,
      I1 => ram0_i_15_n_0,
      I2 => \axi_araddr_reg_n_0_[7]\,
      O => Address_to_VRAM(5)
    );
ram0_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[6]\,
      I1 => ram0_i_15_n_0,
      I2 => \axi_araddr_reg_n_0_[6]\,
      O => Address_to_VRAM(4)
    );
ram0_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[5]\,
      I1 => ram0_i_15_n_0,
      I2 => \axi_araddr_reg_n_0_[5]\,
      O => Address_to_VRAM(3)
    );
read_ready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2E"
    )
        port map (
      I0 => read_ready_reg_n_0,
      I1 => count(1),
      I2 => count(0),
      O => read_ready_i_1_n_0
    );
read_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => '1',
      D => read_ready_i_1_n_0,
      Q => read_ready_reg_n_0,
      R => '0'
    );
\slv_regs[0][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slv_regs[0][31]_i_3_n_0\,
      I1 => \slv_regs[0][15]_i_2_n_0\,
      O => p_1_in(15)
    );
\slv_regs[0][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wstrb(1),
      I1 => axi_wvalid,
      I2 => axi_awvalid,
      I3 => \^axi_awready_reg_0\,
      I4 => \^axi_wready_reg_0\,
      I5 => p_0_in10_in,
      O => \slv_regs[0][15]_i_2_n_0\
    );
\slv_regs[0][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slv_regs[0][31]_i_3_n_0\,
      I1 => \slv_regs[0][23]_i_2_n_0\,
      O => p_1_in(23)
    );
\slv_regs[0][23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wstrb(2),
      I1 => axi_wvalid,
      I2 => axi_awvalid,
      I3 => \^axi_awready_reg_0\,
      I4 => \^axi_wready_reg_0\,
      I5 => p_0_in10_in,
      O => \slv_regs[0][23]_i_2_n_0\
    );
\slv_regs[0][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slv_regs[0][31]_i_2_n_0\,
      I1 => \slv_regs[0][31]_i_3_n_0\,
      O => p_1_in(31)
    );
\slv_regs[0][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wstrb(3),
      I1 => axi_wvalid,
      I2 => axi_awvalid,
      I3 => \^axi_awready_reg_0\,
      I4 => \^axi_wready_reg_0\,
      I5 => p_0_in10_in,
      O => \slv_regs[0][31]_i_2_n_0\
    );
\slv_regs[0][31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \slv_regs[0][31]_i_4_n_0\,
      I1 => \axi_awaddr_reg_n_0_[3]\,
      I2 => \axi_awaddr_reg_n_0_[11]\,
      I3 => \axi_awaddr_reg_n_0_[10]\,
      I4 => \axi_awaddr_reg_n_0_[12]\,
      I5 => \axi_awaddr_reg_n_0_[2]\,
      O => \slv_regs[0][31]_i_3_n_0\
    );
\slv_regs[0][31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \slv_regs[0][31]_i_5_n_0\,
      I1 => \axi_awaddr_reg_n_0_[5]\,
      I2 => p_0_in10_in,
      I3 => \axi_awaddr_reg_n_0_[4]\,
      O => \slv_regs[0][31]_i_4_n_0\
    );
\slv_regs[0][31]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[6]\,
      I1 => \axi_awaddr_reg_n_0_[8]\,
      I2 => \axi_awaddr_reg_n_0_[9]\,
      I3 => \axi_awaddr_reg_n_0_[7]\,
      O => \slv_regs[0][31]_i_5_n_0\
    );
\slv_regs[0][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \slv_regs[0][31]_i_3_n_0\,
      I1 => \slv_regs[0][7]_i_2_n_0\,
      O => p_1_in(7)
    );
\slv_regs[0][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_wstrb(0),
      I1 => axi_wvalid,
      I2 => axi_awvalid,
      I3 => \^axi_awready_reg_0\,
      I4 => \^axi_wready_reg_0\,
      I5 => p_0_in10_in,
      O => \slv_regs[0][7]_i_2_n_0\
    );
\slv_regs[1][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \slv_regs[0][15]_i_2_n_0\,
      I1 => \slv_regs[1][31]_i_2_n_0\,
      O => \slv_regs[1][15]_i_1_n_0\
    );
\slv_regs[1][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \slv_regs[0][23]_i_2_n_0\,
      I1 => \slv_regs[1][31]_i_2_n_0\,
      O => \slv_regs[1][23]_i_1_n_0\
    );
\slv_regs[1][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \slv_regs[0][31]_i_2_n_0\,
      I1 => \slv_regs[1][31]_i_2_n_0\,
      O => \slv_regs[1][31]_i_1_n_0\
    );
\slv_regs[1][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[12]\,
      I1 => \axi_awaddr_reg_n_0_[10]\,
      I2 => \axi_awaddr_reg_n_0_[11]\,
      I3 => \axi_awaddr_reg_n_0_[3]\,
      I4 => \axi_awaddr_reg_n_0_[2]\,
      I5 => \slv_regs[0][31]_i_4_n_0\,
      O => \slv_regs[1][31]_i_2_n_0\
    );
\slv_regs[1][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \slv_regs[0][7]_i_2_n_0\,
      I1 => \slv_regs[1][31]_i_2_n_0\,
      O => \slv_regs[1][7]_i_1_n_0\
    );
\slv_regs[2][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \slv_regs[0][15]_i_2_n_0\,
      I1 => \slv_regs[2][31]_i_2_n_0\,
      O => \slv_regs[2][15]_i_1_n_0\
    );
\slv_regs[2][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \slv_regs[0][23]_i_2_n_0\,
      I1 => \slv_regs[2][31]_i_2_n_0\,
      O => \slv_regs[2][23]_i_1_n_0\
    );
\slv_regs[2][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \slv_regs[0][31]_i_2_n_0\,
      I1 => \slv_regs[2][31]_i_2_n_0\,
      O => \slv_regs[2][31]_i_1_n_0\
    );
\slv_regs[2][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \slv_regs[0][31]_i_4_n_0\,
      I1 => \axi_awaddr_reg_n_0_[11]\,
      I2 => \axi_awaddr_reg_n_0_[10]\,
      I3 => \axi_awaddr_reg_n_0_[12]\,
      I4 => \axi_awaddr_reg_n_0_[3]\,
      I5 => \axi_awaddr_reg_n_0_[2]\,
      O => \slv_regs[2][31]_i_2_n_0\
    );
\slv_regs[2][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \slv_regs[0][7]_i_2_n_0\,
      I1 => \slv_regs[2][31]_i_2_n_0\,
      O => \slv_regs[2][7]_i_1_n_0\
    );
\slv_regs[3][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \slv_regs[0][15]_i_2_n_0\,
      I1 => \slv_regs[3][31]_i_2_n_0\,
      O => \slv_regs[3][15]_i_1_n_0\
    );
\slv_regs[3][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \slv_regs[0][23]_i_2_n_0\,
      I1 => \slv_regs[3][31]_i_2_n_0\,
      O => \slv_regs[3][23]_i_1_n_0\
    );
\slv_regs[3][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \slv_regs[0][31]_i_2_n_0\,
      I1 => \slv_regs[3][31]_i_2_n_0\,
      O => \slv_regs[3][31]_i_1_n_0\
    );
\slv_regs[3][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFDF"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[2]\,
      I1 => \slv_regs[0][31]_i_4_n_0\,
      I2 => \axi_awaddr_reg_n_0_[3]\,
      I3 => \axi_awaddr_reg_n_0_[12]\,
      I4 => \axi_awaddr_reg_n_0_[10]\,
      I5 => \axi_awaddr_reg_n_0_[11]\,
      O => \slv_regs[3][31]_i_2_n_0\
    );
\slv_regs[3][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \slv_regs[0][7]_i_2_n_0\,
      I1 => \slv_regs[3][31]_i_2_n_0\,
      O => \slv_regs[3][7]_i_1_n_0\
    );
\slv_regs[4][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \slv_regs[0][15]_i_2_n_0\,
      I1 => \slv_regs[4][31]_i_2_n_0\,
      O => \slv_regs[4][15]_i_1_n_0\
    );
\slv_regs[4][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \slv_regs[0][23]_i_2_n_0\,
      I1 => \slv_regs[4][31]_i_2_n_0\,
      O => \slv_regs[4][23]_i_1_n_0\
    );
\slv_regs[4][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \slv_regs[0][31]_i_2_n_0\,
      I1 => \slv_regs[4][31]_i_2_n_0\,
      O => \slv_regs[4][31]_i_1_n_0\
    );
\slv_regs[4][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[3]\,
      I1 => \axi_awaddr_reg_n_0_[11]\,
      I2 => \axi_awaddr_reg_n_0_[10]\,
      I3 => \axi_awaddr_reg_n_0_[12]\,
      I4 => \axi_awaddr_reg_n_0_[2]\,
      I5 => \slv_regs[4][31]_i_3_n_0\,
      O => \slv_regs[4][31]_i_2_n_0\
    );
\slv_regs[4][31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \slv_regs[0][31]_i_5_n_0\,
      I1 => \axi_awaddr_reg_n_0_[4]\,
      I2 => \axi_awaddr_reg_n_0_[5]\,
      I3 => p_0_in10_in,
      O => \slv_regs[4][31]_i_3_n_0\
    );
\slv_regs[4][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \slv_regs[0][7]_i_2_n_0\,
      I1 => \slv_regs[4][31]_i_2_n_0\,
      O => \slv_regs[4][7]_i_1_n_0\
    );
\slv_regs[5][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \slv_regs[0][15]_i_2_n_0\,
      I1 => \slv_regs[5][31]_i_2_n_0\,
      O => \slv_regs[5][15]_i_1_n_0\
    );
\slv_regs[5][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \slv_regs[0][23]_i_2_n_0\,
      I1 => \slv_regs[5][31]_i_2_n_0\,
      O => \slv_regs[5][23]_i_1_n_0\
    );
\slv_regs[5][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \slv_regs[0][31]_i_2_n_0\,
      I1 => \slv_regs[5][31]_i_2_n_0\,
      O => \slv_regs[5][31]_i_1_n_0\
    );
\slv_regs[5][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[12]\,
      I1 => \axi_awaddr_reg_n_0_[10]\,
      I2 => \axi_awaddr_reg_n_0_[11]\,
      I3 => \axi_awaddr_reg_n_0_[3]\,
      I4 => \axi_awaddr_reg_n_0_[2]\,
      I5 => \slv_regs[4][31]_i_3_n_0\,
      O => \slv_regs[5][31]_i_2_n_0\
    );
\slv_regs[5][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \slv_regs[0][7]_i_2_n_0\,
      I1 => \slv_regs[5][31]_i_2_n_0\,
      O => \slv_regs[5][7]_i_1_n_0\
    );
\slv_regs[6][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \slv_regs[0][15]_i_2_n_0\,
      I1 => \slv_regs[6][31]_i_2_n_0\,
      O => \slv_regs[6][15]_i_1_n_0\
    );
\slv_regs[6][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \slv_regs[0][23]_i_2_n_0\,
      I1 => \slv_regs[6][31]_i_2_n_0\,
      O => \slv_regs[6][23]_i_1_n_0\
    );
\slv_regs[6][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \slv_regs[0][31]_i_2_n_0\,
      I1 => \slv_regs[6][31]_i_2_n_0\,
      O => \slv_regs[6][31]_i_1_n_0\
    );
\slv_regs[6][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[11]\,
      I1 => \axi_awaddr_reg_n_0_[10]\,
      I2 => \axi_awaddr_reg_n_0_[12]\,
      I3 => \axi_awaddr_reg_n_0_[3]\,
      I4 => \axi_awaddr_reg_n_0_[2]\,
      I5 => \slv_regs[4][31]_i_3_n_0\,
      O => \slv_regs[6][31]_i_2_n_0\
    );
\slv_regs[6][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \slv_regs[0][7]_i_2_n_0\,
      I1 => \slv_regs[6][31]_i_2_n_0\,
      O => \slv_regs[6][7]_i_1_n_0\
    );
\slv_regs[7][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \slv_regs[0][15]_i_2_n_0\,
      I1 => \slv_regs[7][31]_i_2_n_0\,
      O => \slv_regs[7][15]_i_1_n_0\
    );
\slv_regs[7][23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \slv_regs[0][23]_i_2_n_0\,
      I1 => \slv_regs[7][31]_i_2_n_0\,
      O => \slv_regs[7][23]_i_1_n_0\
    );
\slv_regs[7][31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \slv_regs[0][31]_i_2_n_0\,
      I1 => \slv_regs[7][31]_i_2_n_0\,
      O => \slv_regs[7][31]_i_1_n_0\
    );
\slv_regs[7][31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFFFF"
    )
        port map (
      I0 => \axi_awaddr_reg_n_0_[3]\,
      I1 => \axi_awaddr_reg_n_0_[12]\,
      I2 => \axi_awaddr_reg_n_0_[10]\,
      I3 => \axi_awaddr_reg_n_0_[11]\,
      I4 => \axi_awaddr_reg_n_0_[2]\,
      I5 => \slv_regs[4][31]_i_3_n_0\,
      O => \slv_regs[7][31]_i_2_n_0\
    );
\slv_regs[7][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \slv_regs[0][7]_i_2_n_0\,
      I1 => \slv_regs[7][31]_i_2_n_0\,
      O => \slv_regs[7][7]_i_1_n_0\
    );
\slv_regs_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(7),
      D => axi_wdata(0),
      Q => \slv_regs_reg[0]\(0),
      R => \^sr\(0)
    );
\slv_regs_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(15),
      D => axi_wdata(10),
      Q => \slv_regs_reg[0]\(10),
      R => \^sr\(0)
    );
\slv_regs_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(15),
      D => axi_wdata(11),
      Q => \slv_regs_reg[0]\(11),
      R => \^sr\(0)
    );
\slv_regs_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(15),
      D => axi_wdata(12),
      Q => \slv_regs_reg[0]\(12),
      R => \^sr\(0)
    );
\slv_regs_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(15),
      D => axi_wdata(13),
      Q => \slv_regs_reg[0]\(13),
      R => \^sr\(0)
    );
\slv_regs_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(15),
      D => axi_wdata(14),
      Q => \slv_regs_reg[0]\(14),
      R => \^sr\(0)
    );
\slv_regs_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(15),
      D => axi_wdata(15),
      Q => \slv_regs_reg[0]\(15),
      R => \^sr\(0)
    );
\slv_regs_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(23),
      D => axi_wdata(16),
      Q => \slv_regs_reg[0]\(16),
      R => \^sr\(0)
    );
\slv_regs_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(23),
      D => axi_wdata(17),
      Q => \slv_regs_reg[0]\(17),
      R => \^sr\(0)
    );
\slv_regs_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(23),
      D => axi_wdata(18),
      Q => \slv_regs_reg[0]\(18),
      R => \^sr\(0)
    );
\slv_regs_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(23),
      D => axi_wdata(19),
      Q => \slv_regs_reg[0]\(19),
      R => \^sr\(0)
    );
\slv_regs_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(7),
      D => axi_wdata(1),
      Q => \slv_regs_reg[0]\(1),
      R => \^sr\(0)
    );
\slv_regs_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(23),
      D => axi_wdata(20),
      Q => \slv_regs_reg[0]\(20),
      R => \^sr\(0)
    );
\slv_regs_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(23),
      D => axi_wdata(21),
      Q => \slv_regs_reg[0]\(21),
      R => \^sr\(0)
    );
\slv_regs_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(23),
      D => axi_wdata(22),
      Q => \slv_regs_reg[0]\(22),
      R => \^sr\(0)
    );
\slv_regs_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(23),
      D => axi_wdata(23),
      Q => \slv_regs_reg[0]\(23),
      R => \^sr\(0)
    );
\slv_regs_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(31),
      D => axi_wdata(24),
      Q => \slv_regs_reg[0]\(24),
      R => \^sr\(0)
    );
\slv_regs_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(31),
      D => axi_wdata(25),
      Q => \slv_regs_reg[0]\(25),
      R => \^sr\(0)
    );
\slv_regs_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(31),
      D => axi_wdata(26),
      Q => \slv_regs_reg[0]\(26),
      R => \^sr\(0)
    );
\slv_regs_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(31),
      D => axi_wdata(27),
      Q => \slv_regs_reg[0]\(27),
      R => \^sr\(0)
    );
\slv_regs_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(31),
      D => axi_wdata(28),
      Q => \slv_regs_reg[0]\(28),
      R => \^sr\(0)
    );
\slv_regs_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(31),
      D => axi_wdata(29),
      Q => \slv_regs_reg[0]\(29),
      R => \^sr\(0)
    );
\slv_regs_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(7),
      D => axi_wdata(2),
      Q => \slv_regs_reg[0]\(2),
      R => \^sr\(0)
    );
\slv_regs_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(31),
      D => axi_wdata(30),
      Q => \slv_regs_reg[0]\(30),
      R => \^sr\(0)
    );
\slv_regs_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(31),
      D => axi_wdata(31),
      Q => \slv_regs_reg[0]\(31),
      R => \^sr\(0)
    );
\slv_regs_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(7),
      D => axi_wdata(3),
      Q => \slv_regs_reg[0]\(3),
      R => \^sr\(0)
    );
\slv_regs_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(7),
      D => axi_wdata(4),
      Q => \slv_regs_reg[0]\(4),
      R => \^sr\(0)
    );
\slv_regs_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(7),
      D => axi_wdata(5),
      Q => \slv_regs_reg[0]\(5),
      R => \^sr\(0)
    );
\slv_regs_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(7),
      D => axi_wdata(6),
      Q => \slv_regs_reg[0]\(6),
      R => \^sr\(0)
    );
\slv_regs_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(7),
      D => axi_wdata(7),
      Q => \slv_regs_reg[0]\(7),
      R => \^sr\(0)
    );
\slv_regs_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(15),
      D => axi_wdata(8),
      Q => \slv_regs_reg[0]\(8),
      R => \^sr\(0)
    );
\slv_regs_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => p_1_in(15),
      D => axi_wdata(9),
      Q => \slv_regs_reg[0]\(9),
      R => \^sr\(0)
    );
\slv_regs_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[1][7]_i_1_n_0\,
      D => axi_wdata(0),
      Q => \slv_regs_reg[1]\(0),
      R => \^sr\(0)
    );
\slv_regs_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[1][15]_i_1_n_0\,
      D => axi_wdata(10),
      Q => \slv_regs_reg[1]\(10),
      R => \^sr\(0)
    );
\slv_regs_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[1][15]_i_1_n_0\,
      D => axi_wdata(11),
      Q => \slv_regs_reg[1]\(11),
      R => \^sr\(0)
    );
\slv_regs_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[1][15]_i_1_n_0\,
      D => axi_wdata(12),
      Q => \slv_regs_reg[1]\(12),
      R => \^sr\(0)
    );
\slv_regs_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[1][15]_i_1_n_0\,
      D => axi_wdata(13),
      Q => \slv_regs_reg[1]\(13),
      R => \^sr\(0)
    );
\slv_regs_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[1][15]_i_1_n_0\,
      D => axi_wdata(14),
      Q => \slv_regs_reg[1]\(14),
      R => \^sr\(0)
    );
\slv_regs_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[1][15]_i_1_n_0\,
      D => axi_wdata(15),
      Q => \slv_regs_reg[1]\(15),
      R => \^sr\(0)
    );
\slv_regs_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[1][23]_i_1_n_0\,
      D => axi_wdata(16),
      Q => \slv_regs_reg[1]\(16),
      R => \^sr\(0)
    );
\slv_regs_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[1][23]_i_1_n_0\,
      D => axi_wdata(17),
      Q => \slv_regs_reg[1]\(17),
      R => \^sr\(0)
    );
\slv_regs_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[1][23]_i_1_n_0\,
      D => axi_wdata(18),
      Q => \slv_regs_reg[1]\(18),
      R => \^sr\(0)
    );
\slv_regs_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[1][23]_i_1_n_0\,
      D => axi_wdata(19),
      Q => \slv_regs_reg[1]\(19),
      R => \^sr\(0)
    );
\slv_regs_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[1][7]_i_1_n_0\,
      D => axi_wdata(1),
      Q => \slv_regs_reg[1]\(1),
      R => \^sr\(0)
    );
\slv_regs_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[1][23]_i_1_n_0\,
      D => axi_wdata(20),
      Q => \slv_regs_reg[1]\(20),
      R => \^sr\(0)
    );
\slv_regs_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[1][23]_i_1_n_0\,
      D => axi_wdata(21),
      Q => \slv_regs_reg[1]\(21),
      R => \^sr\(0)
    );
\slv_regs_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[1][23]_i_1_n_0\,
      D => axi_wdata(22),
      Q => \slv_regs_reg[1]\(22),
      R => \^sr\(0)
    );
\slv_regs_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[1][23]_i_1_n_0\,
      D => axi_wdata(23),
      Q => \slv_regs_reg[1]\(23),
      R => \^sr\(0)
    );
\slv_regs_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[1][31]_i_1_n_0\,
      D => axi_wdata(24),
      Q => \slv_regs_reg[1]\(24),
      R => \^sr\(0)
    );
\slv_regs_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[1][31]_i_1_n_0\,
      D => axi_wdata(25),
      Q => \slv_regs_reg[1]\(25),
      R => \^sr\(0)
    );
\slv_regs_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[1][31]_i_1_n_0\,
      D => axi_wdata(26),
      Q => \slv_regs_reg[1]\(26),
      R => \^sr\(0)
    );
\slv_regs_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[1][31]_i_1_n_0\,
      D => axi_wdata(27),
      Q => \slv_regs_reg[1]\(27),
      R => \^sr\(0)
    );
\slv_regs_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[1][31]_i_1_n_0\,
      D => axi_wdata(28),
      Q => \slv_regs_reg[1]\(28),
      R => \^sr\(0)
    );
\slv_regs_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[1][31]_i_1_n_0\,
      D => axi_wdata(29),
      Q => \slv_regs_reg[1]\(29),
      R => \^sr\(0)
    );
\slv_regs_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[1][7]_i_1_n_0\,
      D => axi_wdata(2),
      Q => \slv_regs_reg[1]\(2),
      R => \^sr\(0)
    );
\slv_regs_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[1][31]_i_1_n_0\,
      D => axi_wdata(30),
      Q => \slv_regs_reg[1]\(30),
      R => \^sr\(0)
    );
\slv_regs_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[1][31]_i_1_n_0\,
      D => axi_wdata(31),
      Q => \slv_regs_reg[1]\(31),
      R => \^sr\(0)
    );
\slv_regs_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[1][7]_i_1_n_0\,
      D => axi_wdata(3),
      Q => \slv_regs_reg[1]\(3),
      R => \^sr\(0)
    );
\slv_regs_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[1][7]_i_1_n_0\,
      D => axi_wdata(4),
      Q => \slv_regs_reg[1]\(4),
      R => \^sr\(0)
    );
\slv_regs_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[1][7]_i_1_n_0\,
      D => axi_wdata(5),
      Q => \slv_regs_reg[1]\(5),
      R => \^sr\(0)
    );
\slv_regs_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[1][7]_i_1_n_0\,
      D => axi_wdata(6),
      Q => \slv_regs_reg[1]\(6),
      R => \^sr\(0)
    );
\slv_regs_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[1][7]_i_1_n_0\,
      D => axi_wdata(7),
      Q => \slv_regs_reg[1]\(7),
      R => \^sr\(0)
    );
\slv_regs_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[1][15]_i_1_n_0\,
      D => axi_wdata(8),
      Q => \slv_regs_reg[1]\(8),
      R => \^sr\(0)
    );
\slv_regs_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[1][15]_i_1_n_0\,
      D => axi_wdata(9),
      Q => \slv_regs_reg[1]\(9),
      R => \^sr\(0)
    );
\slv_regs_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[2][7]_i_1_n_0\,
      D => axi_wdata(0),
      Q => \slv_regs_reg[2]\(0),
      R => \^sr\(0)
    );
\slv_regs_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[2][15]_i_1_n_0\,
      D => axi_wdata(10),
      Q => \slv_regs_reg[2]\(10),
      R => \^sr\(0)
    );
\slv_regs_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[2][15]_i_1_n_0\,
      D => axi_wdata(11),
      Q => \slv_regs_reg[2]\(11),
      R => \^sr\(0)
    );
\slv_regs_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[2][15]_i_1_n_0\,
      D => axi_wdata(12),
      Q => \slv_regs_reg[2]\(12),
      R => \^sr\(0)
    );
\slv_regs_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[2][15]_i_1_n_0\,
      D => axi_wdata(13),
      Q => \slv_regs_reg[2]\(13),
      R => \^sr\(0)
    );
\slv_regs_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[2][15]_i_1_n_0\,
      D => axi_wdata(14),
      Q => \slv_regs_reg[2]\(14),
      R => \^sr\(0)
    );
\slv_regs_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[2][15]_i_1_n_0\,
      D => axi_wdata(15),
      Q => \slv_regs_reg[2]\(15),
      R => \^sr\(0)
    );
\slv_regs_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[2][23]_i_1_n_0\,
      D => axi_wdata(16),
      Q => \slv_regs_reg[2]\(16),
      R => \^sr\(0)
    );
\slv_regs_reg[2][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[2][23]_i_1_n_0\,
      D => axi_wdata(17),
      Q => \slv_regs_reg[2]\(17),
      R => \^sr\(0)
    );
\slv_regs_reg[2][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[2][23]_i_1_n_0\,
      D => axi_wdata(18),
      Q => \slv_regs_reg[2]\(18),
      R => \^sr\(0)
    );
\slv_regs_reg[2][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[2][23]_i_1_n_0\,
      D => axi_wdata(19),
      Q => \slv_regs_reg[2]\(19),
      R => \^sr\(0)
    );
\slv_regs_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[2][7]_i_1_n_0\,
      D => axi_wdata(1),
      Q => \slv_regs_reg[2]\(1),
      R => \^sr\(0)
    );
\slv_regs_reg[2][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[2][23]_i_1_n_0\,
      D => axi_wdata(20),
      Q => \slv_regs_reg[2]\(20),
      R => \^sr\(0)
    );
\slv_regs_reg[2][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[2][23]_i_1_n_0\,
      D => axi_wdata(21),
      Q => \slv_regs_reg[2]\(21),
      R => \^sr\(0)
    );
\slv_regs_reg[2][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[2][23]_i_1_n_0\,
      D => axi_wdata(22),
      Q => \slv_regs_reg[2]\(22),
      R => \^sr\(0)
    );
\slv_regs_reg[2][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[2][23]_i_1_n_0\,
      D => axi_wdata(23),
      Q => \slv_regs_reg[2]\(23),
      R => \^sr\(0)
    );
\slv_regs_reg[2][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[2][31]_i_1_n_0\,
      D => axi_wdata(24),
      Q => \slv_regs_reg[2]\(24),
      R => \^sr\(0)
    );
\slv_regs_reg[2][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[2][31]_i_1_n_0\,
      D => axi_wdata(25),
      Q => \slv_regs_reg[2]\(25),
      R => \^sr\(0)
    );
\slv_regs_reg[2][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[2][31]_i_1_n_0\,
      D => axi_wdata(26),
      Q => \slv_regs_reg[2]\(26),
      R => \^sr\(0)
    );
\slv_regs_reg[2][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[2][31]_i_1_n_0\,
      D => axi_wdata(27),
      Q => \slv_regs_reg[2]\(27),
      R => \^sr\(0)
    );
\slv_regs_reg[2][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[2][31]_i_1_n_0\,
      D => axi_wdata(28),
      Q => \slv_regs_reg[2]\(28),
      R => \^sr\(0)
    );
\slv_regs_reg[2][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[2][31]_i_1_n_0\,
      D => axi_wdata(29),
      Q => \slv_regs_reg[2]\(29),
      R => \^sr\(0)
    );
\slv_regs_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[2][7]_i_1_n_0\,
      D => axi_wdata(2),
      Q => \slv_regs_reg[2]\(2),
      R => \^sr\(0)
    );
\slv_regs_reg[2][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[2][31]_i_1_n_0\,
      D => axi_wdata(30),
      Q => \slv_regs_reg[2]\(30),
      R => \^sr\(0)
    );
\slv_regs_reg[2][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[2][31]_i_1_n_0\,
      D => axi_wdata(31),
      Q => \slv_regs_reg[2]\(31),
      R => \^sr\(0)
    );
\slv_regs_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[2][7]_i_1_n_0\,
      D => axi_wdata(3),
      Q => \slv_regs_reg[2]\(3),
      R => \^sr\(0)
    );
\slv_regs_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[2][7]_i_1_n_0\,
      D => axi_wdata(4),
      Q => \slv_regs_reg[2]\(4),
      R => \^sr\(0)
    );
\slv_regs_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[2][7]_i_1_n_0\,
      D => axi_wdata(5),
      Q => \slv_regs_reg[2]\(5),
      R => \^sr\(0)
    );
\slv_regs_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[2][7]_i_1_n_0\,
      D => axi_wdata(6),
      Q => \slv_regs_reg[2]\(6),
      R => \^sr\(0)
    );
\slv_regs_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[2][7]_i_1_n_0\,
      D => axi_wdata(7),
      Q => \slv_regs_reg[2]\(7),
      R => \^sr\(0)
    );
\slv_regs_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[2][15]_i_1_n_0\,
      D => axi_wdata(8),
      Q => \slv_regs_reg[2]\(8),
      R => \^sr\(0)
    );
\slv_regs_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[2][15]_i_1_n_0\,
      D => axi_wdata(9),
      Q => \slv_regs_reg[2]\(9),
      R => \^sr\(0)
    );
\slv_regs_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[3][7]_i_1_n_0\,
      D => axi_wdata(0),
      Q => \slv_regs_reg[3]\(0),
      R => \^sr\(0)
    );
\slv_regs_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[3][15]_i_1_n_0\,
      D => axi_wdata(10),
      Q => \slv_regs_reg[3]\(10),
      R => \^sr\(0)
    );
\slv_regs_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[3][15]_i_1_n_0\,
      D => axi_wdata(11),
      Q => \slv_regs_reg[3]\(11),
      R => \^sr\(0)
    );
\slv_regs_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[3][15]_i_1_n_0\,
      D => axi_wdata(12),
      Q => \slv_regs_reg[3]\(12),
      R => \^sr\(0)
    );
\slv_regs_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[3][15]_i_1_n_0\,
      D => axi_wdata(13),
      Q => \slv_regs_reg[3]\(13),
      R => \^sr\(0)
    );
\slv_regs_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[3][15]_i_1_n_0\,
      D => axi_wdata(14),
      Q => \slv_regs_reg[3]\(14),
      R => \^sr\(0)
    );
\slv_regs_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[3][15]_i_1_n_0\,
      D => axi_wdata(15),
      Q => \slv_regs_reg[3]\(15),
      R => \^sr\(0)
    );
\slv_regs_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[3][23]_i_1_n_0\,
      D => axi_wdata(16),
      Q => \slv_regs_reg[3]\(16),
      R => \^sr\(0)
    );
\slv_regs_reg[3][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[3][23]_i_1_n_0\,
      D => axi_wdata(17),
      Q => \slv_regs_reg[3]\(17),
      R => \^sr\(0)
    );
\slv_regs_reg[3][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[3][23]_i_1_n_0\,
      D => axi_wdata(18),
      Q => \slv_regs_reg[3]\(18),
      R => \^sr\(0)
    );
\slv_regs_reg[3][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[3][23]_i_1_n_0\,
      D => axi_wdata(19),
      Q => \slv_regs_reg[3]\(19),
      R => \^sr\(0)
    );
\slv_regs_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[3][7]_i_1_n_0\,
      D => axi_wdata(1),
      Q => \slv_regs_reg[3]\(1),
      R => \^sr\(0)
    );
\slv_regs_reg[3][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[3][23]_i_1_n_0\,
      D => axi_wdata(20),
      Q => \slv_regs_reg[3]\(20),
      R => \^sr\(0)
    );
\slv_regs_reg[3][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[3][23]_i_1_n_0\,
      D => axi_wdata(21),
      Q => \slv_regs_reg[3]\(21),
      R => \^sr\(0)
    );
\slv_regs_reg[3][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[3][23]_i_1_n_0\,
      D => axi_wdata(22),
      Q => \slv_regs_reg[3]\(22),
      R => \^sr\(0)
    );
\slv_regs_reg[3][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[3][23]_i_1_n_0\,
      D => axi_wdata(23),
      Q => \slv_regs_reg[3]\(23),
      R => \^sr\(0)
    );
\slv_regs_reg[3][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[3][31]_i_1_n_0\,
      D => axi_wdata(24),
      Q => \slv_regs_reg[3]\(24),
      R => \^sr\(0)
    );
\slv_regs_reg[3][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[3][31]_i_1_n_0\,
      D => axi_wdata(25),
      Q => \slv_regs_reg[3]\(25),
      R => \^sr\(0)
    );
\slv_regs_reg[3][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[3][31]_i_1_n_0\,
      D => axi_wdata(26),
      Q => \slv_regs_reg[3]\(26),
      R => \^sr\(0)
    );
\slv_regs_reg[3][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[3][31]_i_1_n_0\,
      D => axi_wdata(27),
      Q => \slv_regs_reg[3]\(27),
      R => \^sr\(0)
    );
\slv_regs_reg[3][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[3][31]_i_1_n_0\,
      D => axi_wdata(28),
      Q => \slv_regs_reg[3]\(28),
      R => \^sr\(0)
    );
\slv_regs_reg[3][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[3][31]_i_1_n_0\,
      D => axi_wdata(29),
      Q => \slv_regs_reg[3]\(29),
      R => \^sr\(0)
    );
\slv_regs_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[3][7]_i_1_n_0\,
      D => axi_wdata(2),
      Q => \slv_regs_reg[3]\(2),
      R => \^sr\(0)
    );
\slv_regs_reg[3][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[3][31]_i_1_n_0\,
      D => axi_wdata(30),
      Q => \slv_regs_reg[3]\(30),
      R => \^sr\(0)
    );
\slv_regs_reg[3][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[3][31]_i_1_n_0\,
      D => axi_wdata(31),
      Q => \slv_regs_reg[3]\(31),
      R => \^sr\(0)
    );
\slv_regs_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[3][7]_i_1_n_0\,
      D => axi_wdata(3),
      Q => \slv_regs_reg[3]\(3),
      R => \^sr\(0)
    );
\slv_regs_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[3][7]_i_1_n_0\,
      D => axi_wdata(4),
      Q => \slv_regs_reg[3]\(4),
      R => \^sr\(0)
    );
\slv_regs_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[3][7]_i_1_n_0\,
      D => axi_wdata(5),
      Q => \slv_regs_reg[3]\(5),
      R => \^sr\(0)
    );
\slv_regs_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[3][7]_i_1_n_0\,
      D => axi_wdata(6),
      Q => \slv_regs_reg[3]\(6),
      R => \^sr\(0)
    );
\slv_regs_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[3][7]_i_1_n_0\,
      D => axi_wdata(7),
      Q => \slv_regs_reg[3]\(7),
      R => \^sr\(0)
    );
\slv_regs_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[3][15]_i_1_n_0\,
      D => axi_wdata(8),
      Q => \slv_regs_reg[3]\(8),
      R => \^sr\(0)
    );
\slv_regs_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[3][15]_i_1_n_0\,
      D => axi_wdata(9),
      Q => \slv_regs_reg[3]\(9),
      R => \^sr\(0)
    );
\slv_regs_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[4][7]_i_1_n_0\,
      D => axi_wdata(0),
      Q => \slv_regs_reg[4]\(0),
      R => \^sr\(0)
    );
\slv_regs_reg[4][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[4][15]_i_1_n_0\,
      D => axi_wdata(10),
      Q => \slv_regs_reg[4]\(10),
      R => \^sr\(0)
    );
\slv_regs_reg[4][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[4][15]_i_1_n_0\,
      D => axi_wdata(11),
      Q => \slv_regs_reg[4]\(11),
      R => \^sr\(0)
    );
\slv_regs_reg[4][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[4][15]_i_1_n_0\,
      D => axi_wdata(12),
      Q => \slv_regs_reg[4]\(12),
      R => \^sr\(0)
    );
\slv_regs_reg[4][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[4][15]_i_1_n_0\,
      D => axi_wdata(13),
      Q => \slv_regs_reg[4]\(13),
      R => \^sr\(0)
    );
\slv_regs_reg[4][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[4][15]_i_1_n_0\,
      D => axi_wdata(14),
      Q => \slv_regs_reg[4]\(14),
      R => \^sr\(0)
    );
\slv_regs_reg[4][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[4][15]_i_1_n_0\,
      D => axi_wdata(15),
      Q => \slv_regs_reg[4]\(15),
      R => \^sr\(0)
    );
\slv_regs_reg[4][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[4][23]_i_1_n_0\,
      D => axi_wdata(16),
      Q => \slv_regs_reg[4]\(16),
      R => \^sr\(0)
    );
\slv_regs_reg[4][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[4][23]_i_1_n_0\,
      D => axi_wdata(17),
      Q => \slv_regs_reg[4]\(17),
      R => \^sr\(0)
    );
\slv_regs_reg[4][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[4][23]_i_1_n_0\,
      D => axi_wdata(18),
      Q => \slv_regs_reg[4]\(18),
      R => \^sr\(0)
    );
\slv_regs_reg[4][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[4][23]_i_1_n_0\,
      D => axi_wdata(19),
      Q => \slv_regs_reg[4]\(19),
      R => \^sr\(0)
    );
\slv_regs_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[4][7]_i_1_n_0\,
      D => axi_wdata(1),
      Q => \slv_regs_reg[4]\(1),
      R => \^sr\(0)
    );
\slv_regs_reg[4][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[4][23]_i_1_n_0\,
      D => axi_wdata(20),
      Q => \slv_regs_reg[4]\(20),
      R => \^sr\(0)
    );
\slv_regs_reg[4][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[4][23]_i_1_n_0\,
      D => axi_wdata(21),
      Q => \slv_regs_reg[4]\(21),
      R => \^sr\(0)
    );
\slv_regs_reg[4][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[4][23]_i_1_n_0\,
      D => axi_wdata(22),
      Q => \slv_regs_reg[4]\(22),
      R => \^sr\(0)
    );
\slv_regs_reg[4][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[4][23]_i_1_n_0\,
      D => axi_wdata(23),
      Q => \slv_regs_reg[4]\(23),
      R => \^sr\(0)
    );
\slv_regs_reg[4][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[4][31]_i_1_n_0\,
      D => axi_wdata(24),
      Q => \slv_regs_reg[4]\(24),
      R => \^sr\(0)
    );
\slv_regs_reg[4][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[4][31]_i_1_n_0\,
      D => axi_wdata(25),
      Q => \slv_regs_reg[4]\(25),
      R => \^sr\(0)
    );
\slv_regs_reg[4][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[4][31]_i_1_n_0\,
      D => axi_wdata(26),
      Q => \slv_regs_reg[4]\(26),
      R => \^sr\(0)
    );
\slv_regs_reg[4][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[4][31]_i_1_n_0\,
      D => axi_wdata(27),
      Q => \slv_regs_reg[4]\(27),
      R => \^sr\(0)
    );
\slv_regs_reg[4][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[4][31]_i_1_n_0\,
      D => axi_wdata(28),
      Q => \slv_regs_reg[4]\(28),
      R => \^sr\(0)
    );
\slv_regs_reg[4][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[4][31]_i_1_n_0\,
      D => axi_wdata(29),
      Q => \slv_regs_reg[4]\(29),
      R => \^sr\(0)
    );
\slv_regs_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[4][7]_i_1_n_0\,
      D => axi_wdata(2),
      Q => \slv_regs_reg[4]\(2),
      R => \^sr\(0)
    );
\slv_regs_reg[4][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[4][31]_i_1_n_0\,
      D => axi_wdata(30),
      Q => \slv_regs_reg[4]\(30),
      R => \^sr\(0)
    );
\slv_regs_reg[4][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[4][31]_i_1_n_0\,
      D => axi_wdata(31),
      Q => \slv_regs_reg[4]\(31),
      R => \^sr\(0)
    );
\slv_regs_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[4][7]_i_1_n_0\,
      D => axi_wdata(3),
      Q => \slv_regs_reg[4]\(3),
      R => \^sr\(0)
    );
\slv_regs_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[4][7]_i_1_n_0\,
      D => axi_wdata(4),
      Q => \slv_regs_reg[4]\(4),
      R => \^sr\(0)
    );
\slv_regs_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[4][7]_i_1_n_0\,
      D => axi_wdata(5),
      Q => \slv_regs_reg[4]\(5),
      R => \^sr\(0)
    );
\slv_regs_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[4][7]_i_1_n_0\,
      D => axi_wdata(6),
      Q => \slv_regs_reg[4]\(6),
      R => \^sr\(0)
    );
\slv_regs_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[4][7]_i_1_n_0\,
      D => axi_wdata(7),
      Q => \slv_regs_reg[4]\(7),
      R => \^sr\(0)
    );
\slv_regs_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[4][15]_i_1_n_0\,
      D => axi_wdata(8),
      Q => \slv_regs_reg[4]\(8),
      R => \^sr\(0)
    );
\slv_regs_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[4][15]_i_1_n_0\,
      D => axi_wdata(9),
      Q => \slv_regs_reg[4]\(9),
      R => \^sr\(0)
    );
\slv_regs_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[5][7]_i_1_n_0\,
      D => axi_wdata(0),
      Q => \slv_regs_reg[5]\(0),
      R => \^sr\(0)
    );
\slv_regs_reg[5][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[5][15]_i_1_n_0\,
      D => axi_wdata(10),
      Q => \slv_regs_reg[5]\(10),
      R => \^sr\(0)
    );
\slv_regs_reg[5][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[5][15]_i_1_n_0\,
      D => axi_wdata(11),
      Q => \slv_regs_reg[5]\(11),
      R => \^sr\(0)
    );
\slv_regs_reg[5][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[5][15]_i_1_n_0\,
      D => axi_wdata(12),
      Q => \slv_regs_reg[5]\(12),
      R => \^sr\(0)
    );
\slv_regs_reg[5][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[5][15]_i_1_n_0\,
      D => axi_wdata(13),
      Q => \slv_regs_reg[5]\(13),
      R => \^sr\(0)
    );
\slv_regs_reg[5][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[5][15]_i_1_n_0\,
      D => axi_wdata(14),
      Q => \slv_regs_reg[5]\(14),
      R => \^sr\(0)
    );
\slv_regs_reg[5][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[5][15]_i_1_n_0\,
      D => axi_wdata(15),
      Q => \slv_regs_reg[5]\(15),
      R => \^sr\(0)
    );
\slv_regs_reg[5][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[5][23]_i_1_n_0\,
      D => axi_wdata(16),
      Q => \slv_regs_reg[5]\(16),
      R => \^sr\(0)
    );
\slv_regs_reg[5][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[5][23]_i_1_n_0\,
      D => axi_wdata(17),
      Q => \slv_regs_reg[5]\(17),
      R => \^sr\(0)
    );
\slv_regs_reg[5][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[5][23]_i_1_n_0\,
      D => axi_wdata(18),
      Q => \slv_regs_reg[5]\(18),
      R => \^sr\(0)
    );
\slv_regs_reg[5][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[5][23]_i_1_n_0\,
      D => axi_wdata(19),
      Q => \slv_regs_reg[5]\(19),
      R => \^sr\(0)
    );
\slv_regs_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[5][7]_i_1_n_0\,
      D => axi_wdata(1),
      Q => \slv_regs_reg[5]\(1),
      R => \^sr\(0)
    );
\slv_regs_reg[5][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[5][23]_i_1_n_0\,
      D => axi_wdata(20),
      Q => \slv_regs_reg[5]\(20),
      R => \^sr\(0)
    );
\slv_regs_reg[5][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[5][23]_i_1_n_0\,
      D => axi_wdata(21),
      Q => \slv_regs_reg[5]\(21),
      R => \^sr\(0)
    );
\slv_regs_reg[5][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[5][23]_i_1_n_0\,
      D => axi_wdata(22),
      Q => \slv_regs_reg[5]\(22),
      R => \^sr\(0)
    );
\slv_regs_reg[5][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[5][23]_i_1_n_0\,
      D => axi_wdata(23),
      Q => \slv_regs_reg[5]\(23),
      R => \^sr\(0)
    );
\slv_regs_reg[5][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[5][31]_i_1_n_0\,
      D => axi_wdata(24),
      Q => \slv_regs_reg[5]\(24),
      R => \^sr\(0)
    );
\slv_regs_reg[5][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[5][31]_i_1_n_0\,
      D => axi_wdata(25),
      Q => \slv_regs_reg[5]\(25),
      R => \^sr\(0)
    );
\slv_regs_reg[5][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[5][31]_i_1_n_0\,
      D => axi_wdata(26),
      Q => \slv_regs_reg[5]\(26),
      R => \^sr\(0)
    );
\slv_regs_reg[5][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[5][31]_i_1_n_0\,
      D => axi_wdata(27),
      Q => \slv_regs_reg[5]\(27),
      R => \^sr\(0)
    );
\slv_regs_reg[5][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[5][31]_i_1_n_0\,
      D => axi_wdata(28),
      Q => \slv_regs_reg[5]\(28),
      R => \^sr\(0)
    );
\slv_regs_reg[5][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[5][31]_i_1_n_0\,
      D => axi_wdata(29),
      Q => \slv_regs_reg[5]\(29),
      R => \^sr\(0)
    );
\slv_regs_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[5][7]_i_1_n_0\,
      D => axi_wdata(2),
      Q => \slv_regs_reg[5]\(2),
      R => \^sr\(0)
    );
\slv_regs_reg[5][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[5][31]_i_1_n_0\,
      D => axi_wdata(30),
      Q => \slv_regs_reg[5]\(30),
      R => \^sr\(0)
    );
\slv_regs_reg[5][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[5][31]_i_1_n_0\,
      D => axi_wdata(31),
      Q => \slv_regs_reg[5]\(31),
      R => \^sr\(0)
    );
\slv_regs_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[5][7]_i_1_n_0\,
      D => axi_wdata(3),
      Q => \slv_regs_reg[5]\(3),
      R => \^sr\(0)
    );
\slv_regs_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[5][7]_i_1_n_0\,
      D => axi_wdata(4),
      Q => \slv_regs_reg[5]\(4),
      R => \^sr\(0)
    );
\slv_regs_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[5][7]_i_1_n_0\,
      D => axi_wdata(5),
      Q => \slv_regs_reg[5]\(5),
      R => \^sr\(0)
    );
\slv_regs_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[5][7]_i_1_n_0\,
      D => axi_wdata(6),
      Q => \slv_regs_reg[5]\(6),
      R => \^sr\(0)
    );
\slv_regs_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[5][7]_i_1_n_0\,
      D => axi_wdata(7),
      Q => \slv_regs_reg[5]\(7),
      R => \^sr\(0)
    );
\slv_regs_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[5][15]_i_1_n_0\,
      D => axi_wdata(8),
      Q => \slv_regs_reg[5]\(8),
      R => \^sr\(0)
    );
\slv_regs_reg[5][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[5][15]_i_1_n_0\,
      D => axi_wdata(9),
      Q => \slv_regs_reg[5]\(9),
      R => \^sr\(0)
    );
\slv_regs_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[6][7]_i_1_n_0\,
      D => axi_wdata(0),
      Q => \slv_regs_reg[6]\(0),
      R => \^sr\(0)
    );
\slv_regs_reg[6][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[6][15]_i_1_n_0\,
      D => axi_wdata(10),
      Q => \slv_regs_reg[6]\(10),
      R => \^sr\(0)
    );
\slv_regs_reg[6][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[6][15]_i_1_n_0\,
      D => axi_wdata(11),
      Q => \slv_regs_reg[6]\(11),
      R => \^sr\(0)
    );
\slv_regs_reg[6][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[6][15]_i_1_n_0\,
      D => axi_wdata(12),
      Q => \slv_regs_reg[6]\(12),
      R => \^sr\(0)
    );
\slv_regs_reg[6][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[6][15]_i_1_n_0\,
      D => axi_wdata(13),
      Q => \slv_regs_reg[6]\(13),
      R => \^sr\(0)
    );
\slv_regs_reg[6][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[6][15]_i_1_n_0\,
      D => axi_wdata(14),
      Q => \slv_regs_reg[6]\(14),
      R => \^sr\(0)
    );
\slv_regs_reg[6][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[6][15]_i_1_n_0\,
      D => axi_wdata(15),
      Q => \slv_regs_reg[6]\(15),
      R => \^sr\(0)
    );
\slv_regs_reg[6][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[6][23]_i_1_n_0\,
      D => axi_wdata(16),
      Q => \slv_regs_reg[6]\(16),
      R => \^sr\(0)
    );
\slv_regs_reg[6][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[6][23]_i_1_n_0\,
      D => axi_wdata(17),
      Q => \slv_regs_reg[6]\(17),
      R => \^sr\(0)
    );
\slv_regs_reg[6][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[6][23]_i_1_n_0\,
      D => axi_wdata(18),
      Q => \slv_regs_reg[6]\(18),
      R => \^sr\(0)
    );
\slv_regs_reg[6][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[6][23]_i_1_n_0\,
      D => axi_wdata(19),
      Q => \slv_regs_reg[6]\(19),
      R => \^sr\(0)
    );
\slv_regs_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[6][7]_i_1_n_0\,
      D => axi_wdata(1),
      Q => \slv_regs_reg[6]\(1),
      R => \^sr\(0)
    );
\slv_regs_reg[6][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[6][23]_i_1_n_0\,
      D => axi_wdata(20),
      Q => \slv_regs_reg[6]\(20),
      R => \^sr\(0)
    );
\slv_regs_reg[6][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[6][23]_i_1_n_0\,
      D => axi_wdata(21),
      Q => \slv_regs_reg[6]\(21),
      R => \^sr\(0)
    );
\slv_regs_reg[6][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[6][23]_i_1_n_0\,
      D => axi_wdata(22),
      Q => \slv_regs_reg[6]\(22),
      R => \^sr\(0)
    );
\slv_regs_reg[6][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[6][23]_i_1_n_0\,
      D => axi_wdata(23),
      Q => \slv_regs_reg[6]\(23),
      R => \^sr\(0)
    );
\slv_regs_reg[6][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[6][31]_i_1_n_0\,
      D => axi_wdata(24),
      Q => \slv_regs_reg[6]\(24),
      R => \^sr\(0)
    );
\slv_regs_reg[6][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[6][31]_i_1_n_0\,
      D => axi_wdata(25),
      Q => \slv_regs_reg[6]\(25),
      R => \^sr\(0)
    );
\slv_regs_reg[6][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[6][31]_i_1_n_0\,
      D => axi_wdata(26),
      Q => \slv_regs_reg[6]\(26),
      R => \^sr\(0)
    );
\slv_regs_reg[6][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[6][31]_i_1_n_0\,
      D => axi_wdata(27),
      Q => \slv_regs_reg[6]\(27),
      R => \^sr\(0)
    );
\slv_regs_reg[6][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[6][31]_i_1_n_0\,
      D => axi_wdata(28),
      Q => \slv_regs_reg[6]\(28),
      R => \^sr\(0)
    );
\slv_regs_reg[6][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[6][31]_i_1_n_0\,
      D => axi_wdata(29),
      Q => \slv_regs_reg[6]\(29),
      R => \^sr\(0)
    );
\slv_regs_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[6][7]_i_1_n_0\,
      D => axi_wdata(2),
      Q => \slv_regs_reg[6]\(2),
      R => \^sr\(0)
    );
\slv_regs_reg[6][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[6][31]_i_1_n_0\,
      D => axi_wdata(30),
      Q => \slv_regs_reg[6]\(30),
      R => \^sr\(0)
    );
\slv_regs_reg[6][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[6][31]_i_1_n_0\,
      D => axi_wdata(31),
      Q => \slv_regs_reg[6]\(31),
      R => \^sr\(0)
    );
\slv_regs_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[6][7]_i_1_n_0\,
      D => axi_wdata(3),
      Q => \slv_regs_reg[6]\(3),
      R => \^sr\(0)
    );
\slv_regs_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[6][7]_i_1_n_0\,
      D => axi_wdata(4),
      Q => \slv_regs_reg[6]\(4),
      R => \^sr\(0)
    );
\slv_regs_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[6][7]_i_1_n_0\,
      D => axi_wdata(5),
      Q => \slv_regs_reg[6]\(5),
      R => \^sr\(0)
    );
\slv_regs_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[6][7]_i_1_n_0\,
      D => axi_wdata(6),
      Q => \slv_regs_reg[6]\(6),
      R => \^sr\(0)
    );
\slv_regs_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[6][7]_i_1_n_0\,
      D => axi_wdata(7),
      Q => \slv_regs_reg[6]\(7),
      R => \^sr\(0)
    );
\slv_regs_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[6][15]_i_1_n_0\,
      D => axi_wdata(8),
      Q => \slv_regs_reg[6]\(8),
      R => \^sr\(0)
    );
\slv_regs_reg[6][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[6][15]_i_1_n_0\,
      D => axi_wdata(9),
      Q => \slv_regs_reg[6]\(9),
      R => \^sr\(0)
    );
\slv_regs_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[7][7]_i_1_n_0\,
      D => axi_wdata(0),
      Q => \slv_regs_reg[7]\(0),
      R => \^sr\(0)
    );
\slv_regs_reg[7][10]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[7][15]_i_1_n_0\,
      D => axi_wdata(10),
      Q => \slv_regs_reg[7]\(10),
      R => \^sr\(0)
    );
\slv_regs_reg[7][11]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[7][15]_i_1_n_0\,
      D => axi_wdata(11),
      Q => \slv_regs_reg[7]\(11),
      R => \^sr\(0)
    );
\slv_regs_reg[7][12]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[7][15]_i_1_n_0\,
      D => axi_wdata(12),
      Q => \slv_regs_reg[7]\(12),
      R => \^sr\(0)
    );
\slv_regs_reg[7][13]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[7][15]_i_1_n_0\,
      D => axi_wdata(13),
      Q => \slv_regs_reg[7]\(13),
      R => \^sr\(0)
    );
\slv_regs_reg[7][14]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[7][15]_i_1_n_0\,
      D => axi_wdata(14),
      Q => \slv_regs_reg[7]\(14),
      R => \^sr\(0)
    );
\slv_regs_reg[7][15]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[7][15]_i_1_n_0\,
      D => axi_wdata(15),
      Q => \slv_regs_reg[7]\(15),
      R => \^sr\(0)
    );
\slv_regs_reg[7][16]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[7][23]_i_1_n_0\,
      D => axi_wdata(16),
      Q => \slv_regs_reg[7]\(16),
      R => \^sr\(0)
    );
\slv_regs_reg[7][17]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[7][23]_i_1_n_0\,
      D => axi_wdata(17),
      Q => \slv_regs_reg[7]\(17),
      R => \^sr\(0)
    );
\slv_regs_reg[7][18]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[7][23]_i_1_n_0\,
      D => axi_wdata(18),
      Q => \slv_regs_reg[7]\(18),
      R => \^sr\(0)
    );
\slv_regs_reg[7][19]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[7][23]_i_1_n_0\,
      D => axi_wdata(19),
      Q => \slv_regs_reg[7]\(19),
      R => \^sr\(0)
    );
\slv_regs_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[7][7]_i_1_n_0\,
      D => axi_wdata(1),
      Q => \slv_regs_reg[7]\(1),
      R => \^sr\(0)
    );
\slv_regs_reg[7][20]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[7][23]_i_1_n_0\,
      D => axi_wdata(20),
      Q => \slv_regs_reg[7]\(20),
      R => \^sr\(0)
    );
\slv_regs_reg[7][21]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[7][23]_i_1_n_0\,
      D => axi_wdata(21),
      Q => \slv_regs_reg[7]\(21),
      R => \^sr\(0)
    );
\slv_regs_reg[7][22]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[7][23]_i_1_n_0\,
      D => axi_wdata(22),
      Q => \slv_regs_reg[7]\(22),
      R => \^sr\(0)
    );
\slv_regs_reg[7][23]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[7][23]_i_1_n_0\,
      D => axi_wdata(23),
      Q => \slv_regs_reg[7]\(23),
      R => \^sr\(0)
    );
\slv_regs_reg[7][24]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[7][31]_i_1_n_0\,
      D => axi_wdata(24),
      Q => \slv_regs_reg[7]\(24),
      R => \^sr\(0)
    );
\slv_regs_reg[7][25]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[7][31]_i_1_n_0\,
      D => axi_wdata(25),
      Q => \slv_regs_reg[7]\(25),
      R => \^sr\(0)
    );
\slv_regs_reg[7][26]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[7][31]_i_1_n_0\,
      D => axi_wdata(26),
      Q => \slv_regs_reg[7]\(26),
      R => \^sr\(0)
    );
\slv_regs_reg[7][27]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[7][31]_i_1_n_0\,
      D => axi_wdata(27),
      Q => \slv_regs_reg[7]\(27),
      R => \^sr\(0)
    );
\slv_regs_reg[7][28]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[7][31]_i_1_n_0\,
      D => axi_wdata(28),
      Q => \slv_regs_reg[7]\(28),
      R => \^sr\(0)
    );
\slv_regs_reg[7][29]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[7][31]_i_1_n_0\,
      D => axi_wdata(29),
      Q => \slv_regs_reg[7]\(29),
      R => \^sr\(0)
    );
\slv_regs_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[7][7]_i_1_n_0\,
      D => axi_wdata(2),
      Q => \slv_regs_reg[7]\(2),
      R => \^sr\(0)
    );
\slv_regs_reg[7][30]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[7][31]_i_1_n_0\,
      D => axi_wdata(30),
      Q => \slv_regs_reg[7]\(30),
      R => \^sr\(0)
    );
\slv_regs_reg[7][31]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[7][31]_i_1_n_0\,
      D => axi_wdata(31),
      Q => \slv_regs_reg[7]\(31),
      R => \^sr\(0)
    );
\slv_regs_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[7][7]_i_1_n_0\,
      D => axi_wdata(3),
      Q => \slv_regs_reg[7]\(3),
      R => \^sr\(0)
    );
\slv_regs_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[7][7]_i_1_n_0\,
      D => axi_wdata(4),
      Q => \slv_regs_reg[7]\(4),
      R => \^sr\(0)
    );
\slv_regs_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[7][7]_i_1_n_0\,
      D => axi_wdata(5),
      Q => \slv_regs_reg[7]\(5),
      R => \^sr\(0)
    );
\slv_regs_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[7][7]_i_1_n_0\,
      D => axi_wdata(6),
      Q => \slv_regs_reg[7]\(6),
      R => \^sr\(0)
    );
\slv_regs_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[7][7]_i_1_n_0\,
      D => axi_wdata(7),
      Q => \slv_regs_reg[7]\(7),
      R => \^sr\(0)
    );
\slv_regs_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[7][15]_i_1_n_0\,
      D => axi_wdata(8),
      Q => \slv_regs_reg[7]\(8),
      R => \^sr\(0)
    );
\slv_regs_reg[7][9]\: unisim.vcomponents.FDRE
     port map (
      C => axi_aclk,
      CE => \slv_regs[7][15]_i_1_n_0\,
      D => axi_wdata(9),
      Q => \slv_regs_reg[7]\(9),
      R => \^sr\(0)
    );
vga_to_hdmi_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => axi_aresetn,
      O => \^sr\(0)
    );
vga_to_hdmi_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBEBEB2828EB2828"
    )
        port map (
      I0 => vga_to_hdmi_i_46_n_0,
      I1 => \srl[23].srl16_i\,
      I2 => vga_to_hdmi_i_17_n_0,
      I3 => vga_to_hdmi_i_18_n_0,
      I4 => vga_to_hdmi_i_47_n_0,
      I5 => vga_to_hdmi_i_48_n_0,
      O => blue(3)
    );
vga_to_hdmi_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(8),
      I1 => \slv_regs_reg[2]\(8),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[1]\(8),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[0]\(8),
      O => vga_to_hdmi_i_100_n_0
    );
vga_to_hdmi_i_101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \slv_regs_reg[7]\(20),
      I1 => \slv_regs_reg[6]\(20),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[5]\(20),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[4]\(20),
      O => vga_to_hdmi_i_101_n_0
    );
vga_to_hdmi_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \slv_regs_reg[3]\(20),
      I1 => \slv_regs_reg[2]\(20),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[1]\(20),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[0]\(20),
      O => vga_to_hdmi_i_102_n_0
    );
vga_to_hdmi_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \slv_regs_reg[7]\(8),
      I1 => \slv_regs_reg[6]\(8),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[5]\(8),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[4]\(8),
      O => vga_to_hdmi_i_103_n_0
    );
vga_to_hdmi_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \slv_regs_reg[3]\(8),
      I1 => \slv_regs_reg[2]\(8),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[1]\(8),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[0]\(8),
      O => vga_to_hdmi_i_104_n_0
    );
vga_to_hdmi_i_105: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \slv_regs_reg[7]\(19),
      I1 => \slv_regs_reg[6]\(19),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[5]\(19),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[4]\(19),
      O => vga_to_hdmi_i_105_n_0
    );
vga_to_hdmi_i_106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \slv_regs_reg[3]\(19),
      I1 => \slv_regs_reg[2]\(19),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[1]\(19),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[0]\(19),
      O => vga_to_hdmi_i_106_n_0
    );
vga_to_hdmi_i_107: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(7),
      I1 => \slv_regs_reg[6]\(7),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[5]\(7),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[4]\(7),
      O => vga_to_hdmi_i_107_n_0
    );
vga_to_hdmi_i_108: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(7),
      I1 => \slv_regs_reg[2]\(7),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[1]\(7),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[0]\(7),
      O => vga_to_hdmi_i_108_n_0
    );
vga_to_hdmi_i_109: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(19),
      I1 => \slv_regs_reg[2]\(19),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[1]\(19),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[0]\(19),
      O => vga_to_hdmi_i_109_n_0
    );
vga_to_hdmi_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF004E4E4E4EFF00"
    )
        port map (
      I0 => vga_to_hdmi_i_37_n_0,
      I1 => vga_to_hdmi_i_49_n_0,
      I2 => vga_to_hdmi_i_50_n_0,
      I3 => vga_to_hdmi_i_51_n_0,
      I4 => vga_to_hdmi_i_17_n_0,
      I5 => \srl[23].srl16_i\,
      O => blue(2)
    );
vga_to_hdmi_i_110: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(19),
      I1 => \slv_regs_reg[6]\(19),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[5]\(19),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[4]\(19),
      O => vga_to_hdmi_i_110_n_0
    );
vga_to_hdmi_i_111: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(7),
      I1 => \slv_regs_reg[2]\(7),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[1]\(7),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[0]\(7),
      O => vga_to_hdmi_i_111_n_0
    );
vga_to_hdmi_i_112: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(7),
      I1 => \slv_regs_reg[6]\(7),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[5]\(7),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[4]\(7),
      O => vga_to_hdmi_i_112_n_0
    );
vga_to_hdmi_i_113: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \slv_regs_reg[7]\(18),
      I1 => \slv_regs_reg[6]\(18),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[5]\(18),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[4]\(18),
      O => vga_to_hdmi_i_113_n_0
    );
vga_to_hdmi_i_114: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \slv_regs_reg[3]\(18),
      I1 => \slv_regs_reg[2]\(18),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[1]\(18),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[0]\(18),
      O => vga_to_hdmi_i_114_n_0
    );
vga_to_hdmi_i_115: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(6),
      I1 => \slv_regs_reg[6]\(6),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[5]\(6),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[4]\(6),
      O => vga_to_hdmi_i_115_n_0
    );
vga_to_hdmi_i_116: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(6),
      I1 => \slv_regs_reg[2]\(6),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[1]\(6),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[0]\(6),
      O => vga_to_hdmi_i_116_n_0
    );
vga_to_hdmi_i_117: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \slv_regs_reg[7]\(18),
      I1 => \slv_regs_reg[6]\(18),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[5]\(18),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[4]\(18),
      O => vga_to_hdmi_i_117_n_0
    );
vga_to_hdmi_i_118: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \slv_regs_reg[3]\(18),
      I1 => \slv_regs_reg[2]\(18),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[1]\(18),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[0]\(18),
      O => vga_to_hdmi_i_118_n_0
    );
vga_to_hdmi_i_119: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(6),
      I1 => \slv_regs_reg[2]\(6),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[1]\(6),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[0]\(6),
      O => vga_to_hdmi_i_119_n_0
    );
vga_to_hdmi_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEF0EE0FEEFFEEF"
    )
        port map (
      I0 => vga_to_hdmi_i_52_n_0,
      I1 => vga_to_hdmi_i_53_n_0,
      I2 => \srl[23].srl16_i\,
      I3 => vga_to_hdmi_i_17_n_0,
      I4 => vga_to_hdmi_i_54_n_0,
      I5 => vga_to_hdmi_i_55_n_0,
      O => blue(1)
    );
vga_to_hdmi_i_120: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(6),
      I1 => \slv_regs_reg[6]\(6),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[5]\(6),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[4]\(6),
      O => vga_to_hdmi_i_120_n_0
    );
vga_to_hdmi_i_121: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(17),
      I1 => \slv_regs_reg[2]\(17),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[1]\(17),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[0]\(17),
      O => vga_to_hdmi_i_121_n_0
    );
vga_to_hdmi_i_122: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(17),
      I1 => \slv_regs_reg[6]\(17),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[5]\(17),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[4]\(17),
      O => vga_to_hdmi_i_122_n_0
    );
vga_to_hdmi_i_123: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(5),
      I1 => \slv_regs_reg[2]\(5),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[1]\(5),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[0]\(5),
      O => vga_to_hdmi_i_123_n_0
    );
vga_to_hdmi_i_124: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(5),
      I1 => \slv_regs_reg[6]\(5),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[5]\(5),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[4]\(5),
      O => vga_to_hdmi_i_124_n_0
    );
vga_to_hdmi_i_125: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \slv_regs_reg[7]\(17),
      I1 => \slv_regs_reg[6]\(17),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[5]\(17),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[4]\(17),
      O => vga_to_hdmi_i_125_n_0
    );
vga_to_hdmi_i_126: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \slv_regs_reg[3]\(17),
      I1 => \slv_regs_reg[2]\(17),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[1]\(17),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[0]\(17),
      O => vga_to_hdmi_i_126_n_0
    );
vga_to_hdmi_i_127: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \slv_regs_reg[7]\(5),
      I1 => \slv_regs_reg[6]\(5),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[5]\(5),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[4]\(5),
      O => vga_to_hdmi_i_127_n_0
    );
vga_to_hdmi_i_128: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \slv_regs_reg[3]\(5),
      I1 => \slv_regs_reg[2]\(5),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[1]\(5),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[0]\(5),
      O => vga_to_hdmi_i_128_n_0
    );
vga_to_hdmi_i_129: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(16),
      I1 => \slv_regs_reg[2]\(16),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[1]\(16),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[0]\(16),
      O => vga_to_hdmi_i_129_n_0
    );
vga_to_hdmi_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28EB282828EBEBEB"
    )
        port map (
      I0 => vga_to_hdmi_i_56_n_0,
      I1 => \srl[23].srl16_i\,
      I2 => vga_to_hdmi_i_17_n_0,
      I3 => vga_to_hdmi_i_57_n_0,
      I4 => vga_to_hdmi_i_18_n_0,
      I5 => vga_to_hdmi_i_58_n_0,
      O => blue(0)
    );
vga_to_hdmi_i_130: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(16),
      I1 => \slv_regs_reg[6]\(16),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[5]\(16),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[4]\(16),
      O => vga_to_hdmi_i_130_n_0
    );
vga_to_hdmi_i_131: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(4),
      I1 => \slv_regs_reg[2]\(4),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[1]\(4),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[0]\(4),
      O => vga_to_hdmi_i_131_n_0
    );
vga_to_hdmi_i_132: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(4),
      I1 => \slv_regs_reg[6]\(4),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[5]\(4),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[4]\(4),
      O => vga_to_hdmi_i_132_n_0
    );
vga_to_hdmi_i_133: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(4),
      I1 => \slv_regs_reg[6]\(4),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[5]\(4),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[4]\(4),
      O => vga_to_hdmi_i_133_n_0
    );
vga_to_hdmi_i_134: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(4),
      I1 => \slv_regs_reg[2]\(4),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[1]\(4),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[0]\(4),
      O => vga_to_hdmi_i_134_n_0
    );
vga_to_hdmi_i_135: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(16),
      I1 => \slv_regs_reg[6]\(16),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[5]\(16),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[4]\(16),
      O => vga_to_hdmi_i_135_n_0
    );
vga_to_hdmi_i_136: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(16),
      I1 => \slv_regs_reg[2]\(16),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[1]\(16),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[0]\(16),
      O => vga_to_hdmi_i_136_n_0
    );
vga_to_hdmi_i_137: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(3),
      I1 => \slv_regs_reg[6]\(3),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[5]\(3),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[4]\(3),
      O => vga_to_hdmi_i_137_n_0
    );
vga_to_hdmi_i_138: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(3),
      I1 => \slv_regs_reg[2]\(3),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[1]\(3),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[0]\(3),
      O => vga_to_hdmi_i_138_n_0
    );
vga_to_hdmi_i_139: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \slv_regs_reg[7]\(15),
      I1 => \slv_regs_reg[6]\(15),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[5]\(15),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[4]\(15),
      O => vga_to_hdmi_i_139_n_0
    );
vga_to_hdmi_i_140: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \slv_regs_reg[3]\(15),
      I1 => \slv_regs_reg[2]\(15),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[1]\(15),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[0]\(15),
      O => vga_to_hdmi_i_140_n_0
    );
vga_to_hdmi_i_141: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \slv_regs_reg[7]\(15),
      I1 => \slv_regs_reg[6]\(15),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[5]\(15),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[4]\(15),
      O => vga_to_hdmi_i_141_n_0
    );
vga_to_hdmi_i_142: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \slv_regs_reg[3]\(15),
      I1 => \slv_regs_reg[2]\(15),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[1]\(15),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[0]\(15),
      O => vga_to_hdmi_i_142_n_0
    );
vga_to_hdmi_i_143: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(3),
      I1 => \slv_regs_reg[2]\(3),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[1]\(3),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[0]\(3),
      O => vga_to_hdmi_i_143_n_0
    );
vga_to_hdmi_i_144: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(3),
      I1 => \slv_regs_reg[6]\(3),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[5]\(3),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[4]\(3),
      O => vga_to_hdmi_i_144_n_0
    );
vga_to_hdmi_i_145: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(2),
      I1 => \slv_regs_reg[6]\(2),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[5]\(2),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[4]\(2),
      O => vga_to_hdmi_i_145_n_0
    );
vga_to_hdmi_i_146: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(2),
      I1 => \slv_regs_reg[2]\(2),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[1]\(2),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[0]\(2),
      O => vga_to_hdmi_i_146_n_0
    );
vga_to_hdmi_i_147: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \slv_regs_reg[7]\(14),
      I1 => \slv_regs_reg[6]\(14),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[5]\(14),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[4]\(14),
      O => vga_to_hdmi_i_147_n_0
    );
vga_to_hdmi_i_148: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \slv_regs_reg[3]\(14),
      I1 => \slv_regs_reg[2]\(14),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[1]\(14),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[0]\(14),
      O => vga_to_hdmi_i_148_n_0
    );
vga_to_hdmi_i_149: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(2),
      I1 => \slv_regs_reg[6]\(2),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[5]\(2),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[4]\(2),
      O => vga_to_hdmi_i_149_n_0
    );
vga_to_hdmi_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_60_n_0,
      I1 => vga_to_hdmi_i_61_n_0,
      I2 => vga_to_hdmi_i_37_n_0,
      I3 => vga_to_hdmi_i_62_n_0,
      I4 => vga_to_hdmi_i_63_n_0,
      I5 => vga_to_hdmi_i_64_n_0,
      O => vga_to_hdmi_i_15_n_0
    );
vga_to_hdmi_i_150: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(2),
      I1 => \slv_regs_reg[2]\(2),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[1]\(2),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[0]\(2),
      O => vga_to_hdmi_i_150_n_0
    );
vga_to_hdmi_i_151: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(14),
      I1 => \slv_regs_reg[6]\(14),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[5]\(14),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[4]\(14),
      O => vga_to_hdmi_i_151_n_0
    );
vga_to_hdmi_i_152: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(14),
      I1 => \slv_regs_reg[2]\(14),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[1]\(14),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[0]\(14),
      O => vga_to_hdmi_i_152_n_0
    );
vga_to_hdmi_i_153: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(13),
      I1 => \slv_regs_reg[2]\(13),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[1]\(13),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[0]\(13),
      O => vga_to_hdmi_i_153_n_0
    );
vga_to_hdmi_i_154: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(13),
      I1 => \slv_regs_reg[6]\(13),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[5]\(13),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[4]\(13),
      O => vga_to_hdmi_i_154_n_0
    );
vga_to_hdmi_i_155: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(1),
      I1 => \slv_regs_reg[2]\(1),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[1]\(1),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[0]\(1),
      O => vga_to_hdmi_i_155_n_0
    );
vga_to_hdmi_i_156: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(1),
      I1 => \slv_regs_reg[6]\(1),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[5]\(1),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[4]\(1),
      O => vga_to_hdmi_i_156_n_0
    );
vga_to_hdmi_i_157: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \slv_regs_reg[7]\(13),
      I1 => \slv_regs_reg[6]\(13),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[5]\(13),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[4]\(13),
      O => vga_to_hdmi_i_157_n_0
    );
vga_to_hdmi_i_158: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \slv_regs_reg[3]\(13),
      I1 => \slv_regs_reg[2]\(13),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[1]\(13),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[0]\(13),
      O => vga_to_hdmi_i_158_n_0
    );
vga_to_hdmi_i_159: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \slv_regs_reg[7]\(1),
      I1 => \slv_regs_reg[6]\(1),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[5]\(1),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[4]\(1),
      O => vga_to_hdmi_i_159_n_0
    );
vga_to_hdmi_i_160: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \slv_regs_reg[3]\(1),
      I1 => \slv_regs_reg[2]\(1),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[1]\(1),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[0]\(1),
      O => vga_to_hdmi_i_160_n_0
    );
vga_to_hdmi_i_161: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => char_from_VRAM(22),
      I1 => Q(0),
      I2 => char_from_VRAM(6),
      O => vga_to_hdmi_i_161_n_0
    );
vga_to_hdmi_i_162: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => char_from_VRAM(21),
      I1 => Q(0),
      I2 => char_from_VRAM(5),
      O => vga_to_hdmi_i_162_n_0
    );
vga_to_hdmi_i_165: unisim.vcomponents.MUXF8
     port map (
      I0 => vga_to_hdmi_i_178_n_0,
      I1 => vga_to_hdmi_i_66,
      O => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\,
      S => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_3\
    );
vga_to_hdmi_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => char_from_VRAM(15),
      I1 => Q(0),
      O => vga_to_hdmi_i_17_n_0
    );
vga_to_hdmi_i_171: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => char_from_VRAM(18),
      I1 => Q(0),
      I2 => char_from_VRAM(2),
      O => vga_to_hdmi_i_171_n_0
    );
vga_to_hdmi_i_172: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => char_from_VRAM(17),
      I1 => Q(0),
      I2 => char_from_VRAM(1),
      O => vga_to_hdmi_i_172_n_0
    );
vga_to_hdmi_i_173: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => char_from_VRAM(30),
      I1 => Q(0),
      I2 => char_from_VRAM(14),
      O => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_3\
    );
vga_to_hdmi_i_178: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_199_n_0,
      I1 => vga_to_hdmi_i_200_n_0,
      O => vga_to_hdmi_i_178_n_0,
      S => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_4\
    );
vga_to_hdmi_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => char_from_VRAM(16),
      I1 => Q(0),
      I2 => char_from_VRAM(0),
      O => vga_to_hdmi_i_18_n_0
    );
vga_to_hdmi_i_19: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_69_n_0,
      I1 => vga_to_hdmi_i_70_n_0,
      O => vga_to_hdmi_i_19_n_0,
      S => vga_to_hdmi_i_68_n_0
    );
vga_to_hdmi_i_190: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => char_from_VRAM(29),
      I1 => Q(0),
      I2 => char_from_VRAM(13),
      O => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_4\
    );
vga_to_hdmi_i_199: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_257_n_0,
      I1 => vga_to_hdmi_i_258_n_0,
      I2 => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_5\,
      I3 => g2_b0_n_0,
      I4 => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\,
      I5 => vga_to_hdmi_i_178_1,
      O => vga_to_hdmi_i_199_n_0
    );
vga_to_hdmi_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBEBEB2828EB2828"
    )
        port map (
      I0 => vga_to_hdmi_i_15_n_0,
      I1 => \srl[23].srl16_i\,
      I2 => vga_to_hdmi_i_17_n_0,
      I3 => vga_to_hdmi_i_18_n_0,
      I4 => vga_to_hdmi_i_19_n_0,
      I5 => vga_to_hdmi_i_20_n_0,
      O => red(3)
    );
vga_to_hdmi_i_20: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_71_n_0,
      I1 => vga_to_hdmi_i_72_n_0,
      O => vga_to_hdmi_i_20_n_0,
      S => vga_to_hdmi_i_68_n_0
    );
vga_to_hdmi_i_200: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002020200020"
    )
        port map (
      I0 => vga_to_hdmi_i_178_0,
      I1 => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram\,
      I2 => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\,
      I3 => char_from_VRAM(12),
      I4 => Q(0),
      I5 => char_from_VRAM(28),
      O => vga_to_hdmi_i_200_n_0
    );
vga_to_hdmi_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => char_from_VRAM(4),
      I1 => Q(0),
      I2 => char_from_VRAM(20),
      I3 => vga_to_hdmi_i_73_n_0,
      I4 => vga_to_hdmi_i_63_n_0,
      I5 => vga_to_hdmi_i_74_n_0,
      O => vga_to_hdmi_i_21_n_0
    );
vga_to_hdmi_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => vga_to_hdmi_i_75_n_0,
      I1 => vga_to_hdmi_i_63_n_0,
      I2 => vga_to_hdmi_i_76_n_0,
      I3 => char_from_VRAM(4),
      I4 => Q(0),
      I5 => char_from_VRAM(20),
      O => vga_to_hdmi_i_22_n_0
    );
vga_to_hdmi_i_225: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => char_from_VRAM(28),
      I1 => Q(0),
      I2 => char_from_VRAM(12),
      O => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_5\
    );
vga_to_hdmi_i_227: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => char_from_VRAM(27),
      I1 => Q(0),
      I2 => char_from_VRAM(11),
      O => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\
    );
vga_to_hdmi_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => vga_to_hdmi_i_77_n_0,
      I1 => vga_to_hdmi_i_68_n_0,
      I2 => vga_to_hdmi_i_78_n_0,
      I3 => char_from_VRAM(0),
      I4 => Q(0),
      I5 => char_from_VRAM(16),
      O => vga_to_hdmi_i_23_n_0
    );
vga_to_hdmi_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1DFFFFFF1D1D1D"
    )
        port map (
      I0 => char_from_VRAM(0),
      I1 => Q(0),
      I2 => char_from_VRAM(16),
      I3 => vga_to_hdmi_i_79_n_0,
      I4 => vga_to_hdmi_i_68_n_0,
      I5 => vga_to_hdmi_i_80_n_0,
      O => vga_to_hdmi_i_24_n_0
    );
vga_to_hdmi_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_81_n_0,
      I1 => vga_to_hdmi_i_82_n_0,
      I2 => vga_to_hdmi_i_37_n_0,
      I3 => vga_to_hdmi_i_83_n_0,
      I4 => vga_to_hdmi_i_63_n_0,
      I5 => vga_to_hdmi_i_84_n_0,
      O => vga_to_hdmi_i_25_n_0
    );
vga_to_hdmi_i_257: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^doutb\(0),
      I1 => Q(0),
      I2 => \^doutb\(1),
      I3 => vga_to_hdmi_i_199_2,
      O => vga_to_hdmi_i_257_n_0
    );
vga_to_hdmi_i_258: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^doutb\(0),
      I1 => Q(0),
      I2 => \^doutb\(1),
      I3 => vga_to_hdmi_i_199_1,
      O => vga_to_hdmi_i_258_n_0
    );
vga_to_hdmi_i_26: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_85_n_0,
      I1 => vga_to_hdmi_i_86_n_0,
      O => vga_to_hdmi_i_26_n_0,
      S => vga_to_hdmi_i_68_n_0
    );
vga_to_hdmi_i_260: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutb\(1),
      I1 => Q(0),
      I2 => \^doutb\(0),
      O => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram\
    );
vga_to_hdmi_i_27: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_87_n_0,
      I1 => vga_to_hdmi_i_88_n_0,
      O => vga_to_hdmi_i_27_n_0,
      S => vga_to_hdmi_i_68_n_0
    );
vga_to_hdmi_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => char_from_VRAM(4),
      I1 => Q(0),
      I2 => char_from_VRAM(20),
      I3 => vga_to_hdmi_i_89_n_0,
      I4 => vga_to_hdmi_i_63_n_0,
      I5 => vga_to_hdmi_i_90_n_0,
      O => vga_to_hdmi_i_28_n_0
    );
vga_to_hdmi_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => vga_to_hdmi_i_91_n_0,
      I1 => vga_to_hdmi_i_63_n_0,
      I2 => vga_to_hdmi_i_92_n_0,
      I3 => char_from_VRAM(4),
      I4 => Q(0),
      I5 => char_from_VRAM(20),
      O => vga_to_hdmi_i_29_n_0
    );
vga_to_hdmi_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEF0EE0FEEFFEEF"
    )
        port map (
      I0 => vga_to_hdmi_i_21_n_0,
      I1 => vga_to_hdmi_i_22_n_0,
      I2 => \srl[23].srl16_i\,
      I3 => vga_to_hdmi_i_17_n_0,
      I4 => vga_to_hdmi_i_23_n_0,
      I5 => vga_to_hdmi_i_24_n_0,
      O => red(2)
    );
vga_to_hdmi_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => vga_to_hdmi_i_93_n_0,
      I1 => vga_to_hdmi_i_68_n_0,
      I2 => vga_to_hdmi_i_94_n_0,
      I3 => char_from_VRAM(0),
      I4 => Q(0),
      I5 => char_from_VRAM(16),
      O => vga_to_hdmi_i_30_n_0
    );
vga_to_hdmi_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DFFFFFF1DFF"
    )
        port map (
      I0 => char_from_VRAM(0),
      I1 => Q(0),
      I2 => char_from_VRAM(16),
      I3 => vga_to_hdmi_i_95_n_0,
      I4 => vga_to_hdmi_i_68_n_0,
      I5 => vga_to_hdmi_i_96_n_0,
      O => vga_to_hdmi_i_31_n_0
    );
vga_to_hdmi_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => char_from_VRAM(4),
      I1 => Q(0),
      I2 => char_from_VRAM(20),
      I3 => vga_to_hdmi_i_97_n_0,
      I4 => vga_to_hdmi_i_63_n_0,
      I5 => vga_to_hdmi_i_98_n_0,
      O => vga_to_hdmi_i_32_n_0
    );
vga_to_hdmi_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => vga_to_hdmi_i_99_n_0,
      I1 => vga_to_hdmi_i_63_n_0,
      I2 => vga_to_hdmi_i_100_n_0,
      I3 => char_from_VRAM(4),
      I4 => Q(0),
      I5 => char_from_VRAM(20),
      O => vga_to_hdmi_i_33_n_0
    );
vga_to_hdmi_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => char_from_VRAM(0),
      I1 => Q(0),
      I2 => char_from_VRAM(16),
      I3 => vga_to_hdmi_i_101_n_0,
      I4 => vga_to_hdmi_i_68_n_0,
      I5 => vga_to_hdmi_i_102_n_0,
      O => vga_to_hdmi_i_34_n_0
    );
vga_to_hdmi_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => char_from_VRAM(0),
      I1 => Q(0),
      I2 => char_from_VRAM(16),
      I3 => vga_to_hdmi_i_103_n_0,
      I4 => vga_to_hdmi_i_68_n_0,
      I5 => vga_to_hdmi_i_104_n_0,
      O => vga_to_hdmi_i_35_n_0
    );
vga_to_hdmi_i_36: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_105_n_0,
      I1 => vga_to_hdmi_i_106_n_0,
      O => vga_to_hdmi_i_36_n_0,
      S => vga_to_hdmi_i_63_n_0
    );
vga_to_hdmi_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => char_from_VRAM(20),
      I1 => Q(0),
      I2 => char_from_VRAM(4),
      O => vga_to_hdmi_i_37_n_0
    );
vga_to_hdmi_i_38: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_107_n_0,
      I1 => vga_to_hdmi_i_108_n_0,
      O => vga_to_hdmi_i_38_n_0,
      S => vga_to_hdmi_i_63_n_0
    );
vga_to_hdmi_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_109_n_0,
      I1 => vga_to_hdmi_i_110_n_0,
      I2 => vga_to_hdmi_i_18_n_0,
      I3 => vga_to_hdmi_i_111_n_0,
      I4 => vga_to_hdmi_i_68_n_0,
      I5 => vga_to_hdmi_i_112_n_0,
      O => vga_to_hdmi_i_39_n_0
    );
vga_to_hdmi_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28EB282828EBEBEB"
    )
        port map (
      I0 => vga_to_hdmi_i_25_n_0,
      I1 => \srl[23].srl16_i\,
      I2 => vga_to_hdmi_i_17_n_0,
      I3 => vga_to_hdmi_i_26_n_0,
      I4 => vga_to_hdmi_i_18_n_0,
      I5 => vga_to_hdmi_i_27_n_0,
      O => red(1)
    );
vga_to_hdmi_i_40: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_113_n_0,
      I1 => vga_to_hdmi_i_114_n_0,
      O => vga_to_hdmi_i_40_n_0,
      S => vga_to_hdmi_i_63_n_0
    );
vga_to_hdmi_i_41: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_115_n_0,
      I1 => vga_to_hdmi_i_116_n_0,
      O => vga_to_hdmi_i_41_n_0,
      S => vga_to_hdmi_i_63_n_0
    );
vga_to_hdmi_i_42: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F305F5F3F305050"
    )
        port map (
      I0 => vga_to_hdmi_i_117_n_0,
      I1 => vga_to_hdmi_i_118_n_0,
      I2 => vga_to_hdmi_i_18_n_0,
      I3 => vga_to_hdmi_i_119_n_0,
      I4 => vga_to_hdmi_i_68_n_0,
      I5 => vga_to_hdmi_i_120_n_0,
      O => vga_to_hdmi_i_42_n_0
    );
vga_to_hdmi_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_121_n_0,
      I1 => vga_to_hdmi_i_122_n_0,
      I2 => vga_to_hdmi_i_37_n_0,
      I3 => vga_to_hdmi_i_123_n_0,
      I4 => vga_to_hdmi_i_63_n_0,
      I5 => vga_to_hdmi_i_124_n_0,
      O => vga_to_hdmi_i_43_n_0
    );
vga_to_hdmi_i_44: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_125_n_0,
      I1 => vga_to_hdmi_i_126_n_0,
      O => vga_to_hdmi_i_44_n_0,
      S => vga_to_hdmi_i_68_n_0
    );
vga_to_hdmi_i_45: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_127_n_0,
      I1 => vga_to_hdmi_i_128_n_0,
      O => vga_to_hdmi_i_45_n_0,
      S => vga_to_hdmi_i_68_n_0
    );
vga_to_hdmi_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_129_n_0,
      I1 => vga_to_hdmi_i_130_n_0,
      I2 => vga_to_hdmi_i_37_n_0,
      I3 => vga_to_hdmi_i_131_n_0,
      I4 => vga_to_hdmi_i_63_n_0,
      I5 => vga_to_hdmi_i_132_n_0,
      O => vga_to_hdmi_i_46_n_0
    );
vga_to_hdmi_i_47: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_133_n_0,
      I1 => vga_to_hdmi_i_134_n_0,
      O => vga_to_hdmi_i_47_n_0,
      S => vga_to_hdmi_i_68_n_0
    );
vga_to_hdmi_i_48: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_135_n_0,
      I1 => vga_to_hdmi_i_136_n_0,
      O => vga_to_hdmi_i_48_n_0,
      S => vga_to_hdmi_i_68_n_0
    );
vga_to_hdmi_i_49: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_137_n_0,
      I1 => vga_to_hdmi_i_138_n_0,
      O => vga_to_hdmi_i_49_n_0,
      S => vga_to_hdmi_i_63_n_0
    );
vga_to_hdmi_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEF0EE0FEEFFEEF"
    )
        port map (
      I0 => vga_to_hdmi_i_28_n_0,
      I1 => vga_to_hdmi_i_29_n_0,
      I2 => \srl[23].srl16_i\,
      I3 => vga_to_hdmi_i_17_n_0,
      I4 => vga_to_hdmi_i_30_n_0,
      I5 => vga_to_hdmi_i_31_n_0,
      O => red(0)
    );
vga_to_hdmi_i_50: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_139_n_0,
      I1 => vga_to_hdmi_i_140_n_0,
      O => vga_to_hdmi_i_50_n_0,
      S => vga_to_hdmi_i_63_n_0
    );
vga_to_hdmi_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F305F5F3F305050"
    )
        port map (
      I0 => vga_to_hdmi_i_141_n_0,
      I1 => vga_to_hdmi_i_142_n_0,
      I2 => vga_to_hdmi_i_18_n_0,
      I3 => vga_to_hdmi_i_143_n_0,
      I4 => vga_to_hdmi_i_68_n_0,
      I5 => vga_to_hdmi_i_144_n_0,
      O => vga_to_hdmi_i_51_n_0
    );
vga_to_hdmi_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => vga_to_hdmi_i_145_n_0,
      I1 => vga_to_hdmi_i_63_n_0,
      I2 => vga_to_hdmi_i_146_n_0,
      I3 => char_from_VRAM(4),
      I4 => Q(0),
      I5 => char_from_VRAM(20),
      O => vga_to_hdmi_i_52_n_0
    );
vga_to_hdmi_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => char_from_VRAM(4),
      I1 => Q(0),
      I2 => char_from_VRAM(20),
      I3 => vga_to_hdmi_i_147_n_0,
      I4 => vga_to_hdmi_i_63_n_0,
      I5 => vga_to_hdmi_i_148_n_0,
      O => vga_to_hdmi_i_53_n_0
    );
vga_to_hdmi_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000E2E2E200E2"
    )
        port map (
      I0 => vga_to_hdmi_i_149_n_0,
      I1 => vga_to_hdmi_i_68_n_0,
      I2 => vga_to_hdmi_i_150_n_0,
      I3 => char_from_VRAM(0),
      I4 => Q(0),
      I5 => char_from_VRAM(16),
      O => vga_to_hdmi_i_54_n_0
    );
vga_to_hdmi_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DFFFFFF1DFF"
    )
        port map (
      I0 => char_from_VRAM(0),
      I1 => Q(0),
      I2 => char_from_VRAM(16),
      I3 => vga_to_hdmi_i_151_n_0,
      I4 => vga_to_hdmi_i_68_n_0,
      I5 => vga_to_hdmi_i_152_n_0,
      O => vga_to_hdmi_i_55_n_0
    );
vga_to_hdmi_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => vga_to_hdmi_i_153_n_0,
      I1 => vga_to_hdmi_i_154_n_0,
      I2 => vga_to_hdmi_i_37_n_0,
      I3 => vga_to_hdmi_i_155_n_0,
      I4 => vga_to_hdmi_i_63_n_0,
      I5 => vga_to_hdmi_i_156_n_0,
      O => vga_to_hdmi_i_56_n_0
    );
vga_to_hdmi_i_57: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_157_n_0,
      I1 => vga_to_hdmi_i_158_n_0,
      O => vga_to_hdmi_i_57_n_0,
      S => vga_to_hdmi_i_68_n_0
    );
vga_to_hdmi_i_58: unisim.vcomponents.MUXF7
     port map (
      I0 => vga_to_hdmi_i_159_n_0,
      I1 => vga_to_hdmi_i_160_n_0,
      O => vga_to_hdmi_i_58_n_0,
      S => vga_to_hdmi_i_68_n_0
    );
vga_to_hdmi_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEF0EE0FEEFFEEF"
    )
        port map (
      I0 => vga_to_hdmi_i_32_n_0,
      I1 => vga_to_hdmi_i_33_n_0,
      I2 => \srl[23].srl16_i\,
      I3 => vga_to_hdmi_i_17_n_0,
      I4 => vga_to_hdmi_i_34_n_0,
      I5 => vga_to_hdmi_i_35_n_0,
      O => green(3)
    );
vga_to_hdmi_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(24),
      I1 => \slv_regs_reg[2]\(24),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[1]\(24),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[0]\(24),
      O => vga_to_hdmi_i_60_n_0
    );
vga_to_hdmi_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(24),
      I1 => \slv_regs_reg[6]\(24),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[5]\(24),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[4]\(24),
      O => vga_to_hdmi_i_61_n_0
    );
vga_to_hdmi_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(12),
      I1 => \slv_regs_reg[2]\(12),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[1]\(12),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[0]\(12),
      O => vga_to_hdmi_i_62_n_0
    );
vga_to_hdmi_i_63: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => char_from_VRAM(23),
      I1 => Q(0),
      I2 => char_from_VRAM(7),
      O => vga_to_hdmi_i_63_n_0
    );
vga_to_hdmi_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(12),
      I1 => \slv_regs_reg[6]\(12),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[5]\(12),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[4]\(12),
      O => vga_to_hdmi_i_64_n_0
    );
vga_to_hdmi_i_68: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => char_from_VRAM(19),
      I1 => Q(0),
      I2 => char_from_VRAM(3),
      O => vga_to_hdmi_i_68_n_0
    );
vga_to_hdmi_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(12),
      I1 => \slv_regs_reg[6]\(12),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[5]\(12),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[4]\(12),
      O => vga_to_hdmi_i_69_n_0
    );
vga_to_hdmi_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0074747474FF00"
    )
        port map (
      I0 => vga_to_hdmi_i_36_n_0,
      I1 => vga_to_hdmi_i_37_n_0,
      I2 => vga_to_hdmi_i_38_n_0,
      I3 => vga_to_hdmi_i_39_n_0,
      I4 => vga_to_hdmi_i_17_n_0,
      I5 => \srl[23].srl16_i\,
      O => green(2)
    );
vga_to_hdmi_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(12),
      I1 => \slv_regs_reg[2]\(12),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[1]\(12),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[0]\(12),
      O => vga_to_hdmi_i_70_n_0
    );
vga_to_hdmi_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(24),
      I1 => \slv_regs_reg[6]\(24),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[5]\(24),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[4]\(24),
      O => vga_to_hdmi_i_71_n_0
    );
vga_to_hdmi_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(24),
      I1 => \slv_regs_reg[2]\(24),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[1]\(24),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[0]\(24),
      O => vga_to_hdmi_i_72_n_0
    );
vga_to_hdmi_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \slv_regs_reg[7]\(23),
      I1 => \slv_regs_reg[6]\(23),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[5]\(23),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[4]\(23),
      O => vga_to_hdmi_i_73_n_0
    );
vga_to_hdmi_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \slv_regs_reg[3]\(23),
      I1 => \slv_regs_reg[2]\(23),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[1]\(23),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[0]\(23),
      O => vga_to_hdmi_i_74_n_0
    );
vga_to_hdmi_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(11),
      I1 => \slv_regs_reg[6]\(11),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[5]\(11),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[4]\(11),
      O => vga_to_hdmi_i_75_n_0
    );
vga_to_hdmi_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(11),
      I1 => \slv_regs_reg[2]\(11),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[1]\(11),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[0]\(11),
      O => vga_to_hdmi_i_76_n_0
    );
vga_to_hdmi_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(11),
      I1 => \slv_regs_reg[6]\(11),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[5]\(11),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[4]\(11),
      O => vga_to_hdmi_i_77_n_0
    );
vga_to_hdmi_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(11),
      I1 => \slv_regs_reg[2]\(11),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[1]\(11),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[0]\(11),
      O => vga_to_hdmi_i_78_n_0
    );
vga_to_hdmi_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \slv_regs_reg[3]\(23),
      I1 => \slv_regs_reg[2]\(23),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[1]\(23),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[0]\(23),
      O => vga_to_hdmi_i_79_n_0
    );
vga_to_hdmi_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0074747474FF00"
    )
        port map (
      I0 => vga_to_hdmi_i_40_n_0,
      I1 => vga_to_hdmi_i_37_n_0,
      I2 => vga_to_hdmi_i_41_n_0,
      I3 => vga_to_hdmi_i_42_n_0,
      I4 => vga_to_hdmi_i_17_n_0,
      I5 => \srl[23].srl16_i\,
      O => green(1)
    );
vga_to_hdmi_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \slv_regs_reg[7]\(23),
      I1 => \slv_regs_reg[6]\(23),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[5]\(23),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[4]\(23),
      O => vga_to_hdmi_i_80_n_0
    );
vga_to_hdmi_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(22),
      I1 => \slv_regs_reg[2]\(22),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[1]\(22),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[0]\(22),
      O => vga_to_hdmi_i_81_n_0
    );
vga_to_hdmi_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(22),
      I1 => \slv_regs_reg[6]\(22),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[5]\(22),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[4]\(22),
      O => vga_to_hdmi_i_82_n_0
    );
vga_to_hdmi_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(10),
      I1 => \slv_regs_reg[2]\(10),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[1]\(10),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[0]\(10),
      O => vga_to_hdmi_i_83_n_0
    );
vga_to_hdmi_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(10),
      I1 => \slv_regs_reg[6]\(10),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[5]\(10),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[4]\(10),
      O => vga_to_hdmi_i_84_n_0
    );
vga_to_hdmi_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \slv_regs_reg[7]\(22),
      I1 => \slv_regs_reg[6]\(22),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[5]\(22),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[4]\(22),
      O => vga_to_hdmi_i_85_n_0
    );
vga_to_hdmi_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \slv_regs_reg[3]\(22),
      I1 => \slv_regs_reg[2]\(22),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[1]\(22),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[0]\(22),
      O => vga_to_hdmi_i_86_n_0
    );
vga_to_hdmi_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \slv_regs_reg[7]\(10),
      I1 => \slv_regs_reg[6]\(10),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[5]\(10),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[4]\(10),
      O => vga_to_hdmi_i_87_n_0
    );
vga_to_hdmi_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \slv_regs_reg[3]\(10),
      I1 => \slv_regs_reg[2]\(10),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[1]\(10),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[0]\(10),
      O => vga_to_hdmi_i_88_n_0
    );
vga_to_hdmi_i_89: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \slv_regs_reg[7]\(21),
      I1 => \slv_regs_reg[6]\(21),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[5]\(21),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[4]\(21),
      O => vga_to_hdmi_i_89_n_0
    );
vga_to_hdmi_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"28EB282828EBEBEB"
    )
        port map (
      I0 => vga_to_hdmi_i_43_n_0,
      I1 => \srl[23].srl16_i\,
      I2 => vga_to_hdmi_i_17_n_0,
      I3 => vga_to_hdmi_i_44_n_0,
      I4 => vga_to_hdmi_i_18_n_0,
      I5 => vga_to_hdmi_i_45_n_0,
      O => green(0)
    );
vga_to_hdmi_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \slv_regs_reg[3]\(21),
      I1 => \slv_regs_reg[2]\(21),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[1]\(21),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[0]\(21),
      O => vga_to_hdmi_i_90_n_0
    );
vga_to_hdmi_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(9),
      I1 => \slv_regs_reg[6]\(9),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[5]\(9),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[4]\(9),
      O => vga_to_hdmi_i_91_n_0
    );
vga_to_hdmi_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(9),
      I1 => \slv_regs_reg[2]\(9),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[1]\(9),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[0]\(9),
      O => vga_to_hdmi_i_92_n_0
    );
vga_to_hdmi_i_93: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(9),
      I1 => \slv_regs_reg[6]\(9),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[5]\(9),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[4]\(9),
      O => vga_to_hdmi_i_93_n_0
    );
vga_to_hdmi_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(9),
      I1 => \slv_regs_reg[2]\(9),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[1]\(9),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[0]\(9),
      O => vga_to_hdmi_i_94_n_0
    );
vga_to_hdmi_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(21),
      I1 => \slv_regs_reg[6]\(21),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[5]\(21),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[4]\(21),
      O => vga_to_hdmi_i_95_n_0
    );
vga_to_hdmi_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[3]\(21),
      I1 => \slv_regs_reg[2]\(21),
      I2 => vga_to_hdmi_i_171_n_0,
      I3 => \slv_regs_reg[1]\(21),
      I4 => vga_to_hdmi_i_172_n_0,
      I5 => \slv_regs_reg[0]\(21),
      O => vga_to_hdmi_i_96_n_0
    );
vga_to_hdmi_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \slv_regs_reg[7]\(20),
      I1 => \slv_regs_reg[6]\(20),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[5]\(20),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[4]\(20),
      O => vga_to_hdmi_i_97_n_0
    );
vga_to_hdmi_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \slv_regs_reg[3]\(20),
      I1 => \slv_regs_reg[2]\(20),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[1]\(20),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[0]\(20),
      O => vga_to_hdmi_i_98_n_0
    );
vga_to_hdmi_i_99: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_regs_reg[7]\(8),
      I1 => \slv_regs_reg[6]\(8),
      I2 => vga_to_hdmi_i_161_n_0,
      I3 => \slv_regs_reg[5]\(8),
      I4 => vga_to_hdmi_i_162_n_0,
      I5 => \slv_regs_reg[4]\(8),
      O => vga_to_hdmi_i_99_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_text_controller_v1_0 is
  port (
    hdmi_clk_p : out STD_LOGIC;
    hdmi_clk_n : out STD_LOGIC;
    hdmi_tx_p : out STD_LOGIC_VECTOR ( 2 downto 0 );
    hdmi_tx_n : out STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_wready : out STD_LOGIC;
    axi_awready : out STD_LOGIC;
    axi_arready : out STD_LOGIC;
    axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_rvalid_reg : out STD_LOGIC;
    axi_bvalid : out STD_LOGIC;
    axi_aclk : in STD_LOGIC;
    axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_araddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_arvalid : in STD_LOGIC;
    axi_awaddr : in STD_LOGIC_VECTOR ( 11 downto 0 );
    axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_wvalid : in STD_LOGIC;
    axi_awvalid : in STD_LOGIC;
    axi_aresetn : in STD_LOGIC;
    axi_bready : in STD_LOGIC;
    axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_text_controller_v1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_text_controller_v1_0 is
  signal address_to_char0 : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal \address_to_char__0\ : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal blue : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal char_from_VRAM : STD_LOGIC_VECTOR ( 26 downto 10 );
  signal clk_125MHz : STD_LOGIC;
  signal clk_25MHz : STD_LOGIC;
  signal drawX : STD_LOGIC_VECTOR ( 9 downto 3 );
  signal drawY : STD_LOGIC_VECTOR ( 9 downto 4 );
  signal green : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal hdmi_text_controller_v1_0_AXI_inst_n_10 : STD_LOGIC;
  signal hdmi_text_controller_v1_0_AXI_inst_n_11 : STD_LOGIC;
  signal hdmi_text_controller_v1_0_AXI_inst_n_12 : STD_LOGIC;
  signal hdmi_text_controller_v1_0_AXI_inst_n_13 : STD_LOGIC;
  signal hdmi_text_controller_v1_0_AXI_inst_n_14 : STD_LOGIC;
  signal hdmi_text_controller_v1_0_AXI_inst_n_27 : STD_LOGIC;
  signal hdmi_text_controller_v1_0_AXI_inst_n_60 : STD_LOGIC;
  signal hdmi_text_controller_v1_0_AXI_inst_n_61 : STD_LOGIC;
  signal hdmi_text_controller_v1_0_AXI_inst_n_62 : STD_LOGIC;
  signal hdmi_text_controller_v1_0_AXI_inst_n_63 : STD_LOGIC;
  signal hdmi_text_controller_v1_0_AXI_inst_n_64 : STD_LOGIC;
  signal hdmi_text_controller_v1_0_AXI_inst_n_65 : STD_LOGIC;
  signal hdmi_text_controller_v1_0_AXI_inst_n_66 : STD_LOGIC;
  signal hdmi_text_controller_v1_0_AXI_inst_n_8 : STD_LOGIC;
  signal hdmi_text_controller_v1_0_AXI_inst_n_9 : STD_LOGIC;
  signal hsync : STD_LOGIC;
  signal locked : STD_LOGIC;
  signal red : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal reset_ah : STD_LOGIC;
  signal vde : STD_LOGIC;
  signal vga_n_15 : STD_LOGIC;
  signal vga_n_16 : STD_LOGIC;
  signal vga_n_17 : STD_LOGIC;
  signal vga_n_18 : STD_LOGIC;
  signal vga_n_19 : STD_LOGIC;
  signal vga_n_20 : STD_LOGIC;
  signal vga_n_31 : STD_LOGIC;
  signal vsync : STD_LOGIC;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of vga_to_hdmi : label is "hdmi_tx_0,hdmi_tx_v1_0,{}";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of vga_to_hdmi : label is "package_project";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of vga_to_hdmi : label is "yes";
  attribute x_core_info : string;
  attribute x_core_info of vga_to_hdmi : label is "hdmi_tx_v1_0,Vivado 2022.2";
begin
clk_wiz: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clk_wiz_0
     port map (
      clk_in1 => axi_aclk,
      clk_out1 => clk_25MHz,
      clk_out2 => clk_125MHz,
      locked => locked,
      reset => reset_ah
    );
hdmi_text_controller_v1_0_AXI_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_text_controller_v1_0_AXI
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ => hdmi_text_controller_v1_0_AXI_inst_n_8,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ => hdmi_text_controller_v1_0_AXI_inst_n_9,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ => hdmi_text_controller_v1_0_AXI_inst_n_10,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ => hdmi_text_controller_v1_0_AXI_inst_n_11,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ => hdmi_text_controller_v1_0_AXI_inst_n_12,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ => hdmi_text_controller_v1_0_AXI_inst_n_13,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ => hdmi_text_controller_v1_0_AXI_inst_n_14,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_6\ => hdmi_text_controller_v1_0_AXI_inst_n_27,
      O(1 downto 0) => address_to_char0(5 downto 4),
      Q(3 downto 1) => drawX(9 downto 7),
      Q(0) => drawX(3),
      S(2) => hdmi_text_controller_v1_0_AXI_inst_n_60,
      S(1) => hdmi_text_controller_v1_0_AXI_inst_n_61,
      S(0) => hdmi_text_controller_v1_0_AXI_inst_n_62,
      SR(0) => reset_ah,
      addrb(10 downto 3) => \address_to_char__0\(10 downto 3),
      addrb(2 downto 0) => drawX(6 downto 4),
      axi_aclk => axi_aclk,
      axi_araddr(11 downto 0) => axi_araddr(11 downto 0),
      axi_aresetn => axi_aresetn,
      axi_arready_reg_0 => axi_arready,
      axi_arvalid => axi_arvalid,
      axi_awaddr(11 downto 0) => axi_awaddr(11 downto 0),
      axi_awready_reg_0 => axi_awready,
      axi_awvalid => axi_awvalid,
      axi_bready => axi_bready,
      axi_bvalid => axi_bvalid,
      axi_rdata(31 downto 0) => axi_rdata(31 downto 0),
      axi_rready => axi_rready,
      axi_rvalid_reg_0 => axi_rvalid_reg,
      axi_wdata(31 downto 0) => axi_wdata(31 downto 0),
      axi_wready_reg_0 => axi_wready,
      axi_wstrb(3 downto 0) => axi_wstrb(3 downto 0),
      axi_wvalid => axi_wvalid,
      blue(3 downto 0) => blue(3 downto 0),
      doutb(1) => char_from_VRAM(26),
      doutb(0) => char_from_VRAM(10),
      green(3 downto 0) => green(3 downto 0),
      \hc_reg[9]\(2) => hdmi_text_controller_v1_0_AXI_inst_n_64,
      \hc_reg[9]\(1) => hdmi_text_controller_v1_0_AXI_inst_n_65,
      \hc_reg[9]\(0) => hdmi_text_controller_v1_0_AXI_inst_n_66,
      ram0_i_16(5 downto 0) => drawY(9 downto 4),
      red(3 downto 0) => red(3 downto 0),
      \srl[23].srl16_i\ => vga_n_31,
      \vc_reg[9]\(0) => hdmi_text_controller_v1_0_AXI_inst_n_63,
      vga_to_hdmi_i_178_0 => vga_n_17,
      vga_to_hdmi_i_178_1 => vga_n_19,
      vga_to_hdmi_i_199_0 => vga_n_15,
      vga_to_hdmi_i_199_1 => vga_n_18,
      vga_to_hdmi_i_199_2 => vga_n_16,
      vga_to_hdmi_i_66 => vga_n_20
    );
vga: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_vga_controller
     port map (
      AR(0) => reset_ah,
      CLK => clk_25MHz,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ => vga_n_19,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ => vga_n_20,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => hdmi_text_controller_v1_0_AXI_inst_n_63,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(2) => hdmi_text_controller_v1_0_AXI_inst_n_64,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(1) => hdmi_text_controller_v1_0_AXI_inst_n_65,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => hdmi_text_controller_v1_0_AXI_inst_n_66,
      O(1 downto 0) => address_to_char0(5 downto 4),
      Q(6 downto 0) => drawX(9 downto 3),
      S(2) => hdmi_text_controller_v1_0_AXI_inst_n_60,
      S(1) => hdmi_text_controller_v1_0_AXI_inst_n_61,
      S(0) => hdmi_text_controller_v1_0_AXI_inst_n_62,
      addrb(7 downto 0) => \address_to_char__0\(10 downto 3),
      doutb(1) => char_from_VRAM(26),
      doutb(0) => char_from_VRAM(10),
      \hc_reg[2]_0\ => vga_n_31,
      hsync => hsync,
      \vc_reg[0]_0\ => vga_n_15,
      \vc_reg[0]_1\ => vga_n_16,
      \vc_reg[0]_2\ => vga_n_17,
      \vc_reg[1]_0\ => vga_n_18,
      \vc_reg[9]_0\(5 downto 0) => drawY(9 downto 4),
      vde => vde,
      vga_to_hdmi_i_166_0 => hdmi_text_controller_v1_0_AXI_inst_n_13,
      vga_to_hdmi_i_16_0 => hdmi_text_controller_v1_0_AXI_inst_n_11,
      vga_to_hdmi_i_179_0 => hdmi_text_controller_v1_0_AXI_inst_n_8,
      vga_to_hdmi_i_181_0 => hdmi_text_controller_v1_0_AXI_inst_n_14,
      vga_to_hdmi_i_181_1 => hdmi_text_controller_v1_0_AXI_inst_n_9,
      vga_to_hdmi_i_274_0 => hdmi_text_controller_v1_0_AXI_inst_n_10,
      vga_to_hdmi_i_274_1 => hdmi_text_controller_v1_0_AXI_inst_n_27,
      vga_to_hdmi_i_66_0 => hdmi_text_controller_v1_0_AXI_inst_n_12,
      vsync => vsync
    );
vga_to_hdmi: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_tx_0
     port map (
      TMDS_CLK_N => hdmi_clk_n,
      TMDS_CLK_P => hdmi_clk_p,
      TMDS_DATA_N(2 downto 0) => hdmi_tx_n(2 downto 0),
      TMDS_DATA_P(2 downto 0) => hdmi_tx_p(2 downto 0),
      ade => '0',
      aux0_din(3 downto 0) => B"0000",
      aux1_din(3 downto 0) => B"0000",
      aux2_din(3 downto 0) => B"0000",
      blue(3 downto 0) => blue(3 downto 0),
      green(3 downto 0) => green(3 downto 0),
      hsync => hsync,
      pix_clk => clk_25MHz,
      pix_clk_locked => locked,
      pix_clkx5 => clk_125MHz,
      red(3 downto 0) => red(3 downto 0),
      rst => reset_ah,
      vde => vde,
      vsync => vsync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    hdmi_clk_n : out STD_LOGIC;
    hdmi_clk_p : out STD_LOGIC;
    hdmi_tx_n : out STD_LOGIC_VECTOR ( 2 downto 0 );
    hdmi_tx_p : out STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_aclk : in STD_LOGIC;
    axi_aresetn : in STD_LOGIC;
    axi_awaddr : in STD_LOGIC_VECTOR ( 13 downto 0 );
    axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_awvalid : in STD_LOGIC;
    axi_awready : out STD_LOGIC;
    axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_wvalid : in STD_LOGIC;
    axi_wready : out STD_LOGIC;
    axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_bvalid : out STD_LOGIC;
    axi_bready : in STD_LOGIC;
    axi_araddr : in STD_LOGIC_VECTOR ( 13 downto 0 );
    axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    axi_arvalid : in STD_LOGIC;
    axi_arready : out STD_LOGIC;
    axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    axi_rvalid : out STD_LOGIC;
    axi_rready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "Lab7_2_hdmi_text_controller_0_0,hdmi_text_controller_v1_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "hdmi_text_controller_v1_0,Vivado 2022.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of axi_aclk : signal is "xilinx.com:signal:clock:1.0 AXI_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of axi_aclk : signal is "XIL_INTERFACENAME AXI_CLK, ASSOCIATED_BUSIF AXI, ASSOCIATED_RESET axi_aresetn, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_aresetn : signal is "xilinx.com:signal:reset:1.0 AXI_RST RST";
  attribute X_INTERFACE_PARAMETER of axi_aresetn : signal is "XIL_INTERFACENAME AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_arready : signal is "xilinx.com:interface:aximm:1.0 AXI ARREADY";
  attribute X_INTERFACE_INFO of axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 AXI ARVALID";
  attribute X_INTERFACE_INFO of axi_awready : signal is "xilinx.com:interface:aximm:1.0 AXI AWREADY";
  attribute X_INTERFACE_INFO of axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 AXI AWVALID";
  attribute X_INTERFACE_INFO of axi_bready : signal is "xilinx.com:interface:aximm:1.0 AXI BREADY";
  attribute X_INTERFACE_INFO of axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 AXI BVALID";
  attribute X_INTERFACE_INFO of axi_rready : signal is "xilinx.com:interface:aximm:1.0 AXI RREADY";
  attribute X_INTERFACE_PARAMETER of axi_rready : signal is "XIL_INTERFACENAME AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 4, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000, ID_WIDTH 0, ADDR_WIDTH 14, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 2, NUM_WRITE_OUTSTANDING 2, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN /clk_wiz_1_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 AXI RVALID";
  attribute X_INTERFACE_INFO of axi_wready : signal is "xilinx.com:interface:aximm:1.0 AXI WREADY";
  attribute X_INTERFACE_INFO of axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 AXI WVALID";
  attribute X_INTERFACE_INFO of hdmi_clk_n : signal is "xilinx.com:signal:clock:1.0 hdmi_clk_n CLK, xilinx.com:interface:hdmi:2.0 HDMI TMDS_CLK_N";
  attribute X_INTERFACE_PARAMETER of hdmi_clk_n : signal is "XIL_INTERFACENAME hdmi_clk_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of hdmi_clk_p : signal is "xilinx.com:signal:clock:1.0 hdmi_clk_p CLK, xilinx.com:interface:hdmi:2.0 HDMI TMDS_CLK_P";
  attribute X_INTERFACE_PARAMETER of hdmi_clk_p : signal is "XIL_INTERFACENAME hdmi_clk_p, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of axi_araddr : signal is "xilinx.com:interface:aximm:1.0 AXI ARADDR";
  attribute X_INTERFACE_INFO of axi_arprot : signal is "xilinx.com:interface:aximm:1.0 AXI ARPROT";
  attribute X_INTERFACE_INFO of axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 AXI AWADDR";
  attribute X_INTERFACE_INFO of axi_awprot : signal is "xilinx.com:interface:aximm:1.0 AXI AWPROT";
  attribute X_INTERFACE_INFO of axi_bresp : signal is "xilinx.com:interface:aximm:1.0 AXI BRESP";
  attribute X_INTERFACE_INFO of axi_rdata : signal is "xilinx.com:interface:aximm:1.0 AXI RDATA";
  attribute X_INTERFACE_INFO of axi_rresp : signal is "xilinx.com:interface:aximm:1.0 AXI RRESP";
  attribute X_INTERFACE_INFO of axi_wdata : signal is "xilinx.com:interface:aximm:1.0 AXI WDATA";
  attribute X_INTERFACE_INFO of axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 AXI WSTRB";
  attribute X_INTERFACE_INFO of hdmi_tx_n : signal is "xilinx.com:interface:hdmi:2.0 HDMI TMDS_DATA_N";
  attribute X_INTERFACE_INFO of hdmi_tx_p : signal is "xilinx.com:interface:hdmi:2.0 HDMI TMDS_DATA_P";
begin
  axi_bresp(1) <= \<const0>\;
  axi_bresp(0) <= \<const0>\;
  axi_rresp(1) <= \<const0>\;
  axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_hdmi_text_controller_v1_0
     port map (
      axi_aclk => axi_aclk,
      axi_araddr(11 downto 0) => axi_araddr(13 downto 2),
      axi_aresetn => axi_aresetn,
      axi_arready => axi_arready,
      axi_arvalid => axi_arvalid,
      axi_awaddr(11 downto 0) => axi_awaddr(13 downto 2),
      axi_awready => axi_awready,
      axi_awvalid => axi_awvalid,
      axi_bready => axi_bready,
      axi_bvalid => axi_bvalid,
      axi_rdata(31 downto 0) => axi_rdata(31 downto 0),
      axi_rready => axi_rready,
      axi_rvalid_reg => axi_rvalid,
      axi_wdata(31 downto 0) => axi_wdata(31 downto 0),
      axi_wready => axi_wready,
      axi_wstrb(3 downto 0) => axi_wstrb(3 downto 0),
      axi_wvalid => axi_wvalid,
      hdmi_clk_n => hdmi_clk_n,
      hdmi_clk_p => hdmi_clk_p,
      hdmi_tx_n(2 downto 0) => hdmi_tx_n(2 downto 0),
      hdmi_tx_p(2 downto 0) => hdmi_tx_p(2 downto 0)
    );
end STRUCTURE;
