5 18 101 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (mem4.1.vcd) 2 -o (mem4.1.cdd) 2 -v (mem4.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 mem4.1.v 8 30 1
2 1 3d 14 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 10 107000a 1 0 1 0 2 17 0 3 0 1 0 0
1 mem 2 11 30f000a 1 1 7 0 2 0 24 19 0 ffffff 0 0 0 ffffff d80180 0
1 i 3 12 107000a 1 0 31 0 32 49 0 ffffffff 0 f 7 0
4 1 14 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 mem4.1.v 0 19 1
2 2 0 15 50009 1 21004 0 0 2 16 0 0
2 3 1 15 10001 0 1410 0 0 2 1 a
2 4 37 15 10009 1 16 2 3
2 5 3d 16 10003 1 5002 0 0 1 18 0 1 0 0 0 0 $u1
2 6 0 18 280028 1 1008 0 0 32 48 2 0
2 7 0 18 290029 1 1008 0 0 32 48 2 0
2 8 4a 18 28002d 1 1008 6 7 2 18 0 3 0 0 0 0 mem
2 9 0 18 260026 1 1008 0 0 32 48 7 0
2 10 23 18 250027 1 1004 0 9 3 18 0 7 0 0 0 0 mem
2 11 58 18 22002d 1 8 8 10
2 12 0 18 190019 1 1008 0 0 32 48 2 0
2 13 0 18 1a001a 1 1008 0 0 32 48 1 0
2 14 49 18 19001e 1 1008 12 13 2 18 0 3 0 0 0 0 mem
2 15 0 18 170017 1 1008 0 0 32 48 6 0
2 16 23 18 160018 1 1004 0 15 3 18 0 7 0 0 0 0 mem
2 17 58 18 13001e 1 8 14 16
2 18 0 18 e000e 1 1008 0 0 32 48 1 0
2 19 0 18 c000c 1 1008 0 0 32 48 2 0
2 20 24 18 b000f 1 1208 18 19 2 18 0 3 0 0 0 0 mem
2 21 0 18 90009 1 1008 0 0 32 48 2 0
2 22 23 18 8000a 1 1004 0 21 3 18 0 7 0 0 0 0 mem
2 23 58 18 5000f 1 8 20 22
2 24 8 18 5001e 1 1208 17 23 2 18 0 3 2 0 1 0
2 25 8 18 5002d 1 1208 11 24 2 18 0 3 2 0 1 0
2 26 1 18 10001 0 1410 0 0 2 1 a
2 27 37 18 1002d 1 1a 25 26
4 4 15 1 11 5 5 4
4 5 16 1 0 27 0 4
4 27 18 1 0 0 0 4
3 1 main.$u0.$u1 "main.$u0.$u1" 0 mem4.1.v 0 0 1
2 28 0 16 80008 1 1004 0 0 32 48 0 0
2 29 1 16 60006 0 1410 0 0 32 33 i
2 30 37 16 60008 1 16 28 29
2 31 0 16 d000d 1 1008 0 0 32 48 8 0
2 32 1 16 b000b 9 100c 0 0 32 33 i
2 33 d 16 b000d 9 128e 31 32 1 50 0 1 1 1 0 0
2 34 1 17 130013 8 101c 0 0 32 33 i
2 35 1 17 e000e 8 141c 0 0 32 33 i
2 36 23 17 a000f 0 1410 0 35 3 18 0 7 0 0 0 0 mem
2 37 37 17 a0013 8 3e 34 36
2 38 0 16 140014 1 1008 0 0 32 48 1 0
2 39 1 16 120012 8 101c 0 0 32 33 i
2 40 6 16 120014 8 1298 38 39 32 50 0 ffffffff fffffffe 1 6 1
2 41 1 16 100010 0 1410 0 0 32 33 i
2 42 37 16 100014 8 3a 40 41
4 30 16 6 11 33 33 30
4 33 16 11 0 37 0 30
4 42 16 16 6 33 33 30
4 37 17 10 0 42 42 30
3 1 main.$u2 "main.$u2" 0 mem4.1.v 0 28 1
