-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2018.1
-- Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity preProcessStream is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    xStreamIn_V_V_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    xStreamIn_V_V_TVALID : IN STD_LOGIC;
    xStreamIn_V_V_TREADY : OUT STD_LOGIC;
    yStreamIn_V_V_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    yStreamIn_V_V_TVALID : IN STD_LOGIC;
    yStreamIn_V_V_TREADY : OUT STD_LOGIC;
    polStreamIn_V_V_TDATA : IN STD_LOGIC_VECTOR (7 downto 0);
    polStreamIn_V_V_TVALID : IN STD_LOGIC;
    polStreamIn_V_V_TREADY : OUT STD_LOGIC;
    tsStreamIn_V_V_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    tsStreamIn_V_V_TVALID : IN STD_LOGIC;
    tsStreamIn_V_V_TREADY : OUT STD_LOGIC;
    xStreamOut_V_V_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    xStreamOut_V_V_full_n : IN STD_LOGIC;
    xStreamOut_V_V_write : OUT STD_LOGIC;
    yStreamOut_V_V_din : OUT STD_LOGIC_VECTOR (9 downto 0);
    yStreamOut_V_V_full_n : IN STD_LOGIC;
    yStreamOut_V_V_write : OUT STD_LOGIC;
    polStreamOut_V_V_din : OUT STD_LOGIC_VECTOR (0 downto 0);
    polStreamOut_V_V_full_n : IN STD_LOGIC;
    polStreamOut_V_V_write : OUT STD_LOGIC;
    idxStreamOut_V_V_din : OUT STD_LOGIC_VECTOR (1 downto 0);
    idxStreamOut_V_V_full_n : IN STD_LOGIC;
    idxStreamOut_V_V_write : OUT STD_LOGIC;
    tsStreamOut_V_V_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    tsStreamOut_V_V_full_n : IN STD_LOGIC;
    tsStreamOut_V_V_write : OUT STD_LOGIC;
    packetEventDataStrea_din : OUT STD_LOGIC_VECTOR (95 downto 0);
    packetEventDataStrea_full_n : IN STD_LOGIC;
    packetEventDataStrea_write : OUT STD_LOGIC;
    glConfig_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    glConfig_V_empty_n : IN STD_LOGIC;
    glConfig_V_read : OUT STD_LOGIC;
    glConfig_V_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    glConfig_V_out_full_n : IN STD_LOGIC;
    glConfig_V_out_write : OUT STD_LOGIC;
    glStatus_currentAreaCntThr_out_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    glStatus_currentAreaCntThr_out_full_n : IN STD_LOGIC;
    glStatus_currentAreaCntThr_out_write : OUT STD_LOGIC;
    glStatus_inEventsNum_out_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    glStatus_inEventsNum_out_full_n : IN STD_LOGIC;
    glStatus_inEventsNum_out_write : OUT STD_LOGIC );
end;


architecture behav of preProcessStream is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_1B : STD_LOGIC_VECTOR (4 downto 0) := "11011";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv65_493DF : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000000000000000001001001001111011111";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv16_147 : STD_LOGIC_VECTOR (15 downto 0) := "0000000101000111";
    constant ap_const_lv16_F3 : STD_LOGIC_VECTOR (15 downto 0) := "0000000011110011";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal xStreamIn_V_V_0_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal xStreamIn_V_V_0_vld_in : STD_LOGIC;
    signal xStreamIn_V_V_0_vld_out : STD_LOGIC;
    signal xStreamIn_V_V_0_ack_in : STD_LOGIC;
    signal xStreamIn_V_V_0_ack_out : STD_LOGIC;
    signal xStreamIn_V_V_0_payload_A : STD_LOGIC_VECTOR (15 downto 0);
    signal xStreamIn_V_V_0_payload_B : STD_LOGIC_VECTOR (15 downto 0);
    signal xStreamIn_V_V_0_sel_rd : STD_LOGIC := '0';
    signal xStreamIn_V_V_0_sel_wr : STD_LOGIC := '0';
    signal xStreamIn_V_V_0_sel : STD_LOGIC;
    signal xStreamIn_V_V_0_load_A : STD_LOGIC;
    signal xStreamIn_V_V_0_load_B : STD_LOGIC;
    signal xStreamIn_V_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal xStreamIn_V_V_0_state_cmp_full : STD_LOGIC;
    signal yStreamIn_V_V_0_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal yStreamIn_V_V_0_vld_in : STD_LOGIC;
    signal yStreamIn_V_V_0_vld_out : STD_LOGIC;
    signal yStreamIn_V_V_0_ack_in : STD_LOGIC;
    signal yStreamIn_V_V_0_ack_out : STD_LOGIC;
    signal yStreamIn_V_V_0_payload_A : STD_LOGIC_VECTOR (15 downto 0);
    signal yStreamIn_V_V_0_payload_B : STD_LOGIC_VECTOR (15 downto 0);
    signal yStreamIn_V_V_0_sel_rd : STD_LOGIC := '0';
    signal yStreamIn_V_V_0_sel_wr : STD_LOGIC := '0';
    signal yStreamIn_V_V_0_sel : STD_LOGIC;
    signal yStreamIn_V_V_0_load_A : STD_LOGIC;
    signal yStreamIn_V_V_0_load_B : STD_LOGIC;
    signal yStreamIn_V_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal yStreamIn_V_V_0_state_cmp_full : STD_LOGIC;
    signal polStreamIn_V_V_0_data_out : STD_LOGIC_VECTOR (7 downto 0);
    signal polStreamIn_V_V_0_vld_in : STD_LOGIC;
    signal polStreamIn_V_V_0_vld_out : STD_LOGIC;
    signal polStreamIn_V_V_0_ack_in : STD_LOGIC;
    signal polStreamIn_V_V_0_ack_out : STD_LOGIC;
    signal polStreamIn_V_V_0_payload_A : STD_LOGIC_VECTOR (7 downto 0);
    signal polStreamIn_V_V_0_payload_B : STD_LOGIC_VECTOR (7 downto 0);
    signal polStreamIn_V_V_0_sel_rd : STD_LOGIC := '0';
    signal polStreamIn_V_V_0_sel_wr : STD_LOGIC := '0';
    signal polStreamIn_V_V_0_sel : STD_LOGIC;
    signal polStreamIn_V_V_0_load_A : STD_LOGIC;
    signal polStreamIn_V_V_0_load_B : STD_LOGIC;
    signal polStreamIn_V_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal polStreamIn_V_V_0_state_cmp_full : STD_LOGIC;
    signal tsStreamIn_V_V_0_data_out : STD_LOGIC_VECTOR (63 downto 0);
    signal tsStreamIn_V_V_0_vld_in : STD_LOGIC;
    signal tsStreamIn_V_V_0_vld_out : STD_LOGIC;
    signal tsStreamIn_V_V_0_ack_in : STD_LOGIC;
    signal tsStreamIn_V_V_0_ack_out : STD_LOGIC;
    signal tsStreamIn_V_V_0_payload_A : STD_LOGIC_VECTOR (63 downto 0);
    signal tsStreamIn_V_V_0_payload_B : STD_LOGIC_VECTOR (63 downto 0);
    signal tsStreamIn_V_V_0_sel_rd : STD_LOGIC := '0';
    signal tsStreamIn_V_V_0_sel_wr : STD_LOGIC := '0';
    signal tsStreamIn_V_V_0_sel : STD_LOGIC;
    signal tsStreamIn_V_V_0_load_A : STD_LOGIC;
    signal tsStreamIn_V_V_0_load_B : STD_LOGIC;
    signal tsStreamIn_V_V_0_state : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal tsStreamIn_V_V_0_state_cmp_full : STD_LOGIC;
    signal glSFASTAreaCntThr : STD_LOGIC_VECTOR (15 downto 0) := "0000001010111100";
    signal areaCountExceeded_V : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal sliceIdxReg_V : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal currentTsHW : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal areaEventRegs_0_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_0_ce0 : STD_LOGIC;
    signal areaEventRegs_0_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_0_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_0_ce1 : STD_LOGIC;
    signal areaEventRegs_0_we1 : STD_LOGIC;
    signal areaEventRegs_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_1_ce0 : STD_LOGIC;
    signal areaEventRegs_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_1_ce1 : STD_LOGIC;
    signal areaEventRegs_1_we1 : STD_LOGIC;
    signal areaEventRegs_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_2_ce0 : STD_LOGIC;
    signal areaEventRegs_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_2_ce1 : STD_LOGIC;
    signal areaEventRegs_2_we1 : STD_LOGIC;
    signal areaEventRegs_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_3_ce0 : STD_LOGIC;
    signal areaEventRegs_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_3_ce1 : STD_LOGIC;
    signal areaEventRegs_3_we1 : STD_LOGIC;
    signal areaEventRegs_3_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_4_ce0 : STD_LOGIC;
    signal areaEventRegs_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_4_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_4_ce1 : STD_LOGIC;
    signal areaEventRegs_4_we1 : STD_LOGIC;
    signal areaEventRegs_4_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_5_ce0 : STD_LOGIC;
    signal areaEventRegs_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_5_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_5_ce1 : STD_LOGIC;
    signal areaEventRegs_5_we1 : STD_LOGIC;
    signal areaEventRegs_5_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_6_ce0 : STD_LOGIC;
    signal areaEventRegs_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_6_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_6_ce1 : STD_LOGIC;
    signal areaEventRegs_6_we1 : STD_LOGIC;
    signal areaEventRegs_6_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_7_ce0 : STD_LOGIC;
    signal areaEventRegs_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_7_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_7_ce1 : STD_LOGIC;
    signal areaEventRegs_7_we1 : STD_LOGIC;
    signal areaEventRegs_7_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_8_ce0 : STD_LOGIC;
    signal areaEventRegs_8_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_8_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_8_ce1 : STD_LOGIC;
    signal areaEventRegs_8_we1 : STD_LOGIC;
    signal areaEventRegs_8_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_9_ce0 : STD_LOGIC;
    signal areaEventRegs_9_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_9_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_9_ce1 : STD_LOGIC;
    signal areaEventRegs_9_we1 : STD_LOGIC;
    signal areaEventRegs_9_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_10_ce0 : STD_LOGIC;
    signal areaEventRegs_10_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_10_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_10_ce1 : STD_LOGIC;
    signal areaEventRegs_10_we1 : STD_LOGIC;
    signal areaEventRegs_10_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_11_ce0 : STD_LOGIC;
    signal areaEventRegs_11_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_11_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_11_ce1 : STD_LOGIC;
    signal areaEventRegs_11_we1 : STD_LOGIC;
    signal areaEventRegs_11_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_12_ce0 : STD_LOGIC;
    signal areaEventRegs_12_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_12_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_12_ce1 : STD_LOGIC;
    signal areaEventRegs_12_we1 : STD_LOGIC;
    signal areaEventRegs_12_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_13_ce0 : STD_LOGIC;
    signal areaEventRegs_13_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_13_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_13_ce1 : STD_LOGIC;
    signal areaEventRegs_13_we1 : STD_LOGIC;
    signal areaEventRegs_13_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_14_ce0 : STD_LOGIC;
    signal areaEventRegs_14_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_14_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_14_ce1 : STD_LOGIC;
    signal areaEventRegs_14_we1 : STD_LOGIC;
    signal areaEventRegs_14_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_15_ce0 : STD_LOGIC;
    signal areaEventRegs_15_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_15_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_15_ce1 : STD_LOGIC;
    signal areaEventRegs_15_we1 : STD_LOGIC;
    signal areaEventRegs_15_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_16_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_16_ce0 : STD_LOGIC;
    signal areaEventRegs_16_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_16_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_16_ce1 : STD_LOGIC;
    signal areaEventRegs_16_we1 : STD_LOGIC;
    signal areaEventRegs_16_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_17_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_17_ce0 : STD_LOGIC;
    signal areaEventRegs_17_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_17_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_17_ce1 : STD_LOGIC;
    signal areaEventRegs_17_we1 : STD_LOGIC;
    signal areaEventRegs_17_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_18_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_18_ce0 : STD_LOGIC;
    signal areaEventRegs_18_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_18_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_18_ce1 : STD_LOGIC;
    signal areaEventRegs_18_we1 : STD_LOGIC;
    signal areaEventRegs_18_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_19_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_19_ce0 : STD_LOGIC;
    signal areaEventRegs_19_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_19_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_19_ce1 : STD_LOGIC;
    signal areaEventRegs_19_we1 : STD_LOGIC;
    signal areaEventRegs_19_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_20_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_20_ce0 : STD_LOGIC;
    signal areaEventRegs_20_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_20_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_20_ce1 : STD_LOGIC;
    signal areaEventRegs_20_we1 : STD_LOGIC;
    signal areaEventRegs_20_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_21_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_21_ce0 : STD_LOGIC;
    signal areaEventRegs_21_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_21_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_21_ce1 : STD_LOGIC;
    signal areaEventRegs_21_we1 : STD_LOGIC;
    signal areaEventRegs_21_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_22_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_22_ce0 : STD_LOGIC;
    signal areaEventRegs_22_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_22_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_22_ce1 : STD_LOGIC;
    signal areaEventRegs_22_we1 : STD_LOGIC;
    signal areaEventRegs_22_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_23_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_23_ce0 : STD_LOGIC;
    signal areaEventRegs_23_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_23_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_23_ce1 : STD_LOGIC;
    signal areaEventRegs_23_we1 : STD_LOGIC;
    signal areaEventRegs_23_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_24_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_24_ce0 : STD_LOGIC;
    signal areaEventRegs_24_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_24_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_24_ce1 : STD_LOGIC;
    signal areaEventRegs_24_we1 : STD_LOGIC;
    signal areaEventRegs_24_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_25_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_25_ce0 : STD_LOGIC;
    signal areaEventRegs_25_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_25_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_25_ce1 : STD_LOGIC;
    signal areaEventRegs_25_we1 : STD_LOGIC;
    signal areaEventRegs_25_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_26_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_26_ce0 : STD_LOGIC;
    signal areaEventRegs_26_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_26_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_26_ce1 : STD_LOGIC;
    signal areaEventRegs_26_we1 : STD_LOGIC;
    signal areaEventRegs_26_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_27_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_27_ce0 : STD_LOGIC;
    signal areaEventRegs_27_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_27_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_27_ce1 : STD_LOGIC;
    signal areaEventRegs_27_we1 : STD_LOGIC;
    signal areaEventRegs_27_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_28_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_28_ce0 : STD_LOGIC;
    signal areaEventRegs_28_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_28_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_28_ce1 : STD_LOGIC;
    signal areaEventRegs_28_we1 : STD_LOGIC;
    signal areaEventRegs_28_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_29_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_29_ce0 : STD_LOGIC;
    signal areaEventRegs_29_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_29_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_29_ce1 : STD_LOGIC;
    signal areaEventRegs_29_we1 : STD_LOGIC;
    signal areaEventRegs_29_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_30_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_30_ce0 : STD_LOGIC;
    signal areaEventRegs_30_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_30_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_30_ce1 : STD_LOGIC;
    signal areaEventRegs_30_we1 : STD_LOGIC;
    signal areaEventRegs_30_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_31_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_31_ce0 : STD_LOGIC;
    signal areaEventRegs_31_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaEventRegs_31_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_31_ce1 : STD_LOGIC;
    signal areaEventRegs_31_we1 : STD_LOGIC;
    signal areaEventRegs_31_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal inEventsNum : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal xStreamIn_V_V_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal yStreamIn_V_V_TDATA_blk_n : STD_LOGIC;
    signal polStreamIn_V_V_TDATA_blk_n : STD_LOGIC;
    signal tsStreamIn_V_V_TDATA_blk_n : STD_LOGIC;
    signal xStreamOut_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal yStreamOut_V_V_blk_n : STD_LOGIC;
    signal polStreamOut_V_V_blk_n : STD_LOGIC;
    signal idxStreamOut_V_V_blk_n : STD_LOGIC;
    signal tsStreamOut_V_V_blk_n : STD_LOGIC;
    signal packetEventDataStrea_blk_n : STD_LOGIC;
    signal glConfig_V_blk_n : STD_LOGIC;
    signal glConfig_V_out_blk_n : STD_LOGIC;
    signal glStatus_currentAreaCntThr_out_blk_n : STD_LOGIC;
    signal glStatus_inEventsNum_out_blk_n : STD_LOGIC;
    signal p_Val2_s_reg_1546 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal tmp_146_reg_1551 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_18_reg_1555 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_state2 : BOOLEAN;
    signal tmp_V_19_reg_1563 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_V_20_reg_1572 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_V_15_fu_1181_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_15_reg_1580 : STD_LOGIC_VECTOR (0 downto 0);
    signal glSFASTAreaCntThr_lo_reg_1586 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal areaCountExceeded_V_s_load_fu_1210_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal areaCountExceeded_V_s_reg_1592 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_fu_1235_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_i_reg_1601 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_34_i_i_fu_1241_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_34_i_i_reg_1605 : STD_LOGIC_VECTOR (1 downto 0);
    signal areaX_fu_1268_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal areaEventRegs_0_addr_1_reg_1618 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal areaEventRegs_1_addr_1_reg_1624 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_2_addr_1_reg_1630 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_3_addr_1_reg_1636 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_4_addr_1_reg_1642 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_5_addr_1_reg_1648 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_6_addr_1_reg_1654 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_7_addr_1_reg_1660 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_8_addr_1_reg_1666 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_9_addr_1_reg_1672 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_10_add_1_reg_1678 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_11_add_1_reg_1684 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_12_add_1_reg_1690 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_13_add_1_reg_1696 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_14_add_1_reg_1702 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_15_add_1_reg_1708 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_16_add_1_reg_1714 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_17_add_1_reg_1720 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_18_add_1_reg_1726 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_19_add_1_reg_1732 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_20_add_1_reg_1738 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_21_add_1_reg_1744 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_22_add_1_reg_1750 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_23_add_1_reg_1756 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_24_add_1_reg_1762 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_25_add_1_reg_1768 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_26_add_1_reg_1774 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_27_add_1_reg_1780 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_28_add_1_reg_1786 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_29_add_1_reg_1792 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_30_add_1_reg_1798 : STD_LOGIC_VECTOR (4 downto 0);
    signal areaEventRegs_31_add_1_reg_1804 : STD_LOGIC_VECTOR (4 downto 0);
    signal r_V_11_t_i_i_reg_1810 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal c_1_fu_1425_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal c_1_reg_1814 : STD_LOGIC_VECTOR (15 downto 0);
    signal areaX_i_i_reg_1142 : STD_LOGIC_VECTOR (5 downto 0);
    signal exitcond1_i_i_fu_1262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_V_17_reg_1153 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_38_i_i_fu_1274_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_37_i_i_fu_1310_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state7 : BOOLEAN;
    signal glStatus_inEventsNum_fu_1533_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal rev_fu_1435_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_147_fu_1253_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_V_fu_1222_p1 : STD_LOGIC_VECTOR (64 downto 0);
    signal rhs_V_fu_1225_p1 : STD_LOGIC_VECTOR (64 downto 0);
    signal r_V_fu_1229_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal grp_fu_1164_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal c_fu_1355_p33 : STD_LOGIC_VECTOR (4 downto 0);
    signal c_fu_1355_p34 : STD_LOGIC_VECTOR (15 downto 0);
    signal ult_fu_1431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_148_fu_1447_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal tmp_150_fu_1471_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal icmp_fu_1460_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp1_i_i_fu_1466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp1_fu_1480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal phitmp3_i_i_fu_1486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp5_fu_1497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_1491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_cond2_i_i_fu_1503_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_151_fu_1509_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);

    component SFAST_process_datHfu IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        din27_WIDTH : INTEGER;
        din28_WIDTH : INTEGER;
        din29_WIDTH : INTEGER;
        din30_WIDTH : INTEGER;
        din31_WIDTH : INTEGER;
        din32_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        din3 : IN STD_LOGIC_VECTOR (15 downto 0);
        din4 : IN STD_LOGIC_VECTOR (15 downto 0);
        din5 : IN STD_LOGIC_VECTOR (15 downto 0);
        din6 : IN STD_LOGIC_VECTOR (15 downto 0);
        din7 : IN STD_LOGIC_VECTOR (15 downto 0);
        din8 : IN STD_LOGIC_VECTOR (15 downto 0);
        din9 : IN STD_LOGIC_VECTOR (15 downto 0);
        din10 : IN STD_LOGIC_VECTOR (15 downto 0);
        din11 : IN STD_LOGIC_VECTOR (15 downto 0);
        din12 : IN STD_LOGIC_VECTOR (15 downto 0);
        din13 : IN STD_LOGIC_VECTOR (15 downto 0);
        din14 : IN STD_LOGIC_VECTOR (15 downto 0);
        din15 : IN STD_LOGIC_VECTOR (15 downto 0);
        din16 : IN STD_LOGIC_VECTOR (15 downto 0);
        din17 : IN STD_LOGIC_VECTOR (15 downto 0);
        din18 : IN STD_LOGIC_VECTOR (15 downto 0);
        din19 : IN STD_LOGIC_VECTOR (15 downto 0);
        din20 : IN STD_LOGIC_VECTOR (15 downto 0);
        din21 : IN STD_LOGIC_VECTOR (15 downto 0);
        din22 : IN STD_LOGIC_VECTOR (15 downto 0);
        din23 : IN STD_LOGIC_VECTOR (15 downto 0);
        din24 : IN STD_LOGIC_VECTOR (15 downto 0);
        din25 : IN STD_LOGIC_VECTOR (15 downto 0);
        din26 : IN STD_LOGIC_VECTOR (15 downto 0);
        din27 : IN STD_LOGIC_VECTOR (15 downto 0);
        din28 : IN STD_LOGIC_VECTOR (15 downto 0);
        din29 : IN STD_LOGIC_VECTOR (15 downto 0);
        din30 : IN STD_LOGIC_VECTOR (15 downto 0);
        din31 : IN STD_LOGIC_VECTOR (15 downto 0);
        din32 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component preProcessStream_bkb IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    areaEventRegs_0_U : component preProcessStream_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_0_address0,
        ce0 => areaEventRegs_0_ce0,
        q0 => areaEventRegs_0_q0,
        address1 => areaEventRegs_0_address1,
        ce1 => areaEventRegs_0_ce1,
        we1 => areaEventRegs_0_we1,
        d1 => areaEventRegs_0_d1);

    areaEventRegs_1_U : component preProcessStream_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_1_address0,
        ce0 => areaEventRegs_1_ce0,
        q0 => areaEventRegs_1_q0,
        address1 => areaEventRegs_1_address1,
        ce1 => areaEventRegs_1_ce1,
        we1 => areaEventRegs_1_we1,
        d1 => areaEventRegs_1_d1);

    areaEventRegs_2_U : component preProcessStream_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_2_address0,
        ce0 => areaEventRegs_2_ce0,
        q0 => areaEventRegs_2_q0,
        address1 => areaEventRegs_2_address1,
        ce1 => areaEventRegs_2_ce1,
        we1 => areaEventRegs_2_we1,
        d1 => areaEventRegs_2_d1);

    areaEventRegs_3_U : component preProcessStream_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_3_address0,
        ce0 => areaEventRegs_3_ce0,
        q0 => areaEventRegs_3_q0,
        address1 => areaEventRegs_3_address1,
        ce1 => areaEventRegs_3_ce1,
        we1 => areaEventRegs_3_we1,
        d1 => areaEventRegs_3_d1);

    areaEventRegs_4_U : component preProcessStream_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_4_address0,
        ce0 => areaEventRegs_4_ce0,
        q0 => areaEventRegs_4_q0,
        address1 => areaEventRegs_4_address1,
        ce1 => areaEventRegs_4_ce1,
        we1 => areaEventRegs_4_we1,
        d1 => areaEventRegs_4_d1);

    areaEventRegs_5_U : component preProcessStream_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_5_address0,
        ce0 => areaEventRegs_5_ce0,
        q0 => areaEventRegs_5_q0,
        address1 => areaEventRegs_5_address1,
        ce1 => areaEventRegs_5_ce1,
        we1 => areaEventRegs_5_we1,
        d1 => areaEventRegs_5_d1);

    areaEventRegs_6_U : component preProcessStream_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_6_address0,
        ce0 => areaEventRegs_6_ce0,
        q0 => areaEventRegs_6_q0,
        address1 => areaEventRegs_6_address1,
        ce1 => areaEventRegs_6_ce1,
        we1 => areaEventRegs_6_we1,
        d1 => areaEventRegs_6_d1);

    areaEventRegs_7_U : component preProcessStream_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_7_address0,
        ce0 => areaEventRegs_7_ce0,
        q0 => areaEventRegs_7_q0,
        address1 => areaEventRegs_7_address1,
        ce1 => areaEventRegs_7_ce1,
        we1 => areaEventRegs_7_we1,
        d1 => areaEventRegs_7_d1);

    areaEventRegs_8_U : component preProcessStream_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_8_address0,
        ce0 => areaEventRegs_8_ce0,
        q0 => areaEventRegs_8_q0,
        address1 => areaEventRegs_8_address1,
        ce1 => areaEventRegs_8_ce1,
        we1 => areaEventRegs_8_we1,
        d1 => areaEventRegs_8_d1);

    areaEventRegs_9_U : component preProcessStream_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_9_address0,
        ce0 => areaEventRegs_9_ce0,
        q0 => areaEventRegs_9_q0,
        address1 => areaEventRegs_9_address1,
        ce1 => areaEventRegs_9_ce1,
        we1 => areaEventRegs_9_we1,
        d1 => areaEventRegs_9_d1);

    areaEventRegs_10_U : component preProcessStream_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_10_address0,
        ce0 => areaEventRegs_10_ce0,
        q0 => areaEventRegs_10_q0,
        address1 => areaEventRegs_10_address1,
        ce1 => areaEventRegs_10_ce1,
        we1 => areaEventRegs_10_we1,
        d1 => areaEventRegs_10_d1);

    areaEventRegs_11_U : component preProcessStream_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_11_address0,
        ce0 => areaEventRegs_11_ce0,
        q0 => areaEventRegs_11_q0,
        address1 => areaEventRegs_11_address1,
        ce1 => areaEventRegs_11_ce1,
        we1 => areaEventRegs_11_we1,
        d1 => areaEventRegs_11_d1);

    areaEventRegs_12_U : component preProcessStream_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_12_address0,
        ce0 => areaEventRegs_12_ce0,
        q0 => areaEventRegs_12_q0,
        address1 => areaEventRegs_12_address1,
        ce1 => areaEventRegs_12_ce1,
        we1 => areaEventRegs_12_we1,
        d1 => areaEventRegs_12_d1);

    areaEventRegs_13_U : component preProcessStream_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_13_address0,
        ce0 => areaEventRegs_13_ce0,
        q0 => areaEventRegs_13_q0,
        address1 => areaEventRegs_13_address1,
        ce1 => areaEventRegs_13_ce1,
        we1 => areaEventRegs_13_we1,
        d1 => areaEventRegs_13_d1);

    areaEventRegs_14_U : component preProcessStream_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_14_address0,
        ce0 => areaEventRegs_14_ce0,
        q0 => areaEventRegs_14_q0,
        address1 => areaEventRegs_14_address1,
        ce1 => areaEventRegs_14_ce1,
        we1 => areaEventRegs_14_we1,
        d1 => areaEventRegs_14_d1);

    areaEventRegs_15_U : component preProcessStream_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_15_address0,
        ce0 => areaEventRegs_15_ce0,
        q0 => areaEventRegs_15_q0,
        address1 => areaEventRegs_15_address1,
        ce1 => areaEventRegs_15_ce1,
        we1 => areaEventRegs_15_we1,
        d1 => areaEventRegs_15_d1);

    areaEventRegs_16_U : component preProcessStream_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_16_address0,
        ce0 => areaEventRegs_16_ce0,
        q0 => areaEventRegs_16_q0,
        address1 => areaEventRegs_16_address1,
        ce1 => areaEventRegs_16_ce1,
        we1 => areaEventRegs_16_we1,
        d1 => areaEventRegs_16_d1);

    areaEventRegs_17_U : component preProcessStream_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_17_address0,
        ce0 => areaEventRegs_17_ce0,
        q0 => areaEventRegs_17_q0,
        address1 => areaEventRegs_17_address1,
        ce1 => areaEventRegs_17_ce1,
        we1 => areaEventRegs_17_we1,
        d1 => areaEventRegs_17_d1);

    areaEventRegs_18_U : component preProcessStream_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_18_address0,
        ce0 => areaEventRegs_18_ce0,
        q0 => areaEventRegs_18_q0,
        address1 => areaEventRegs_18_address1,
        ce1 => areaEventRegs_18_ce1,
        we1 => areaEventRegs_18_we1,
        d1 => areaEventRegs_18_d1);

    areaEventRegs_19_U : component preProcessStream_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_19_address0,
        ce0 => areaEventRegs_19_ce0,
        q0 => areaEventRegs_19_q0,
        address1 => areaEventRegs_19_address1,
        ce1 => areaEventRegs_19_ce1,
        we1 => areaEventRegs_19_we1,
        d1 => areaEventRegs_19_d1);

    areaEventRegs_20_U : component preProcessStream_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_20_address0,
        ce0 => areaEventRegs_20_ce0,
        q0 => areaEventRegs_20_q0,
        address1 => areaEventRegs_20_address1,
        ce1 => areaEventRegs_20_ce1,
        we1 => areaEventRegs_20_we1,
        d1 => areaEventRegs_20_d1);

    areaEventRegs_21_U : component preProcessStream_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_21_address0,
        ce0 => areaEventRegs_21_ce0,
        q0 => areaEventRegs_21_q0,
        address1 => areaEventRegs_21_address1,
        ce1 => areaEventRegs_21_ce1,
        we1 => areaEventRegs_21_we1,
        d1 => areaEventRegs_21_d1);

    areaEventRegs_22_U : component preProcessStream_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_22_address0,
        ce0 => areaEventRegs_22_ce0,
        q0 => areaEventRegs_22_q0,
        address1 => areaEventRegs_22_address1,
        ce1 => areaEventRegs_22_ce1,
        we1 => areaEventRegs_22_we1,
        d1 => areaEventRegs_22_d1);

    areaEventRegs_23_U : component preProcessStream_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_23_address0,
        ce0 => areaEventRegs_23_ce0,
        q0 => areaEventRegs_23_q0,
        address1 => areaEventRegs_23_address1,
        ce1 => areaEventRegs_23_ce1,
        we1 => areaEventRegs_23_we1,
        d1 => areaEventRegs_23_d1);

    areaEventRegs_24_U : component preProcessStream_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_24_address0,
        ce0 => areaEventRegs_24_ce0,
        q0 => areaEventRegs_24_q0,
        address1 => areaEventRegs_24_address1,
        ce1 => areaEventRegs_24_ce1,
        we1 => areaEventRegs_24_we1,
        d1 => areaEventRegs_24_d1);

    areaEventRegs_25_U : component preProcessStream_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_25_address0,
        ce0 => areaEventRegs_25_ce0,
        q0 => areaEventRegs_25_q0,
        address1 => areaEventRegs_25_address1,
        ce1 => areaEventRegs_25_ce1,
        we1 => areaEventRegs_25_we1,
        d1 => areaEventRegs_25_d1);

    areaEventRegs_26_U : component preProcessStream_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_26_address0,
        ce0 => areaEventRegs_26_ce0,
        q0 => areaEventRegs_26_q0,
        address1 => areaEventRegs_26_address1,
        ce1 => areaEventRegs_26_ce1,
        we1 => areaEventRegs_26_we1,
        d1 => areaEventRegs_26_d1);

    areaEventRegs_27_U : component preProcessStream_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_27_address0,
        ce0 => areaEventRegs_27_ce0,
        q0 => areaEventRegs_27_q0,
        address1 => areaEventRegs_27_address1,
        ce1 => areaEventRegs_27_ce1,
        we1 => areaEventRegs_27_we1,
        d1 => areaEventRegs_27_d1);

    areaEventRegs_28_U : component preProcessStream_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_28_address0,
        ce0 => areaEventRegs_28_ce0,
        q0 => areaEventRegs_28_q0,
        address1 => areaEventRegs_28_address1,
        ce1 => areaEventRegs_28_ce1,
        we1 => areaEventRegs_28_we1,
        d1 => areaEventRegs_28_d1);

    areaEventRegs_29_U : component preProcessStream_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_29_address0,
        ce0 => areaEventRegs_29_ce0,
        q0 => areaEventRegs_29_q0,
        address1 => areaEventRegs_29_address1,
        ce1 => areaEventRegs_29_ce1,
        we1 => areaEventRegs_29_we1,
        d1 => areaEventRegs_29_d1);

    areaEventRegs_30_U : component preProcessStream_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_30_address0,
        ce0 => areaEventRegs_30_ce0,
        q0 => areaEventRegs_30_q0,
        address1 => areaEventRegs_30_address1,
        ce1 => areaEventRegs_30_ce1,
        we1 => areaEventRegs_30_we1,
        d1 => areaEventRegs_30_d1);

    areaEventRegs_31_U : component preProcessStream_bkb
    generic map (
        DataWidth => 16,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => areaEventRegs_31_address0,
        ce0 => areaEventRegs_31_ce0,
        q0 => areaEventRegs_31_q0,
        address1 => areaEventRegs_31_address1,
        ce1 => areaEventRegs_31_ce1,
        we1 => areaEventRegs_31_we1,
        d1 => areaEventRegs_31_d1);

    SFAST_process_datHfu_U3 : component SFAST_process_datHfu
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        din2_WIDTH => 16,
        din3_WIDTH => 16,
        din4_WIDTH => 16,
        din5_WIDTH => 16,
        din6_WIDTH => 16,
        din7_WIDTH => 16,
        din8_WIDTH => 16,
        din9_WIDTH => 16,
        din10_WIDTH => 16,
        din11_WIDTH => 16,
        din12_WIDTH => 16,
        din13_WIDTH => 16,
        din14_WIDTH => 16,
        din15_WIDTH => 16,
        din16_WIDTH => 16,
        din17_WIDTH => 16,
        din18_WIDTH => 16,
        din19_WIDTH => 16,
        din20_WIDTH => 16,
        din21_WIDTH => 16,
        din22_WIDTH => 16,
        din23_WIDTH => 16,
        din24_WIDTH => 16,
        din25_WIDTH => 16,
        din26_WIDTH => 16,
        din27_WIDTH => 16,
        din28_WIDTH => 16,
        din29_WIDTH => 16,
        din30_WIDTH => 16,
        din31_WIDTH => 16,
        din32_WIDTH => 5,
        dout_WIDTH => 16)
    port map (
        din0 => areaEventRegs_0_q0,
        din1 => areaEventRegs_1_q0,
        din2 => areaEventRegs_2_q0,
        din3 => areaEventRegs_3_q0,
        din4 => areaEventRegs_4_q0,
        din5 => areaEventRegs_5_q0,
        din6 => areaEventRegs_6_q0,
        din7 => areaEventRegs_7_q0,
        din8 => areaEventRegs_8_q0,
        din9 => areaEventRegs_9_q0,
        din10 => areaEventRegs_10_q0,
        din11 => areaEventRegs_11_q0,
        din12 => areaEventRegs_12_q0,
        din13 => areaEventRegs_13_q0,
        din14 => areaEventRegs_14_q0,
        din15 => areaEventRegs_15_q0,
        din16 => areaEventRegs_16_q0,
        din17 => areaEventRegs_17_q0,
        din18 => areaEventRegs_18_q0,
        din19 => areaEventRegs_19_q0,
        din20 => areaEventRegs_20_q0,
        din21 => areaEventRegs_21_q0,
        din22 => areaEventRegs_22_q0,
        din23 => areaEventRegs_23_q0,
        din24 => areaEventRegs_24_q0,
        din25 => areaEventRegs_25_q0,
        din26 => areaEventRegs_26_q0,
        din27 => areaEventRegs_27_q0,
        din28 => areaEventRegs_28_q0,
        din29 => areaEventRegs_29_q0,
        din30 => areaEventRegs_30_q0,
        din31 => areaEventRegs_31_q0,
        din32 => c_fu_1355_p33,
        dout => c_fu_1355_p34);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    polStreamIn_V_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                polStreamIn_V_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((polStreamIn_V_V_0_ack_out = ap_const_logic_1) and (polStreamIn_V_V_0_vld_out = ap_const_logic_1))) then 
                                        polStreamIn_V_V_0_sel_rd <= not(polStreamIn_V_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    polStreamIn_V_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                polStreamIn_V_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((polStreamIn_V_V_0_ack_in = ap_const_logic_1) and (polStreamIn_V_V_0_vld_in = ap_const_logic_1))) then 
                                        polStreamIn_V_V_0_sel_wr <= not(polStreamIn_V_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    polStreamIn_V_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                polStreamIn_V_V_0_state <= ap_const_lv2_0;
            else
                if ((((polStreamIn_V_V_0_state = ap_const_lv2_2) and (polStreamIn_V_V_0_vld_in = ap_const_logic_0)) or ((polStreamIn_V_V_0_state = ap_const_lv2_3) and (polStreamIn_V_V_0_vld_in = ap_const_logic_0) and (polStreamIn_V_V_0_ack_out = ap_const_logic_1)))) then 
                    polStreamIn_V_V_0_state <= ap_const_lv2_2;
                elsif ((((polStreamIn_V_V_0_state = ap_const_lv2_1) and (polStreamIn_V_V_0_ack_out = ap_const_logic_0)) or ((polStreamIn_V_V_0_state = ap_const_lv2_3) and (polStreamIn_V_V_0_ack_out = ap_const_logic_0) and (polStreamIn_V_V_0_vld_in = ap_const_logic_1)))) then 
                    polStreamIn_V_V_0_state <= ap_const_lv2_1;
                elsif (((not(((polStreamIn_V_V_0_vld_in = ap_const_logic_0) and (polStreamIn_V_V_0_ack_out = ap_const_logic_1))) and not(((polStreamIn_V_V_0_ack_out = ap_const_logic_0) and (polStreamIn_V_V_0_vld_in = ap_const_logic_1))) and (polStreamIn_V_V_0_state = ap_const_lv2_3)) or ((polStreamIn_V_V_0_state = ap_const_lv2_1) and (polStreamIn_V_V_0_ack_out = ap_const_logic_1)) or ((polStreamIn_V_V_0_state = ap_const_lv2_2) and (polStreamIn_V_V_0_vld_in = ap_const_logic_1)))) then 
                    polStreamIn_V_V_0_state <= ap_const_lv2_3;
                else 
                    polStreamIn_V_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    tsStreamIn_V_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tsStreamIn_V_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((tsStreamIn_V_V_0_ack_out = ap_const_logic_1) and (tsStreamIn_V_V_0_vld_out = ap_const_logic_1))) then 
                                        tsStreamIn_V_V_0_sel_rd <= not(tsStreamIn_V_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    tsStreamIn_V_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tsStreamIn_V_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((tsStreamIn_V_V_0_ack_in = ap_const_logic_1) and (tsStreamIn_V_V_0_vld_in = ap_const_logic_1))) then 
                                        tsStreamIn_V_V_0_sel_wr <= not(tsStreamIn_V_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    tsStreamIn_V_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                tsStreamIn_V_V_0_state <= ap_const_lv2_0;
            else
                if ((((tsStreamIn_V_V_0_state = ap_const_lv2_2) and (tsStreamIn_V_V_0_vld_in = ap_const_logic_0)) or ((tsStreamIn_V_V_0_state = ap_const_lv2_3) and (tsStreamIn_V_V_0_vld_in = ap_const_logic_0) and (tsStreamIn_V_V_0_ack_out = ap_const_logic_1)))) then 
                    tsStreamIn_V_V_0_state <= ap_const_lv2_2;
                elsif ((((tsStreamIn_V_V_0_state = ap_const_lv2_1) and (tsStreamIn_V_V_0_ack_out = ap_const_logic_0)) or ((tsStreamIn_V_V_0_state = ap_const_lv2_3) and (tsStreamIn_V_V_0_ack_out = ap_const_logic_0) and (tsStreamIn_V_V_0_vld_in = ap_const_logic_1)))) then 
                    tsStreamIn_V_V_0_state <= ap_const_lv2_1;
                elsif (((not(((tsStreamIn_V_V_0_vld_in = ap_const_logic_0) and (tsStreamIn_V_V_0_ack_out = ap_const_logic_1))) and not(((tsStreamIn_V_V_0_ack_out = ap_const_logic_0) and (tsStreamIn_V_V_0_vld_in = ap_const_logic_1))) and (tsStreamIn_V_V_0_state = ap_const_lv2_3)) or ((tsStreamIn_V_V_0_state = ap_const_lv2_1) and (tsStreamIn_V_V_0_ack_out = ap_const_logic_1)) or ((tsStreamIn_V_V_0_state = ap_const_lv2_2) and (tsStreamIn_V_V_0_vld_in = ap_const_logic_1)))) then 
                    tsStreamIn_V_V_0_state <= ap_const_lv2_3;
                else 
                    tsStreamIn_V_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    xStreamIn_V_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                xStreamIn_V_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((xStreamIn_V_V_0_ack_out = ap_const_logic_1) and (xStreamIn_V_V_0_vld_out = ap_const_logic_1))) then 
                                        xStreamIn_V_V_0_sel_rd <= not(xStreamIn_V_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    xStreamIn_V_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                xStreamIn_V_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((xStreamIn_V_V_0_ack_in = ap_const_logic_1) and (xStreamIn_V_V_0_vld_in = ap_const_logic_1))) then 
                                        xStreamIn_V_V_0_sel_wr <= not(xStreamIn_V_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    xStreamIn_V_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                xStreamIn_V_V_0_state <= ap_const_lv2_0;
            else
                if ((((xStreamIn_V_V_0_state = ap_const_lv2_2) and (xStreamIn_V_V_0_vld_in = ap_const_logic_0)) or ((xStreamIn_V_V_0_state = ap_const_lv2_3) and (xStreamIn_V_V_0_vld_in = ap_const_logic_0) and (xStreamIn_V_V_0_ack_out = ap_const_logic_1)))) then 
                    xStreamIn_V_V_0_state <= ap_const_lv2_2;
                elsif ((((xStreamIn_V_V_0_state = ap_const_lv2_1) and (xStreamIn_V_V_0_ack_out = ap_const_logic_0)) or ((xStreamIn_V_V_0_state = ap_const_lv2_3) and (xStreamIn_V_V_0_ack_out = ap_const_logic_0) and (xStreamIn_V_V_0_vld_in = ap_const_logic_1)))) then 
                    xStreamIn_V_V_0_state <= ap_const_lv2_1;
                elsif (((not(((xStreamIn_V_V_0_vld_in = ap_const_logic_0) and (xStreamIn_V_V_0_ack_out = ap_const_logic_1))) and not(((xStreamIn_V_V_0_ack_out = ap_const_logic_0) and (xStreamIn_V_V_0_vld_in = ap_const_logic_1))) and (xStreamIn_V_V_0_state = ap_const_lv2_3)) or ((xStreamIn_V_V_0_state = ap_const_lv2_1) and (xStreamIn_V_V_0_ack_out = ap_const_logic_1)) or ((xStreamIn_V_V_0_state = ap_const_lv2_2) and (xStreamIn_V_V_0_vld_in = ap_const_logic_1)))) then 
                    xStreamIn_V_V_0_state <= ap_const_lv2_3;
                else 
                    xStreamIn_V_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    yStreamIn_V_V_0_sel_rd_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                yStreamIn_V_V_0_sel_rd <= ap_const_logic_0;
            else
                if (((yStreamIn_V_V_0_ack_out = ap_const_logic_1) and (yStreamIn_V_V_0_vld_out = ap_const_logic_1))) then 
                                        yStreamIn_V_V_0_sel_rd <= not(yStreamIn_V_V_0_sel_rd);
                end if; 
            end if;
        end if;
    end process;


    yStreamIn_V_V_0_sel_wr_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                yStreamIn_V_V_0_sel_wr <= ap_const_logic_0;
            else
                if (((yStreamIn_V_V_0_ack_in = ap_const_logic_1) and (yStreamIn_V_V_0_vld_in = ap_const_logic_1))) then 
                                        yStreamIn_V_V_0_sel_wr <= not(yStreamIn_V_V_0_sel_wr);
                end if; 
            end if;
        end if;
    end process;


    yStreamIn_V_V_0_state_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                yStreamIn_V_V_0_state <= ap_const_lv2_0;
            else
                if ((((yStreamIn_V_V_0_state = ap_const_lv2_2) and (yStreamIn_V_V_0_vld_in = ap_const_logic_0)) or ((yStreamIn_V_V_0_state = ap_const_lv2_3) and (yStreamIn_V_V_0_vld_in = ap_const_logic_0) and (yStreamIn_V_V_0_ack_out = ap_const_logic_1)))) then 
                    yStreamIn_V_V_0_state <= ap_const_lv2_2;
                elsif ((((yStreamIn_V_V_0_state = ap_const_lv2_1) and (yStreamIn_V_V_0_ack_out = ap_const_logic_0)) or ((yStreamIn_V_V_0_state = ap_const_lv2_3) and (yStreamIn_V_V_0_ack_out = ap_const_logic_0) and (yStreamIn_V_V_0_vld_in = ap_const_logic_1)))) then 
                    yStreamIn_V_V_0_state <= ap_const_lv2_1;
                elsif (((not(((yStreamIn_V_V_0_vld_in = ap_const_logic_0) and (yStreamIn_V_V_0_ack_out = ap_const_logic_1))) and not(((yStreamIn_V_V_0_ack_out = ap_const_logic_0) and (yStreamIn_V_V_0_vld_in = ap_const_logic_1))) and (yStreamIn_V_V_0_state = ap_const_lv2_3)) or ((yStreamIn_V_V_0_state = ap_const_lv2_1) and (yStreamIn_V_V_0_ack_out = ap_const_logic_1)) or ((yStreamIn_V_V_0_state = ap_const_lv2_2) and (yStreamIn_V_V_0_vld_in = ap_const_logic_1)))) then 
                    yStreamIn_V_V_0_state <= ap_const_lv2_3;
                else 
                    yStreamIn_V_V_0_state <= ap_const_lv2_2;
                end if; 
            end if;
        end if;
    end process;


    areaX_i_i_reg_1142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and ((tmp_i_i_fu_1235_p2 = ap_const_lv1_1) or (areaCountExceeded_V_s_load_fu_1210_p1 = ap_const_lv1_1)))) then 
                areaX_i_i_reg_1142 <= ap_const_lv6_0;
            elsif (((exitcond1_i_i_fu_1262_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                areaX_i_i_reg_1142 <= areaX_fu_1268_p2;
            end if; 
        end if;
    end process;

    tmp_V_17_reg_1153_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and ((tmp_i_i_reg_1601 = ap_const_lv1_1) or (areaCountExceeded_V_s_reg_1592 = ap_const_lv1_1)))) then 
                tmp_V_17_reg_1153 <= tmp_34_i_i_reg_1605;
            elsif (((tmp_i_i_fu_1235_p2 = ap_const_lv1_0) and (areaCountExceeded_V_s_load_fu_1210_p1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                tmp_V_17_reg_1153 <= sliceIdxReg_V;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                areaCountExceeded_V <= rev_fu_1435_p2;
                inEventsNum <= glStatus_inEventsNum_fu_1533_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                areaCountExceeded_V_s_reg_1592 <= areaCountExceeded_V;
                glSFASTAreaCntThr_lo_reg_1586 <= glSFASTAreaCntThr;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                areaEventRegs_0_addr_1_reg_1618 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);
                areaEventRegs_10_add_1_reg_1678 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);
                areaEventRegs_11_add_1_reg_1684 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);
                areaEventRegs_12_add_1_reg_1690 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);
                areaEventRegs_13_add_1_reg_1696 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);
                areaEventRegs_14_add_1_reg_1702 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);
                areaEventRegs_15_add_1_reg_1708 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);
                areaEventRegs_16_add_1_reg_1714 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);
                areaEventRegs_17_add_1_reg_1720 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);
                areaEventRegs_18_add_1_reg_1726 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);
                areaEventRegs_19_add_1_reg_1732 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);
                areaEventRegs_1_addr_1_reg_1624 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);
                areaEventRegs_20_add_1_reg_1738 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);
                areaEventRegs_21_add_1_reg_1744 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);
                areaEventRegs_22_add_1_reg_1750 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);
                areaEventRegs_23_add_1_reg_1756 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);
                areaEventRegs_24_add_1_reg_1762 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);
                areaEventRegs_25_add_1_reg_1768 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);
                areaEventRegs_26_add_1_reg_1774 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);
                areaEventRegs_27_add_1_reg_1780 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);
                areaEventRegs_28_add_1_reg_1786 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);
                areaEventRegs_29_add_1_reg_1792 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);
                areaEventRegs_2_addr_1_reg_1630 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);
                areaEventRegs_30_add_1_reg_1798 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);
                areaEventRegs_31_add_1_reg_1804 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);
                areaEventRegs_3_addr_1_reg_1636 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);
                areaEventRegs_4_addr_1_reg_1642 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);
                areaEventRegs_5_addr_1_reg_1648 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);
                areaEventRegs_6_addr_1_reg_1654 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);
                areaEventRegs_7_addr_1_reg_1660 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);
                areaEventRegs_8_addr_1_reg_1666 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);
                areaEventRegs_9_addr_1_reg_1672 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                c_1_reg_1814 <= c_1_fu_1425_p2;
                r_V_11_t_i_i_reg_1810 <= tmp_V_19_reg_1563(8 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state3) and ((tmp_i_i_fu_1235_p2 = ap_const_lv1_1) or (areaCountExceeded_V_s_load_fu_1210_p1 = ap_const_lv1_1)))) then
                currentTsHW <= tmp_147_fu_1253_p1;
                sliceIdxReg_V <= tmp_34_i_i_fu_1241_p2;
                tmp_34_i_i_reg_1605 <= tmp_34_i_i_fu_1241_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((xStreamIn_V_V_0_vld_out = ap_const_logic_0) or (tsStreamIn_V_V_0_vld_out = ap_const_logic_0) or (polStreamIn_V_V_0_vld_out = ap_const_logic_0) or (yStreamIn_V_V_0_vld_out = ap_const_logic_0))) and (tmp_146_reg_1551 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                glSFASTAreaCntThr <= p_Val2_s_reg_1546(23 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((glConfig_V_out_full_n = ap_const_logic_0) or (glConfig_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                p_Val2_s_reg_1546 <= glConfig_V_dout;
                tmp_146_reg_1551 <= glConfig_V_dout(3 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((polStreamIn_V_V_0_load_A = ap_const_logic_1)) then
                polStreamIn_V_V_0_payload_A <= polStreamIn_V_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((polStreamIn_V_V_0_load_B = ap_const_logic_1)) then
                polStreamIn_V_V_0_payload_B <= polStreamIn_V_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((xStreamIn_V_V_0_vld_out = ap_const_logic_0) or (tsStreamIn_V_V_0_vld_out = ap_const_logic_0) or (polStreamIn_V_V_0_vld_out = ap_const_logic_0) or (yStreamIn_V_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                tmp_V_15_reg_1580 <= tmp_V_15_fu_1181_p1;
                tmp_V_18_reg_1555 <= xStreamIn_V_V_0_data_out;
                tmp_V_19_reg_1563 <= yStreamIn_V_V_0_data_out;
                tmp_V_20_reg_1572 <= tsStreamIn_V_V_0_data_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((areaCountExceeded_V_s_load_fu_1210_p1 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                tmp_i_i_reg_1601 <= tmp_i_i_fu_1235_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((tsStreamIn_V_V_0_load_A = ap_const_logic_1)) then
                tsStreamIn_V_V_0_payload_A <= tsStreamIn_V_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((tsStreamIn_V_V_0_load_B = ap_const_logic_1)) then
                tsStreamIn_V_V_0_payload_B <= tsStreamIn_V_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((xStreamIn_V_V_0_load_A = ap_const_logic_1)) then
                xStreamIn_V_V_0_payload_A <= xStreamIn_V_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((xStreamIn_V_V_0_load_B = ap_const_logic_1)) then
                xStreamIn_V_V_0_payload_B <= xStreamIn_V_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((yStreamIn_V_V_0_load_A = ap_const_logic_1)) then
                yStreamIn_V_V_0_payload_A <= yStreamIn_V_V_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((yStreamIn_V_V_0_load_B = ap_const_logic_1)) then
                yStreamIn_V_V_0_payload_B <= yStreamIn_V_V_TDATA;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, xStreamIn_V_V_0_vld_out, yStreamIn_V_V_0_vld_out, polStreamIn_V_V_0_vld_out, tsStreamIn_V_V_0_vld_out, xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glConfig_V_empty_n, glConfig_V_out_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state2, ap_CS_fsm_state7, ap_CS_fsm_state3, areaCountExceeded_V_s_load_fu_1210_p1, tmp_i_i_fu_1235_p2, ap_CS_fsm_state4, exitcond1_i_i_fu_1262_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((glConfig_V_out_full_n = ap_const_logic_0) or (glConfig_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((xStreamIn_V_V_0_vld_out = ap_const_logic_0) or (tsStreamIn_V_V_0_vld_out = ap_const_logic_0) or (polStreamIn_V_V_0_vld_out = ap_const_logic_0) or (yStreamIn_V_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and ((tmp_i_i_fu_1235_p2 = ap_const_lv1_1) or (areaCountExceeded_V_s_load_fu_1210_p1 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state4 => 
                if (((exitcond1_i_i_fu_1262_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if ((not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);

    ap_block_state1_assign_proc : process(real_start, ap_done_reg, glConfig_V_empty_n, glConfig_V_out_full_n)
    begin
                ap_block_state1 <= ((glConfig_V_out_full_n = ap_const_logic_0) or (glConfig_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state2_assign_proc : process(xStreamIn_V_V_0_vld_out, yStreamIn_V_V_0_vld_out, polStreamIn_V_V_0_vld_out, tsStreamIn_V_V_0_vld_out)
    begin
                ap_block_state2 <= ((xStreamIn_V_V_0_vld_out = ap_const_logic_0) or (tsStreamIn_V_V_0_vld_out = ap_const_logic_0) or (polStreamIn_V_V_0_vld_out = ap_const_logic_0) or (yStreamIn_V_V_0_vld_out = ap_const_logic_0));
    end process;


    ap_block_state7_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n)
    begin
                ap_block_state7 <= ((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7)
    begin
        if ((not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    areaCountExceeded_V_s_load_fu_1210_p1 <= areaCountExceeded_V;
    areaEventRegs_0_address0 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);

    areaEventRegs_0_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, areaEventRegs_0_addr_1_reg_1618, tmp_38_i_i_fu_1274_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_0_address1 <= areaEventRegs_0_addr_1_reg_1618;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_0_address1 <= tmp_38_i_i_fu_1274_p1(5 - 1 downto 0);
        else 
            areaEventRegs_0_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_0_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            areaEventRegs_0_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_0_ce1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_0_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_0_d1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, c_1_reg_1814)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_0_d1 <= c_1_reg_1814;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_0_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_0_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_0_we1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4, r_V_11_t_i_i_reg_1810, exitcond1_i_i_fu_1262_p2)
    begin
        if ((((exitcond1_i_i_fu_1262_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (r_V_11_t_i_i_reg_1810 = ap_const_lv5_0) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_0_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_10_address0 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);

    areaEventRegs_10_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, areaEventRegs_10_add_1_reg_1678, tmp_38_i_i_fu_1274_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_10_address1 <= areaEventRegs_10_add_1_reg_1678;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_10_address1 <= tmp_38_i_i_fu_1274_p1(5 - 1 downto 0);
        else 
            areaEventRegs_10_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_10_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            areaEventRegs_10_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_10_ce1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_10_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_10_d1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, c_1_reg_1814)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_10_d1 <= c_1_reg_1814;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_10_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_10_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_10_we1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4, r_V_11_t_i_i_reg_1810, exitcond1_i_i_fu_1262_p2)
    begin
        if ((((exitcond1_i_i_fu_1262_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (r_V_11_t_i_i_reg_1810 = ap_const_lv5_A) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_10_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_10_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_11_address0 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);

    areaEventRegs_11_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, areaEventRegs_11_add_1_reg_1684, tmp_38_i_i_fu_1274_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_11_address1 <= areaEventRegs_11_add_1_reg_1684;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_11_address1 <= tmp_38_i_i_fu_1274_p1(5 - 1 downto 0);
        else 
            areaEventRegs_11_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_11_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            areaEventRegs_11_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_11_ce1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_11_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_11_d1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, c_1_reg_1814)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_11_d1 <= c_1_reg_1814;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_11_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_11_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_11_we1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4, r_V_11_t_i_i_reg_1810, exitcond1_i_i_fu_1262_p2)
    begin
        if ((((exitcond1_i_i_fu_1262_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (r_V_11_t_i_i_reg_1810 = ap_const_lv5_B) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_11_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_11_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_12_address0 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);

    areaEventRegs_12_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, areaEventRegs_12_add_1_reg_1690, tmp_38_i_i_fu_1274_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_12_address1 <= areaEventRegs_12_add_1_reg_1690;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_12_address1 <= tmp_38_i_i_fu_1274_p1(5 - 1 downto 0);
        else 
            areaEventRegs_12_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_12_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            areaEventRegs_12_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_12_ce1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_12_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_12_d1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, c_1_reg_1814)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_12_d1 <= c_1_reg_1814;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_12_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_12_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_12_we1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4, r_V_11_t_i_i_reg_1810, exitcond1_i_i_fu_1262_p2)
    begin
        if ((((exitcond1_i_i_fu_1262_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (r_V_11_t_i_i_reg_1810 = ap_const_lv5_C) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_12_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_12_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_13_address0 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);

    areaEventRegs_13_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, areaEventRegs_13_add_1_reg_1696, tmp_38_i_i_fu_1274_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_13_address1 <= areaEventRegs_13_add_1_reg_1696;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_13_address1 <= tmp_38_i_i_fu_1274_p1(5 - 1 downto 0);
        else 
            areaEventRegs_13_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_13_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            areaEventRegs_13_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_13_ce1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_13_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_13_d1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, c_1_reg_1814)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_13_d1 <= c_1_reg_1814;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_13_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_13_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_13_we1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4, r_V_11_t_i_i_reg_1810, exitcond1_i_i_fu_1262_p2)
    begin
        if ((((exitcond1_i_i_fu_1262_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (r_V_11_t_i_i_reg_1810 = ap_const_lv5_D) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_13_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_13_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_14_address0 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);

    areaEventRegs_14_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, areaEventRegs_14_add_1_reg_1702, tmp_38_i_i_fu_1274_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_14_address1 <= areaEventRegs_14_add_1_reg_1702;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_14_address1 <= tmp_38_i_i_fu_1274_p1(5 - 1 downto 0);
        else 
            areaEventRegs_14_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_14_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            areaEventRegs_14_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_14_ce1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_14_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_14_d1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, c_1_reg_1814)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_14_d1 <= c_1_reg_1814;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_14_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_14_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_14_we1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4, r_V_11_t_i_i_reg_1810, exitcond1_i_i_fu_1262_p2)
    begin
        if ((((exitcond1_i_i_fu_1262_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (r_V_11_t_i_i_reg_1810 = ap_const_lv5_E) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_14_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_14_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_15_address0 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);

    areaEventRegs_15_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, areaEventRegs_15_add_1_reg_1708, tmp_38_i_i_fu_1274_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_15_address1 <= areaEventRegs_15_add_1_reg_1708;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_15_address1 <= tmp_38_i_i_fu_1274_p1(5 - 1 downto 0);
        else 
            areaEventRegs_15_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_15_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            areaEventRegs_15_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_15_ce1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_15_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_15_d1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, c_1_reg_1814)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_15_d1 <= c_1_reg_1814;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_15_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_15_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_15_we1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4, r_V_11_t_i_i_reg_1810, exitcond1_i_i_fu_1262_p2)
    begin
        if ((((exitcond1_i_i_fu_1262_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (r_V_11_t_i_i_reg_1810 = ap_const_lv5_F) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_15_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_15_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_16_address0 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);

    areaEventRegs_16_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, areaEventRegs_16_add_1_reg_1714, tmp_38_i_i_fu_1274_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_16_address1 <= areaEventRegs_16_add_1_reg_1714;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_16_address1 <= tmp_38_i_i_fu_1274_p1(5 - 1 downto 0);
        else 
            areaEventRegs_16_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_16_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            areaEventRegs_16_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_16_ce1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_16_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_16_d1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, c_1_reg_1814)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_16_d1 <= c_1_reg_1814;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_16_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_16_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_16_we1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4, r_V_11_t_i_i_reg_1810, exitcond1_i_i_fu_1262_p2)
    begin
        if ((((exitcond1_i_i_fu_1262_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (r_V_11_t_i_i_reg_1810 = ap_const_lv5_10) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_16_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_16_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_17_address0 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);

    areaEventRegs_17_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, areaEventRegs_17_add_1_reg_1720, tmp_38_i_i_fu_1274_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_17_address1 <= areaEventRegs_17_add_1_reg_1720;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_17_address1 <= tmp_38_i_i_fu_1274_p1(5 - 1 downto 0);
        else 
            areaEventRegs_17_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_17_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            areaEventRegs_17_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_17_ce1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_17_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_17_d1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, c_1_reg_1814)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_17_d1 <= c_1_reg_1814;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_17_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_17_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_17_we1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4, r_V_11_t_i_i_reg_1810, exitcond1_i_i_fu_1262_p2)
    begin
        if ((((exitcond1_i_i_fu_1262_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (r_V_11_t_i_i_reg_1810 = ap_const_lv5_11) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_17_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_17_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_18_address0 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);

    areaEventRegs_18_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, areaEventRegs_18_add_1_reg_1726, tmp_38_i_i_fu_1274_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_18_address1 <= areaEventRegs_18_add_1_reg_1726;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_18_address1 <= tmp_38_i_i_fu_1274_p1(5 - 1 downto 0);
        else 
            areaEventRegs_18_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_18_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            areaEventRegs_18_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_18_ce1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_18_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_18_d1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, c_1_reg_1814)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_18_d1 <= c_1_reg_1814;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_18_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_18_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_18_we1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4, r_V_11_t_i_i_reg_1810, exitcond1_i_i_fu_1262_p2)
    begin
        if ((((exitcond1_i_i_fu_1262_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (r_V_11_t_i_i_reg_1810 = ap_const_lv5_12) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_18_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_18_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_19_address0 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);

    areaEventRegs_19_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, areaEventRegs_19_add_1_reg_1732, tmp_38_i_i_fu_1274_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_19_address1 <= areaEventRegs_19_add_1_reg_1732;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_19_address1 <= tmp_38_i_i_fu_1274_p1(5 - 1 downto 0);
        else 
            areaEventRegs_19_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_19_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            areaEventRegs_19_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_19_ce1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_19_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_19_d1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, c_1_reg_1814)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_19_d1 <= c_1_reg_1814;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_19_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_19_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_19_we1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4, r_V_11_t_i_i_reg_1810, exitcond1_i_i_fu_1262_p2)
    begin
        if ((((exitcond1_i_i_fu_1262_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (r_V_11_t_i_i_reg_1810 = ap_const_lv5_13) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_19_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_19_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_1_address0 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);

    areaEventRegs_1_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, areaEventRegs_1_addr_1_reg_1624, tmp_38_i_i_fu_1274_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_1_address1 <= areaEventRegs_1_addr_1_reg_1624;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_1_address1 <= tmp_38_i_i_fu_1274_p1(5 - 1 downto 0);
        else 
            areaEventRegs_1_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_1_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            areaEventRegs_1_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_1_ce1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_1_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_1_d1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, c_1_reg_1814)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_1_d1 <= c_1_reg_1814;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_1_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_1_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_1_we1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4, r_V_11_t_i_i_reg_1810, exitcond1_i_i_fu_1262_p2)
    begin
        if ((((exitcond1_i_i_fu_1262_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (r_V_11_t_i_i_reg_1810 = ap_const_lv5_1) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_1_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_20_address0 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);

    areaEventRegs_20_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, areaEventRegs_20_add_1_reg_1738, tmp_38_i_i_fu_1274_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_20_address1 <= areaEventRegs_20_add_1_reg_1738;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_20_address1 <= tmp_38_i_i_fu_1274_p1(5 - 1 downto 0);
        else 
            areaEventRegs_20_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_20_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            areaEventRegs_20_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_20_ce1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_20_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_20_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_20_d1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, c_1_reg_1814)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_20_d1 <= c_1_reg_1814;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_20_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_20_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_20_we1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4, r_V_11_t_i_i_reg_1810, exitcond1_i_i_fu_1262_p2)
    begin
        if ((((exitcond1_i_i_fu_1262_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (r_V_11_t_i_i_reg_1810 = ap_const_lv5_14) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_20_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_20_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_21_address0 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);

    areaEventRegs_21_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, areaEventRegs_21_add_1_reg_1744, tmp_38_i_i_fu_1274_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_21_address1 <= areaEventRegs_21_add_1_reg_1744;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_21_address1 <= tmp_38_i_i_fu_1274_p1(5 - 1 downto 0);
        else 
            areaEventRegs_21_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_21_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            areaEventRegs_21_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_21_ce1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_21_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_21_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_21_d1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, c_1_reg_1814)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_21_d1 <= c_1_reg_1814;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_21_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_21_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_21_we1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4, r_V_11_t_i_i_reg_1810, exitcond1_i_i_fu_1262_p2)
    begin
        if ((((exitcond1_i_i_fu_1262_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (r_V_11_t_i_i_reg_1810 = ap_const_lv5_15) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_21_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_21_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_22_address0 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);

    areaEventRegs_22_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, areaEventRegs_22_add_1_reg_1750, tmp_38_i_i_fu_1274_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_22_address1 <= areaEventRegs_22_add_1_reg_1750;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_22_address1 <= tmp_38_i_i_fu_1274_p1(5 - 1 downto 0);
        else 
            areaEventRegs_22_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_22_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            areaEventRegs_22_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_22_ce1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_22_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_22_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_22_d1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, c_1_reg_1814)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_22_d1 <= c_1_reg_1814;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_22_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_22_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_22_we1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4, r_V_11_t_i_i_reg_1810, exitcond1_i_i_fu_1262_p2)
    begin
        if ((((exitcond1_i_i_fu_1262_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (r_V_11_t_i_i_reg_1810 = ap_const_lv5_16) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_22_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_22_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_23_address0 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);

    areaEventRegs_23_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, areaEventRegs_23_add_1_reg_1756, tmp_38_i_i_fu_1274_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_23_address1 <= areaEventRegs_23_add_1_reg_1756;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_23_address1 <= tmp_38_i_i_fu_1274_p1(5 - 1 downto 0);
        else 
            areaEventRegs_23_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_23_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            areaEventRegs_23_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_23_ce1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_23_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_23_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_23_d1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, c_1_reg_1814)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_23_d1 <= c_1_reg_1814;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_23_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_23_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_23_we1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4, r_V_11_t_i_i_reg_1810, exitcond1_i_i_fu_1262_p2)
    begin
        if ((((exitcond1_i_i_fu_1262_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (r_V_11_t_i_i_reg_1810 = ap_const_lv5_17) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_23_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_23_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_24_address0 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);

    areaEventRegs_24_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, areaEventRegs_24_add_1_reg_1762, tmp_38_i_i_fu_1274_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_24_address1 <= areaEventRegs_24_add_1_reg_1762;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_24_address1 <= tmp_38_i_i_fu_1274_p1(5 - 1 downto 0);
        else 
            areaEventRegs_24_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_24_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            areaEventRegs_24_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_24_ce1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_24_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_24_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_24_d1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, c_1_reg_1814)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_24_d1 <= c_1_reg_1814;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_24_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_24_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_24_we1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4, r_V_11_t_i_i_reg_1810, exitcond1_i_i_fu_1262_p2)
    begin
        if ((((exitcond1_i_i_fu_1262_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (r_V_11_t_i_i_reg_1810 = ap_const_lv5_18) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_24_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_24_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_25_address0 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);

    areaEventRegs_25_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, areaEventRegs_25_add_1_reg_1768, tmp_38_i_i_fu_1274_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_25_address1 <= areaEventRegs_25_add_1_reg_1768;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_25_address1 <= tmp_38_i_i_fu_1274_p1(5 - 1 downto 0);
        else 
            areaEventRegs_25_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_25_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            areaEventRegs_25_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_25_ce1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_25_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_25_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_25_d1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, c_1_reg_1814)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_25_d1 <= c_1_reg_1814;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_25_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_25_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_25_we1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4, r_V_11_t_i_i_reg_1810, exitcond1_i_i_fu_1262_p2)
    begin
        if ((((exitcond1_i_i_fu_1262_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (r_V_11_t_i_i_reg_1810 = ap_const_lv5_19) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_25_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_25_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_26_address0 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);

    areaEventRegs_26_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, areaEventRegs_26_add_1_reg_1774, tmp_38_i_i_fu_1274_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_26_address1 <= areaEventRegs_26_add_1_reg_1774;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_26_address1 <= tmp_38_i_i_fu_1274_p1(5 - 1 downto 0);
        else 
            areaEventRegs_26_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_26_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            areaEventRegs_26_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_26_ce1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_26_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_26_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_26_d1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, c_1_reg_1814)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_26_d1 <= c_1_reg_1814;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_26_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_26_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_26_we1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4, r_V_11_t_i_i_reg_1810, exitcond1_i_i_fu_1262_p2)
    begin
        if ((((exitcond1_i_i_fu_1262_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (r_V_11_t_i_i_reg_1810 = ap_const_lv5_1A) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_26_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_26_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_27_address0 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);

    areaEventRegs_27_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, areaEventRegs_27_add_1_reg_1780, tmp_38_i_i_fu_1274_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_27_address1 <= areaEventRegs_27_add_1_reg_1780;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_27_address1 <= tmp_38_i_i_fu_1274_p1(5 - 1 downto 0);
        else 
            areaEventRegs_27_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_27_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            areaEventRegs_27_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_27_ce1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_27_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_27_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_27_d1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, c_1_reg_1814)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_27_d1 <= c_1_reg_1814;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_27_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_27_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_27_we1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4, r_V_11_t_i_i_reg_1810, exitcond1_i_i_fu_1262_p2)
    begin
        if ((((exitcond1_i_i_fu_1262_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (r_V_11_t_i_i_reg_1810 = ap_const_lv5_1B) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_27_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_27_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_28_address0 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);

    areaEventRegs_28_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, areaEventRegs_28_add_1_reg_1786, tmp_38_i_i_fu_1274_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_28_address1 <= areaEventRegs_28_add_1_reg_1786;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_28_address1 <= tmp_38_i_i_fu_1274_p1(5 - 1 downto 0);
        else 
            areaEventRegs_28_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_28_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            areaEventRegs_28_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_28_ce1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_28_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_28_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_28_d1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, c_1_reg_1814)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_28_d1 <= c_1_reg_1814;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_28_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_28_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_28_we1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4, r_V_11_t_i_i_reg_1810, exitcond1_i_i_fu_1262_p2)
    begin
        if ((((exitcond1_i_i_fu_1262_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (r_V_11_t_i_i_reg_1810 = ap_const_lv5_1C) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_28_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_28_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_29_address0 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);

    areaEventRegs_29_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, areaEventRegs_29_add_1_reg_1792, tmp_38_i_i_fu_1274_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_29_address1 <= areaEventRegs_29_add_1_reg_1792;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_29_address1 <= tmp_38_i_i_fu_1274_p1(5 - 1 downto 0);
        else 
            areaEventRegs_29_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_29_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            areaEventRegs_29_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_29_ce1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_29_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_29_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_29_d1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, c_1_reg_1814)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_29_d1 <= c_1_reg_1814;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_29_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_29_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_29_we1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4, r_V_11_t_i_i_reg_1810, exitcond1_i_i_fu_1262_p2)
    begin
        if ((((exitcond1_i_i_fu_1262_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (r_V_11_t_i_i_reg_1810 = ap_const_lv5_1D) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_29_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_29_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_2_address0 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);

    areaEventRegs_2_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, areaEventRegs_2_addr_1_reg_1630, tmp_38_i_i_fu_1274_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_2_address1 <= areaEventRegs_2_addr_1_reg_1630;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_2_address1 <= tmp_38_i_i_fu_1274_p1(5 - 1 downto 0);
        else 
            areaEventRegs_2_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_2_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            areaEventRegs_2_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_2_ce1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_2_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_2_d1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, c_1_reg_1814)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_2_d1 <= c_1_reg_1814;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_2_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_2_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_2_we1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4, r_V_11_t_i_i_reg_1810, exitcond1_i_i_fu_1262_p2)
    begin
        if ((((exitcond1_i_i_fu_1262_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (r_V_11_t_i_i_reg_1810 = ap_const_lv5_2) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_2_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_30_address0 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);

    areaEventRegs_30_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, areaEventRegs_30_add_1_reg_1798, tmp_38_i_i_fu_1274_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_30_address1 <= areaEventRegs_30_add_1_reg_1798;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_30_address1 <= tmp_38_i_i_fu_1274_p1(5 - 1 downto 0);
        else 
            areaEventRegs_30_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_30_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            areaEventRegs_30_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_30_ce1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_30_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_30_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_30_d1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, c_1_reg_1814)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_30_d1 <= c_1_reg_1814;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_30_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_30_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_30_we1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4, r_V_11_t_i_i_reg_1810, exitcond1_i_i_fu_1262_p2)
    begin
        if ((((exitcond1_i_i_fu_1262_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (r_V_11_t_i_i_reg_1810 = ap_const_lv5_1E) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_30_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_30_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_31_address0 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);

    areaEventRegs_31_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, areaEventRegs_31_add_1_reg_1804, tmp_38_i_i_fu_1274_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_31_address1 <= areaEventRegs_31_add_1_reg_1804;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_31_address1 <= tmp_38_i_i_fu_1274_p1(5 - 1 downto 0);
        else 
            areaEventRegs_31_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_31_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            areaEventRegs_31_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_31_ce1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_31_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_31_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_31_d1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, c_1_reg_1814)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_31_d1 <= c_1_reg_1814;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_31_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_31_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_31_we1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4, r_V_11_t_i_i_reg_1810, exitcond1_i_i_fu_1262_p2)
    begin
        if ((((exitcond1_i_i_fu_1262_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (r_V_11_t_i_i_reg_1810 = ap_const_lv5_1F) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_31_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_31_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_3_address0 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);

    areaEventRegs_3_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, areaEventRegs_3_addr_1_reg_1636, tmp_38_i_i_fu_1274_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_3_address1 <= areaEventRegs_3_addr_1_reg_1636;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_3_address1 <= tmp_38_i_i_fu_1274_p1(5 - 1 downto 0);
        else 
            areaEventRegs_3_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_3_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            areaEventRegs_3_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_3_ce1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_3_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_3_d1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, c_1_reg_1814)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_3_d1 <= c_1_reg_1814;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_3_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_3_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_3_we1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4, r_V_11_t_i_i_reg_1810, exitcond1_i_i_fu_1262_p2)
    begin
        if ((((exitcond1_i_i_fu_1262_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (r_V_11_t_i_i_reg_1810 = ap_const_lv5_3) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_3_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_4_address0 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);

    areaEventRegs_4_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, areaEventRegs_4_addr_1_reg_1642, tmp_38_i_i_fu_1274_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_4_address1 <= areaEventRegs_4_addr_1_reg_1642;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_4_address1 <= tmp_38_i_i_fu_1274_p1(5 - 1 downto 0);
        else 
            areaEventRegs_4_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_4_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            areaEventRegs_4_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_4_ce1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_4_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_4_d1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, c_1_reg_1814)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_4_d1 <= c_1_reg_1814;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_4_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_4_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_4_we1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4, r_V_11_t_i_i_reg_1810, exitcond1_i_i_fu_1262_p2)
    begin
        if ((((exitcond1_i_i_fu_1262_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (r_V_11_t_i_i_reg_1810 = ap_const_lv5_4) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_4_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_5_address0 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);

    areaEventRegs_5_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, areaEventRegs_5_addr_1_reg_1648, tmp_38_i_i_fu_1274_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_5_address1 <= areaEventRegs_5_addr_1_reg_1648;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_5_address1 <= tmp_38_i_i_fu_1274_p1(5 - 1 downto 0);
        else 
            areaEventRegs_5_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_5_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            areaEventRegs_5_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_5_ce1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_5_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_5_d1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, c_1_reg_1814)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_5_d1 <= c_1_reg_1814;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_5_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_5_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_5_we1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4, r_V_11_t_i_i_reg_1810, exitcond1_i_i_fu_1262_p2)
    begin
        if ((((exitcond1_i_i_fu_1262_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (r_V_11_t_i_i_reg_1810 = ap_const_lv5_5) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_5_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_6_address0 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);

    areaEventRegs_6_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, areaEventRegs_6_addr_1_reg_1654, tmp_38_i_i_fu_1274_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_6_address1 <= areaEventRegs_6_addr_1_reg_1654;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_6_address1 <= tmp_38_i_i_fu_1274_p1(5 - 1 downto 0);
        else 
            areaEventRegs_6_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_6_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            areaEventRegs_6_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_6_ce1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_6_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_6_d1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, c_1_reg_1814)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_6_d1 <= c_1_reg_1814;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_6_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_6_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_6_we1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4, r_V_11_t_i_i_reg_1810, exitcond1_i_i_fu_1262_p2)
    begin
        if ((((exitcond1_i_i_fu_1262_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (r_V_11_t_i_i_reg_1810 = ap_const_lv5_6) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_6_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_7_address0 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);

    areaEventRegs_7_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, areaEventRegs_7_addr_1_reg_1660, tmp_38_i_i_fu_1274_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_7_address1 <= areaEventRegs_7_addr_1_reg_1660;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_7_address1 <= tmp_38_i_i_fu_1274_p1(5 - 1 downto 0);
        else 
            areaEventRegs_7_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_7_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            areaEventRegs_7_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_7_ce1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_7_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_7_d1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, c_1_reg_1814)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_7_d1 <= c_1_reg_1814;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_7_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_7_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_7_we1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4, r_V_11_t_i_i_reg_1810, exitcond1_i_i_fu_1262_p2)
    begin
        if ((((exitcond1_i_i_fu_1262_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (r_V_11_t_i_i_reg_1810 = ap_const_lv5_7) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_7_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_8_address0 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);

    areaEventRegs_8_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, areaEventRegs_8_addr_1_reg_1666, tmp_38_i_i_fu_1274_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_8_address1 <= areaEventRegs_8_addr_1_reg_1666;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_8_address1 <= tmp_38_i_i_fu_1274_p1(5 - 1 downto 0);
        else 
            areaEventRegs_8_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_8_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            areaEventRegs_8_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_8_ce1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_8_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_8_d1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, c_1_reg_1814)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_8_d1 <= c_1_reg_1814;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_8_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_8_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_8_we1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4, r_V_11_t_i_i_reg_1810, exitcond1_i_i_fu_1262_p2)
    begin
        if ((((exitcond1_i_i_fu_1262_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (r_V_11_t_i_i_reg_1810 = ap_const_lv5_8) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_8_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaEventRegs_9_address0 <= tmp_37_i_i_fu_1310_p1(5 - 1 downto 0);

    areaEventRegs_9_address1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, areaEventRegs_9_addr_1_reg_1672, tmp_38_i_i_fu_1274_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_9_address1 <= areaEventRegs_9_addr_1_reg_1672;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_9_address1 <= tmp_38_i_i_fu_1274_p1(5 - 1 downto 0);
        else 
            areaEventRegs_9_address1 <= "XXXXX";
        end if; 
    end process;


    areaEventRegs_9_ce0_assign_proc : process(ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            areaEventRegs_9_ce0 <= ap_const_logic_1;
        else 
            areaEventRegs_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_9_ce1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_9_ce1 <= ap_const_logic_1;
        else 
            areaEventRegs_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    areaEventRegs_9_d1_assign_proc : process(ap_CS_fsm_state7, ap_CS_fsm_state4, c_1_reg_1814)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            areaEventRegs_9_d1 <= c_1_reg_1814;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            areaEventRegs_9_d1 <= ap_const_lv16_0;
        else 
            areaEventRegs_9_d1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    areaEventRegs_9_we1_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7, ap_CS_fsm_state4, r_V_11_t_i_i_reg_1810, exitcond1_i_i_fu_1262_p2)
    begin
        if ((((exitcond1_i_i_fu_1262_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (r_V_11_t_i_i_reg_1810 = ap_const_lv5_9) and (ap_const_logic_1 = ap_CS_fsm_state7)))) then 
            areaEventRegs_9_we1 <= ap_const_logic_1;
        else 
            areaEventRegs_9_we1 <= ap_const_logic_0;
        end if; 
    end process;

    areaX_fu_1268_p2 <= std_logic_vector(unsigned(areaX_i_i_reg_1142) + unsigned(ap_const_lv6_1));
    c_1_fu_1425_p2 <= std_logic_vector(unsigned(c_fu_1355_p34) + unsigned(ap_const_lv16_1));
    c_fu_1355_p33 <= tmp_V_19_reg_1563(8 downto 4);
    exitcond1_i_i_fu_1262_p2 <= "1" when (areaX_i_i_reg_1142 = ap_const_lv6_20) else "0";

    glConfig_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, glConfig_V_empty_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            glConfig_V_blk_n <= glConfig_V_empty_n;
        else 
            glConfig_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    glConfig_V_out_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, glConfig_V_out_full_n)
    begin
        if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            glConfig_V_out_blk_n <= glConfig_V_out_full_n;
        else 
            glConfig_V_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    glConfig_V_out_din <= glConfig_V_dout;

    glConfig_V_out_write_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, glConfig_V_empty_n, glConfig_V_out_full_n)
    begin
        if ((not(((glConfig_V_out_full_n = ap_const_logic_0) or (glConfig_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            glConfig_V_out_write <= ap_const_logic_1;
        else 
            glConfig_V_out_write <= ap_const_logic_0;
        end if; 
    end process;


    glConfig_V_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, glConfig_V_empty_n, glConfig_V_out_full_n)
    begin
        if ((not(((glConfig_V_out_full_n = ap_const_logic_0) or (glConfig_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            glConfig_V_read <= ap_const_logic_1;
        else 
            glConfig_V_read <= ap_const_logic_0;
        end if; 
    end process;


    glStatus_currentAreaCntThr_out_blk_n_assign_proc : process(glStatus_currentAreaCntThr_out_full_n, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            glStatus_currentAreaCntThr_out_blk_n <= glStatus_currentAreaCntThr_out_full_n;
        else 
            glStatus_currentAreaCntThr_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    glStatus_currentAreaCntThr_out_din <= glSFASTAreaCntThr_lo_reg_1586;

    glStatus_currentAreaCntThr_out_write_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7)
    begin
        if ((not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            glStatus_currentAreaCntThr_out_write <= ap_const_logic_1;
        else 
            glStatus_currentAreaCntThr_out_write <= ap_const_logic_0;
        end if; 
    end process;

    glStatus_inEventsNum_fu_1533_p2 <= std_logic_vector(unsigned(ap_const_lv64_1) + unsigned(inEventsNum));

    glStatus_inEventsNum_out_blk_n_assign_proc : process(glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            glStatus_inEventsNum_out_blk_n <= glStatus_inEventsNum_out_full_n;
        else 
            glStatus_inEventsNum_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    glStatus_inEventsNum_out_din <= std_logic_vector(unsigned(ap_const_lv64_1) + unsigned(inEventsNum));

    glStatus_inEventsNum_out_write_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7)
    begin
        if ((not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            glStatus_inEventsNum_out_write <= ap_const_logic_1;
        else 
            glStatus_inEventsNum_out_write <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1164_p4 <= tmp_V_18_reg_1555(15 downto 4);
    icmp1_fu_1480_p2 <= "1" when (tmp_150_fu_1471_p4 = ap_const_lv12_0) else "0";
    icmp_fu_1460_p2 <= "1" when (grp_fu_1164_p4 = ap_const_lv12_0) else "0";

    idxStreamOut_V_V_blk_n_assign_proc : process(idxStreamOut_V_V_full_n, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            idxStreamOut_V_V_blk_n <= idxStreamOut_V_V_full_n;
        else 
            idxStreamOut_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    idxStreamOut_V_V_din <= tmp_V_17_reg_1153;

    idxStreamOut_V_V_write_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7)
    begin
        if ((not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            idxStreamOut_V_V_write <= ap_const_logic_1;
        else 
            idxStreamOut_V_V_write <= ap_const_logic_0;
        end if; 
    end process;


    internal_ap_ready_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7)
    begin
        if ((not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    lhs_V_fu_1222_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_V_20_reg_1572),65));
    or_cond2_i_i_fu_1503_p2 <= (tmp_fu_1491_p2 or tmp5_fu_1497_p2);

    packetEventDataStrea_blk_n_assign_proc : process(packetEventDataStrea_full_n, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            packetEventDataStrea_blk_n <= packetEventDataStrea_full_n;
        else 
            packetEventDataStrea_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    packetEventDataStrea_din <= (((tmp_148_fu_1447_p1 & tmp_V_15_reg_1580) & tmp_V_19_reg_1563) & tmp_V_18_reg_1555);

    packetEventDataStrea_write_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7)
    begin
        if ((not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            packetEventDataStrea_write <= ap_const_logic_1;
        else 
            packetEventDataStrea_write <= ap_const_logic_0;
        end if; 
    end process;

    phitmp1_i_i_fu_1466_p2 <= "1" when (unsigned(tmp_V_18_reg_1555) > unsigned(ap_const_lv16_147)) else "0";
    phitmp3_i_i_fu_1486_p2 <= "1" when (unsigned(tmp_V_19_reg_1563) > unsigned(ap_const_lv16_F3)) else "0";
    polStreamIn_V_V_0_ack_in <= polStreamIn_V_V_0_state(1);

    polStreamIn_V_V_0_ack_out_assign_proc : process(xStreamIn_V_V_0_vld_out, yStreamIn_V_V_0_vld_out, polStreamIn_V_V_0_vld_out, tsStreamIn_V_V_0_vld_out, ap_CS_fsm_state2)
    begin
        if ((not(((xStreamIn_V_V_0_vld_out = ap_const_logic_0) or (tsStreamIn_V_V_0_vld_out = ap_const_logic_0) or (polStreamIn_V_V_0_vld_out = ap_const_logic_0) or (yStreamIn_V_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            polStreamIn_V_V_0_ack_out <= ap_const_logic_1;
        else 
            polStreamIn_V_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    polStreamIn_V_V_0_data_out_assign_proc : process(polStreamIn_V_V_0_payload_A, polStreamIn_V_V_0_payload_B, polStreamIn_V_V_0_sel)
    begin
        if ((polStreamIn_V_V_0_sel = ap_const_logic_1)) then 
            polStreamIn_V_V_0_data_out <= polStreamIn_V_V_0_payload_B;
        else 
            polStreamIn_V_V_0_data_out <= polStreamIn_V_V_0_payload_A;
        end if; 
    end process;

    polStreamIn_V_V_0_load_A <= (polStreamIn_V_V_0_state_cmp_full and not(polStreamIn_V_V_0_sel_wr));
    polStreamIn_V_V_0_load_B <= (polStreamIn_V_V_0_state_cmp_full and polStreamIn_V_V_0_sel_wr);
    polStreamIn_V_V_0_sel <= polStreamIn_V_V_0_sel_rd;
    polStreamIn_V_V_0_state_cmp_full <= '0' when (polStreamIn_V_V_0_state = ap_const_lv2_1) else '1';
    polStreamIn_V_V_0_vld_in <= polStreamIn_V_V_TVALID;
    polStreamIn_V_V_0_vld_out <= polStreamIn_V_V_0_state(0);

    polStreamIn_V_V_TDATA_blk_n_assign_proc : process(polStreamIn_V_V_0_state, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            polStreamIn_V_V_TDATA_blk_n <= polStreamIn_V_V_0_state(0);
        else 
            polStreamIn_V_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    polStreamIn_V_V_TREADY <= polStreamIn_V_V_0_state(1);

    polStreamOut_V_V_blk_n_assign_proc : process(polStreamOut_V_V_full_n, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            polStreamOut_V_V_blk_n <= polStreamOut_V_V_full_n;
        else 
            polStreamOut_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    polStreamOut_V_V_din <= tmp_V_15_reg_1580;

    polStreamOut_V_V_write_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7)
    begin
        if ((not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            polStreamOut_V_V_write <= ap_const_logic_1;
        else 
            polStreamOut_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    r_V_fu_1229_p2 <= std_logic_vector(unsigned(lhs_V_fu_1222_p1) - unsigned(rhs_V_fu_1225_p1));

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    rev_fu_1435_p2 <= (ult_fu_1431_p2 xor ap_const_lv1_1);
    rhs_V_fu_1225_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(currentTsHW),65));
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp5_fu_1497_p2 <= (phitmp3_i_i_fu_1486_p2 or icmp1_fu_1480_p2);
    tmp_147_fu_1253_p1 <= tmp_V_20_reg_1572(32 - 1 downto 0);
    tmp_148_fu_1447_p1 <= tmp_V_20_reg_1572(63 - 1 downto 0);
    tmp_150_fu_1471_p4 <= tmp_V_19_reg_1563(15 downto 4);
    tmp_151_fu_1509_p1 <= tmp_V_20_reg_1572(32 - 1 downto 0);
    tmp_34_i_i_fu_1241_p2 <= std_logic_vector(unsigned(ap_const_lv2_3) + unsigned(sliceIdxReg_V));
    tmp_37_i_i_fu_1310_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_fu_1164_p4),64));
    tmp_38_i_i_fu_1274_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(areaX_i_i_reg_1142),64));
    tmp_V_15_fu_1181_p1 <= polStreamIn_V_V_0_data_out(1 - 1 downto 0);
    tmp_fu_1491_p2 <= (phitmp1_i_i_fu_1466_p2 or icmp_fu_1460_p2);
    tmp_i_i_fu_1235_p2 <= "1" when (signed(r_V_fu_1229_p2) > signed(ap_const_lv65_493DF)) else "0";
    tsStreamIn_V_V_0_ack_in <= tsStreamIn_V_V_0_state(1);

    tsStreamIn_V_V_0_ack_out_assign_proc : process(xStreamIn_V_V_0_vld_out, yStreamIn_V_V_0_vld_out, polStreamIn_V_V_0_vld_out, tsStreamIn_V_V_0_vld_out, ap_CS_fsm_state2)
    begin
        if ((not(((xStreamIn_V_V_0_vld_out = ap_const_logic_0) or (tsStreamIn_V_V_0_vld_out = ap_const_logic_0) or (polStreamIn_V_V_0_vld_out = ap_const_logic_0) or (yStreamIn_V_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            tsStreamIn_V_V_0_ack_out <= ap_const_logic_1;
        else 
            tsStreamIn_V_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    tsStreamIn_V_V_0_data_out_assign_proc : process(tsStreamIn_V_V_0_payload_A, tsStreamIn_V_V_0_payload_B, tsStreamIn_V_V_0_sel)
    begin
        if ((tsStreamIn_V_V_0_sel = ap_const_logic_1)) then 
            tsStreamIn_V_V_0_data_out <= tsStreamIn_V_V_0_payload_B;
        else 
            tsStreamIn_V_V_0_data_out <= tsStreamIn_V_V_0_payload_A;
        end if; 
    end process;

    tsStreamIn_V_V_0_load_A <= (tsStreamIn_V_V_0_state_cmp_full and not(tsStreamIn_V_V_0_sel_wr));
    tsStreamIn_V_V_0_load_B <= (tsStreamIn_V_V_0_state_cmp_full and tsStreamIn_V_V_0_sel_wr);
    tsStreamIn_V_V_0_sel <= tsStreamIn_V_V_0_sel_rd;
    tsStreamIn_V_V_0_state_cmp_full <= '0' when (tsStreamIn_V_V_0_state = ap_const_lv2_1) else '1';
    tsStreamIn_V_V_0_vld_in <= tsStreamIn_V_V_TVALID;
    tsStreamIn_V_V_0_vld_out <= tsStreamIn_V_V_0_state(0);

    tsStreamIn_V_V_TDATA_blk_n_assign_proc : process(tsStreamIn_V_V_0_state, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            tsStreamIn_V_V_TDATA_blk_n <= tsStreamIn_V_V_0_state(0);
        else 
            tsStreamIn_V_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tsStreamIn_V_V_TREADY <= tsStreamIn_V_V_0_state(1);

    tsStreamOut_V_V_blk_n_assign_proc : process(tsStreamOut_V_V_full_n, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            tsStreamOut_V_V_blk_n <= tsStreamOut_V_V_full_n;
        else 
            tsStreamOut_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tsStreamOut_V_V_din <= 
        ap_const_lv32_0 when (or_cond2_i_i_fu_1503_p2(0) = '1') else 
        tmp_151_fu_1509_p1;

    tsStreamOut_V_V_write_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7)
    begin
        if ((not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            tsStreamOut_V_V_write <= ap_const_logic_1;
        else 
            tsStreamOut_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    ult_fu_1431_p2 <= "1" when (unsigned(c_1_reg_1814) < unsigned(glSFASTAreaCntThr_lo_reg_1586)) else "0";
    xStreamIn_V_V_0_ack_in <= xStreamIn_V_V_0_state(1);

    xStreamIn_V_V_0_ack_out_assign_proc : process(xStreamIn_V_V_0_vld_out, yStreamIn_V_V_0_vld_out, polStreamIn_V_V_0_vld_out, tsStreamIn_V_V_0_vld_out, ap_CS_fsm_state2)
    begin
        if ((not(((xStreamIn_V_V_0_vld_out = ap_const_logic_0) or (tsStreamIn_V_V_0_vld_out = ap_const_logic_0) or (polStreamIn_V_V_0_vld_out = ap_const_logic_0) or (yStreamIn_V_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            xStreamIn_V_V_0_ack_out <= ap_const_logic_1;
        else 
            xStreamIn_V_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    xStreamIn_V_V_0_data_out_assign_proc : process(xStreamIn_V_V_0_payload_A, xStreamIn_V_V_0_payload_B, xStreamIn_V_V_0_sel)
    begin
        if ((xStreamIn_V_V_0_sel = ap_const_logic_1)) then 
            xStreamIn_V_V_0_data_out <= xStreamIn_V_V_0_payload_B;
        else 
            xStreamIn_V_V_0_data_out <= xStreamIn_V_V_0_payload_A;
        end if; 
    end process;

    xStreamIn_V_V_0_load_A <= (xStreamIn_V_V_0_state_cmp_full and not(xStreamIn_V_V_0_sel_wr));
    xStreamIn_V_V_0_load_B <= (xStreamIn_V_V_0_state_cmp_full and xStreamIn_V_V_0_sel_wr);
    xStreamIn_V_V_0_sel <= xStreamIn_V_V_0_sel_rd;
    xStreamIn_V_V_0_state_cmp_full <= '0' when (xStreamIn_V_V_0_state = ap_const_lv2_1) else '1';
    xStreamIn_V_V_0_vld_in <= xStreamIn_V_V_TVALID;
    xStreamIn_V_V_0_vld_out <= xStreamIn_V_V_0_state(0);

    xStreamIn_V_V_TDATA_blk_n_assign_proc : process(xStreamIn_V_V_0_state, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            xStreamIn_V_V_TDATA_blk_n <= xStreamIn_V_V_0_state(0);
        else 
            xStreamIn_V_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    xStreamIn_V_V_TREADY <= xStreamIn_V_V_0_state(1);

    xStreamOut_V_V_blk_n_assign_proc : process(xStreamOut_V_V_full_n, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            xStreamOut_V_V_blk_n <= xStreamOut_V_V_full_n;
        else 
            xStreamOut_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    xStreamOut_V_V_din <= tmp_V_18_reg_1555(10 - 1 downto 0);

    xStreamOut_V_V_write_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7)
    begin
        if ((not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            xStreamOut_V_V_write <= ap_const_logic_1;
        else 
            xStreamOut_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    yStreamIn_V_V_0_ack_in <= yStreamIn_V_V_0_state(1);

    yStreamIn_V_V_0_ack_out_assign_proc : process(xStreamIn_V_V_0_vld_out, yStreamIn_V_V_0_vld_out, polStreamIn_V_V_0_vld_out, tsStreamIn_V_V_0_vld_out, ap_CS_fsm_state2)
    begin
        if ((not(((xStreamIn_V_V_0_vld_out = ap_const_logic_0) or (tsStreamIn_V_V_0_vld_out = ap_const_logic_0) or (polStreamIn_V_V_0_vld_out = ap_const_logic_0) or (yStreamIn_V_V_0_vld_out = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            yStreamIn_V_V_0_ack_out <= ap_const_logic_1;
        else 
            yStreamIn_V_V_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    yStreamIn_V_V_0_data_out_assign_proc : process(yStreamIn_V_V_0_payload_A, yStreamIn_V_V_0_payload_B, yStreamIn_V_V_0_sel)
    begin
        if ((yStreamIn_V_V_0_sel = ap_const_logic_1)) then 
            yStreamIn_V_V_0_data_out <= yStreamIn_V_V_0_payload_B;
        else 
            yStreamIn_V_V_0_data_out <= yStreamIn_V_V_0_payload_A;
        end if; 
    end process;

    yStreamIn_V_V_0_load_A <= (yStreamIn_V_V_0_state_cmp_full and not(yStreamIn_V_V_0_sel_wr));
    yStreamIn_V_V_0_load_B <= (yStreamIn_V_V_0_state_cmp_full and yStreamIn_V_V_0_sel_wr);
    yStreamIn_V_V_0_sel <= yStreamIn_V_V_0_sel_rd;
    yStreamIn_V_V_0_state_cmp_full <= '0' when (yStreamIn_V_V_0_state = ap_const_lv2_1) else '1';
    yStreamIn_V_V_0_vld_in <= yStreamIn_V_V_TVALID;
    yStreamIn_V_V_0_vld_out <= yStreamIn_V_V_0_state(0);

    yStreamIn_V_V_TDATA_blk_n_assign_proc : process(yStreamIn_V_V_0_state, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            yStreamIn_V_V_TDATA_blk_n <= yStreamIn_V_V_0_state(0);
        else 
            yStreamIn_V_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    yStreamIn_V_V_TREADY <= yStreamIn_V_V_0_state(1);

    yStreamOut_V_V_blk_n_assign_proc : process(yStreamOut_V_V_full_n, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            yStreamOut_V_V_blk_n <= yStreamOut_V_V_full_n;
        else 
            yStreamOut_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    yStreamOut_V_V_din <= tmp_V_19_reg_1563(10 - 1 downto 0);

    yStreamOut_V_V_write_assign_proc : process(xStreamOut_V_V_full_n, yStreamOut_V_V_full_n, polStreamOut_V_V_full_n, idxStreamOut_V_V_full_n, tsStreamOut_V_V_full_n, packetEventDataStrea_full_n, glStatus_currentAreaCntThr_out_full_n, glStatus_inEventsNum_out_full_n, ap_CS_fsm_state7)
    begin
        if ((not(((glStatus_inEventsNum_out_full_n = ap_const_logic_0) or (glStatus_currentAreaCntThr_out_full_n = ap_const_logic_0) or (packetEventDataStrea_full_n = ap_const_logic_0) or (tsStreamOut_V_V_full_n = ap_const_logic_0) or (idxStreamOut_V_V_full_n = ap_const_logic_0) or (polStreamOut_V_V_full_n = ap_const_logic_0) or (yStreamOut_V_V_full_n = ap_const_logic_0) or (xStreamOut_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
            yStreamOut_V_V_write <= ap_const_logic_1;
        else 
            yStreamOut_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
