

================================================================
== Vivado HLS Report for 'l2_trigger'
================================================================
* Date:           Fri Apr 13 14:50:13 2018

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        l2_trigger
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z030ffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.76|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+----------+----------------+-----------+-----------+-----------+----------+
        |                     |     Latency    |    Iteration   |  Initiation Interval  |    Trip   |          |
        |      Loop Name      | min |    max   |     Latency    |  achieved |   target  |   Count   | Pipelined|
        +---------------------+-----+----------+----------------+-----------+-----------+-----------+----------+
        |- Loop 1             |    0|     32767|               1|          -|          -| 0 ~ 32767 |    no    |
        |- Loop 2             |   16|    262152|    2 ~ 32769   |          -|          -|          8|    no    |
        | + Loop 2.1          |    0|     32767|               1|          -|          -| 0 ~ 32767 |    no    |
        |- Loop 3             |    ?|         ?| 260 ~ 84014849 |          -|          -|          ?|    no    |
        | + Loop 3.1          |    0|     65535|               1|          -|          -| 0 ~ 65535 |    no    |
        | + Loop 3.2          |  256|  83883776|   2 ~ 655342   |          -|          -|        128|    no    |
        |  ++ Loop 3.2.1      |    0|    655340|     18 ~ 20    |          -|          -| 0 ~ 32767 |    no    |
        |   +++ Loop 3.2.1.1  |   14|        14|               2|          -|          -|          7|    no    |
        | + Loop 3.3          |    0|     65534|               2|          -|          -| 0 ~ 32767 |    no    |
        +---------------------+-----+----------+----------------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    418|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|      58|     72|
|Memory           |       58|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    524|
|Register         |        -|      -|     506|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       58|      0|     564|   1014|
+-----------------+---------+-------+--------+-------+
|Available        |      530|    400|  157200|  78600|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       10|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+---------------------------+---------+-------+----+----+
    |           Instance          |           Module          | BRAM_18K| DSP48E| FF | LUT|
    +-----------------------------+---------------------------+---------+-------+----+----+
    |l2_trigger_CTRL_BUS_s_axi_U  |l2_trigger_CTRL_BUS_s_axi  |        0|      0|  58|  72|
    +-----------------------------+---------------------------+---------+-------+----+----+
    |Total                        |                           |        0|      0|  58|  72|
    +-----------------------------+---------------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+------------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |         Module         | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+------------------------+---------+---+----+------+-----+------+-------------+
    |data_shift1_U  |l2_trigger_data_shift1  |       17|  0|   0|  9216|   17|     1|       156672|
    |data_shift2_U  |l2_trigger_data_shift1  |       17|  0|   0|  9216|   17|     1|       156672|
    |sum_overP1_U   |l2_trigger_sum_overP1   |        4|  0|   0|  1152|   32|     1|        36864|
    |sum_overP2_U   |l2_trigger_sum_overP1   |        4|  0|   0|  1152|   32|     1|        36864|
    |sum_pix1_U     |l2_trigger_sum_overP1   |        4|  0|   0|  1152|   32|     1|        36864|
    |sum_pix2_U     |l2_trigger_sum_overP1   |        4|  0|   0|  1152|   32|     1|        36864|
    |thresh1_U      |l2_trigger_thresh1      |        4|  0|   0|  1152|   31|     1|        35712|
    |thresh2_U      |l2_trigger_thresh1      |        4|  0|   0|  1152|   31|     1|        35712|
    +---------------+------------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                        |       58|  0|   0| 25344|  224|     8|       532224|
    +---------------+------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_5_fu_620_p2            |     +    |      0|  0|  15|          15|           1|
    |i_6_fu_681_p2            |     +    |      0|  0|  15|          15|           1|
    |i_7_fu_703_p2            |     +    |      0|  0|  16|          16|           1|
    |i_8_fu_958_p2            |     +    |      0|  0|  15|          15|           1|
    |i_9_fu_732_p2            |     +    |      0|  0|  15|          15|           1|
    |kk_2_fu_640_p2           |     +    |      0|  0|   4|           4|           1|
    |kk_3_fu_876_p2           |     +    |      0|  0|   4|           4|           2|
    |tmp_16_fu_766_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp_18_fu_777_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp_20_fu_917_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp_21_fu_923_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp_23_fu_834_p2         |     +    |      0|  0|   4|           4|           1|
    |tmp_25_fu_903_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp_26_fu_910_p2         |     +    |      0|  0|  32|          32|          32|
    |tmp_28_fu_816_p2         |     +    |      0|  0|   7|          15|          15|
    |tmp_29_fu_822_p2         |     +    |      0|  0|   7|          15|          15|
    |tmp_34_fu_864_p2         |     +    |      0|  0|   7|          15|          15|
    |tmp_35_fu_870_p2         |     +    |      0|  0|   7|          15|          15|
    |tmp_6_fu_670_p2          |     +    |      0|  0|  15|          15|          15|
    |tmp_7_fu_721_p2          |     +    |      0|  0|   8|           8|           1|
    |tmp_8_fu_687_p2          |     +    |      0|  0|  15|          15|          15|
    |or_cond_fu_948_p2        |    and   |      0|  0|   1|           1|           1|
    |tmp_nbreadreq_fu_196_p9  |    and   |      0|  0|   1|           1|           0|
    |exitcond1_fu_634_p2      |   icmp   |      0|  0|   2|           4|           5|
    |exitcond2_fu_698_p2      |   icmp   |      0|  0|   6|          16|          16|
    |exitcond6_fu_953_p2      |   icmp   |      0|  0|   6|          15|          15|
    |exitcond7_fu_727_p2      |   icmp   |      0|  0|   6|          15|          15|
    |exitcond8_fu_676_p2      |   icmp   |      0|  0|   6|          15|          15|
    |exitcond9_fu_615_p2      |   icmp   |      0|  0|   6|          15|          15|
    |exitcond_fu_715_p2       |   icmp   |      0|  0|   3|           8|           9|
    |grp_fu_599_p2            |   icmp   |      0|  0|  11|          32|           1|
    |tmp_22_fu_933_p2         |   icmp   |      0|  0|  11|          32|          32|
    |tmp_30_fu_943_p2         |   icmp   |      0|  0|  11|          32|          32|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 418|         564|         448|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  15|         17|    1|         17|
    |ap_sig_ioackin_out_stream_TREADY  |   1|          2|    1|          2|
    |data_shift1_address0              |  14|          5|   14|         70|
    |data_shift1_d0                    |  17|          4|   17|         68|
    |data_shift2_address0              |  14|          5|   14|         70|
    |data_shift2_d0                    |  17|          4|   17|         68|
    |i_1_reg_496                       |  15|          2|   15|         30|
    |i_2_reg_507                       |  16|          2|   16|         32|
    |i_3_reg_541                       |  15|          2|   15|         30|
    |i_4_reg_588                       |  15|          2|   15|         30|
    |i_reg_474                         |  15|          2|   15|         30|
    |in_stream_TDATA_blk_n             |   1|          2|    1|          2|
    |itrig_1_reg_557                   |  32|          3|   32|         96|
    |itrig_reg_529                     |  32|          2|   32|         64|
    |k_reg_518                         |   8|          2|    8|         16|
    |kk_1_reg_577                      |   4|          2|    4|          8|
    |kk_reg_485                        |   4|          2|    4|          8|
    |out_stream_TDATA_blk_n            |   1|          2|    1|          2|
    |sum_overP1_address0               |  11|          3|   11|         33|
    |sum_overP1_d0                     |  32|          4|   32|        128|
    |sum_overP2_address0               |  11|          3|   11|         33|
    |sum_overP2_d0                     |  32|          4|   32|        128|
    |sum_pix1_address0                 |  11|          6|   11|         66|
    |sum_pix1_d0                       |  32|          3|   32|         96|
    |sum_pix2_address0                 |  11|          6|   11|         66|
    |sum_pix2_d0                       |  32|          3|   32|         96|
    |thresh1_address0                  |  11|          4|   11|         44|
    |thresh1_d0                        |  31|          3|   31|         93|
    |thresh2_address0                  |  11|          4|   11|         44|
    |thresh2_d0                        |  31|          3|   31|         93|
    |trig_data                         |  32|          3|   32|         96|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 524|        111|  510|       1659|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |  16|   0|   16|          0|
    |ap_reg_ioackin_out_stream_TREADY  |   1|   0|    1|          0|
    |data_shift1_addr_1_reg_1116       |  14|   0|   14|          0|
    |data_shift2_addr_1_reg_1121       |  14|   0|   14|          0|
    |i_1_reg_496                       |  15|   0|   15|          0|
    |i_2_reg_507                       |  16|   0|   16|          0|
    |i_3_reg_541                       |  15|   0|   15|          0|
    |i_4_reg_588                       |  15|   0|   15|          0|
    |i_8_reg_1213                      |  15|   0|   15|          0|
    |i_9_reg_1089                      |  15|   0|   15|          0|
    |i_reg_474                         |  15|   0|   15|          0|
    |itrig_1_reg_557                   |  32|   0|   32|          0|
    |itrig_reg_529                     |  32|   0|   32|          0|
    |k_reg_518                         |   8|   0|    8|          0|
    |kk_1_reg_577                      |   4|   0|    4|          0|
    |kk_2_reg_1049                     |   4|   0|    4|          0|
    |kk_3_reg_1174                     |   4|   0|    4|          0|
    |kk_reg_485                        |   4|   0|    4|          0|
    |n_pixels_in_bus_read_reg_1025     |  16|   0|   16|          0|
    |p_old_reg_1203                    |   1|   0|    1|          0|
    |phitmp_reg_1131                   |  16|   0|   16|          0|
    |sum_overP1_addr_reg_1146          |  11|   0|   11|          0|
    |sum_overP2_addr_reg_1151          |  11|   0|   11|          0|
    |sum_pix1_addr_3_reg_1106          |  11|   0|   11|          0|
    |sum_pix2_addr_3_reg_1111          |  11|   0|   11|          0|
    |tmp_13_reg_1096                   |  15|   0|   64|         49|
    |tmp_14_reg_1126                   |  16|   0|   16|          0|
    |tmp_15_reg_1136                   |  32|   0|   32|          0|
    |tmp_17_reg_1141                   |  32|   0|   32|          0|
    |tmp_1_reg_1030                    |  15|   0|   15|          0|
    |tmp_21_reg_1184                   |  32|   0|   32|          0|
    |tmp_22_reg_1189                   |   1|   0|    1|          0|
    |tmp_31_reg_1198                   |   1|   0|    1|          0|
    |tmp_35_reg_1169                   |  15|   0|   15|          0|
    |tmp_4_reg_1218                    |  15|   0|   64|         49|
    |tmp_6_reg_1054                    |   8|   0|   15|          7|
    |tmp_7_reg_1081                    |   8|   0|    8|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 506|   0|  611|        105|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------+-----+-----+------------+---------------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_AWREADY  | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_AWADDR   |  in |    5|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WVALID   |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WREADY   | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WDATA    |  in |   32|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_WSTRB    |  in |    4|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_ARVALID  |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_ARREADY  | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_ARADDR   |  in |    5|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RVALID   | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RREADY   |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RDATA    | out |   32|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_RRESP    | out |    2|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_BVALID   | out |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_BREADY   |  in |    1|    s_axi   |       CTRL_BUS      |    scalar    |
|s_axi_CTRL_BUS_BRESP    | out |    2|    s_axi   |       CTRL_BUS      |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |      l2_trigger     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |      l2_trigger     | return value |
|interrupt               | out |    1| ap_ctrl_hs |      l2_trigger     | return value |
|in_stream_TDATA         |  in |   32|    axis    |  in_stream_V_data_V |    pointer   |
|in_stream_TVALID        |  in |    1|    axis    |  in_stream_V_dest_V |    pointer   |
|in_stream_TREADY        | out |    1|    axis    |  in_stream_V_dest_V |    pointer   |
|in_stream_TDEST         |  in |    6|    axis    |  in_stream_V_dest_V |    pointer   |
|in_stream_TKEEP         |  in |    4|    axis    |  in_stream_V_keep_V |    pointer   |
|in_stream_TSTRB         |  in |    4|    axis    |  in_stream_V_strb_V |    pointer   |
|in_stream_TUSER         |  in |    2|    axis    |  in_stream_V_user_V |    pointer   |
|in_stream_TLAST         |  in |    1|    axis    |  in_stream_V_last_V |    pointer   |
|in_stream_TID           |  in |    5|    axis    |   in_stream_V_id_V  |    pointer   |
|out_stream_TDATA        | out |   64|    axis    | out_stream_V_data_V |    pointer   |
|out_stream_TVALID       | out |    1|    axis    | out_stream_V_dest_V |    pointer   |
|out_stream_TREADY       |  in |    1|    axis    | out_stream_V_dest_V |    pointer   |
|out_stream_TDEST        | out |    6|    axis    | out_stream_V_dest_V |    pointer   |
|out_stream_TKEEP        | out |    8|    axis    | out_stream_V_keep_V |    pointer   |
|out_stream_TSTRB        | out |    8|    axis    | out_stream_V_strb_V |    pointer   |
|out_stream_TUSER        | out |    2|    axis    | out_stream_V_user_V |    pointer   |
|out_stream_TLAST        | out |    1|    axis    | out_stream_V_last_V |    pointer   |
|out_stream_TID          | out |    5|    axis    |  out_stream_V_id_V  |    pointer   |
|trig_data               | out |   32|   ap_ovld  |      trig_data      |    pointer   |
|trig_data_ap_vld        | out |    1|   ap_ovld  |      trig_data      |    pointer   |
+------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 16
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond9)
	2  / (!exitcond9)
3 --> 
	5  / (exitcond1)
	4  / (!exitcond1)
4 --> 
	3  / (exitcond8)
	4  / (!exitcond8)
5 --> 
	6  / (tmp)
6 --> 
	7  / (exitcond2)
	6  / (!exitcond2)
7 --> 
	8  / (!exitcond)
	15  / (exitcond)
8 --> 
	7  / (exitcond7)
	9  / (!exitcond7)
9 --> 
	10  / true
10 --> 
	11  / (!tmp_19)
	12  / (tmp_19)
11 --> 
	10  / true
12 --> 
	13  / (!tmp_22) | (p_old)
	8  / (tmp_22 & !p_old)
13 --> 
	8  / (!tmp_22 & !or_cond)
	14  / (!tmp_22 & or_cond) | (tmp_22 & p_old)
14 --> 
	8  / true
15 --> 
	5  / (exitcond6)
	16  / (!exitcond6)
16 --> 
	15  / true
* FSM state operations: 

 <State 1>: 2.38ns
ST_1: stg_17 [1/1] 0.00ns
arrayctor.loop1.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %in_stream_V_data_V), !map !102

ST_1: stg_18 [1/1] 0.00ns
arrayctor.loop1.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream_V_keep_V), !map !106

ST_1: stg_19 [1/1] 0.00ns
arrayctor.loop1.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i4* %in_stream_V_strb_V), !map !110

ST_1: stg_20 [1/1] 0.00ns
arrayctor.loop1.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i2* %in_stream_V_user_V), !map !114

ST_1: stg_21 [1/1] 0.00ns
arrayctor.loop1.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_stream_V_last_V), !map !118

ST_1: stg_22 [1/1] 0.00ns
arrayctor.loop1.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i5* %in_stream_V_id_V), !map !122

ST_1: stg_23 [1/1] 0.00ns
arrayctor.loop1.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i6* %in_stream_V_dest_V), !map !126

ST_1: stg_24 [1/1] 0.00ns
arrayctor.loop1.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i64* %out_stream_V_data_V), !map !130

ST_1: stg_25 [1/1] 0.00ns
arrayctor.loop1.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_stream_V_keep_V), !map !134

ST_1: stg_26 [1/1] 0.00ns
arrayctor.loop1.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap(i8* %out_stream_V_strb_V), !map !138

ST_1: stg_27 [1/1] 0.00ns
arrayctor.loop1.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap(i2* %out_stream_V_user_V), !map !142

ST_1: stg_28 [1/1] 0.00ns
arrayctor.loop1.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_stream_V_last_V), !map !146

ST_1: stg_29 [1/1] 0.00ns
arrayctor.loop1.preheader:12  call void (...)* @_ssdm_op_SpecBitsMap(i5* %out_stream_V_id_V), !map !150

ST_1: stg_30 [1/1] 0.00ns
arrayctor.loop1.preheader:13  call void (...)* @_ssdm_op_SpecBitsMap(i6* %out_stream_V_dest_V), !map !154

ST_1: stg_31 [1/1] 0.00ns
arrayctor.loop1.preheader:14  call void (...)* @_ssdm_op_SpecBitsMap(i16 %n_pixels_in_bus), !map !158

ST_1: stg_32 [1/1] 0.00ns
arrayctor.loop1.preheader:15  call void (...)* @_ssdm_op_SpecBitsMap(i32* %trig_data), !map !164

ST_1: stg_33 [1/1] 0.00ns
arrayctor.loop1.preheader:16  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @l2_trigger_str) nounwind

ST_1: n_pixels_in_bus_read [1/1] 1.00ns
arrayctor.loop1.preheader:17  %n_pixels_in_bus_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %n_pixels_in_bus)

ST_1: sum_overP1 [1/1] 2.38ns
arrayctor.loop1.preheader:18  %sum_overP1 = alloca [1152 x i32], align 16

ST_1: sum_overP2 [1/1] 2.38ns
arrayctor.loop1.preheader:19  %sum_overP2 = alloca [1152 x i32], align 16

ST_1: sum_pix1 [1/1] 2.38ns
arrayctor.loop1.preheader:20  %sum_pix1 = alloca [1152 x i32], align 16

ST_1: data_shift1 [1/1] 2.38ns
arrayctor.loop1.preheader:21  %data_shift1 = alloca [9216 x i17], align 4

ST_1: thresh1 [1/1] 2.38ns
arrayctor.loop1.preheader:22  %thresh1 = alloca [1152 x i31], align 4

ST_1: sum_pix2 [1/1] 2.38ns
arrayctor.loop1.preheader:23  %sum_pix2 = alloca [1152 x i32], align 16

ST_1: data_shift2 [1/1] 2.38ns
arrayctor.loop1.preheader:24  %data_shift2 = alloca [9216 x i17], align 4

ST_1: thresh2 [1/1] 2.38ns
arrayctor.loop1.preheader:25  %thresh2 = alloca [1152 x i31], align 4

ST_1: stg_43 [1/1] 0.00ns
arrayctor.loop1.preheader:26  call void (...)* @_ssdm_op_SpecInterface(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i2* %in_stream_V_user_V, i1* %in_stream_V_last_V, i5* %in_stream_V_id_V, i6* %in_stream_V_dest_V, [5 x i8]* @p_str1804, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805) nounwind

ST_1: stg_44 [1/1] 0.00ns
arrayctor.loop1.preheader:27  call void (...)* @_ssdm_op_SpecInterface(i32* %trig_data, [8 x i8]* @p_str1806, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805) nounwind

ST_1: stg_45 [1/1] 0.00ns
arrayctor.loop1.preheader:28  call void (...)* @_ssdm_op_SpecInterface(i64* %out_stream_V_data_V, i8* %out_stream_V_keep_V, i8* %out_stream_V_strb_V, i2* %out_stream_V_user_V, i1* %out_stream_V_last_V, i5* %out_stream_V_id_V, i6* %out_stream_V_dest_V, [5 x i8]* @p_str1804, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805) nounwind

ST_1: stg_46 [1/1] 0.00ns
arrayctor.loop1.preheader:29  call void (...)* @_ssdm_op_SpecInterface(i16 %n_pixels_in_bus, [10 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1808, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805) nounwind

ST_1: stg_47 [1/1] 0.00ns
arrayctor.loop1.preheader:30  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str1807, i32 0, i32 0, i32 0, i32 0, [9 x i8]* @p_str1808, [1 x i8]* @p_str1805, [1 x i8]* @p_str1805, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1805) nounwind

ST_1: stg_48 [1/1] 0.00ns
arrayctor.loop1.preheader:31  call void @_ssdm_op_Write.ap_ovld.volatile.i32P(i32* %trig_data, i32 0)

ST_1: tmp_1 [1/1] 0.00ns
arrayctor.loop1.preheader:32  %tmp_1 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %n_pixels_in_bus_read, i32 1, i32 15)

ST_1: stg_50 [1/1] 1.31ns
arrayctor.loop1.preheader:33  br label %0


 <State 2>: 3.16ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i15 [ 0, %arrayctor.loop1.preheader ], [ %i_5, %1 ]

ST_2: empty [1/1] 0.00ns
:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32767, i64 0)

ST_2: exitcond9 [1/1] 1.85ns
:2  %exitcond9 = icmp eq i15 %i, %tmp_1

ST_2: i_5 [1/1] 1.60ns
:3  %i_5 = add i15 %i, 1

ST_2: stg_55 [1/1] 1.31ns
:4  br i1 %exitcond9, label %.preheader84, label %1

ST_2: tmp_3 [1/1] 0.00ns
:0  %tmp_3 = zext i15 %i to i64

ST_2: sum_pix1_addr [1/1] 0.00ns
:1  %sum_pix1_addr = getelementptr inbounds [1152 x i32]* %sum_pix1, i64 0, i64 %tmp_3

ST_2: stg_58 [1/1] 2.38ns
:2  store i32 0, i32* %sum_pix1_addr, align 4

ST_2: sum_pix2_addr [1/1] 0.00ns
:3  %sum_pix2_addr = getelementptr inbounds [1152 x i32]* %sum_pix2, i64 0, i64 %tmp_3

ST_2: stg_60 [1/1] 2.38ns
:4  store i32 0, i32* %sum_pix2_addr, align 4

ST_2: thresh1_addr [1/1] 0.00ns
:5  %thresh1_addr = getelementptr [1152 x i31]* %thresh1, i64 0, i64 %tmp_3

ST_2: stg_62 [1/1] 2.38ns
:6  store i31 25500, i31* %thresh1_addr, align 4

ST_2: thresh2_addr [1/1] 0.00ns
:7  %thresh2_addr = getelementptr [1152 x i31]* %thresh2, i64 0, i64 %tmp_3

ST_2: stg_64 [1/1] 2.38ns
:8  store i31 25500, i31* %thresh2_addr, align 4

ST_2: stg_65 [1/1] 0.00ns
:9  br label %0


 <State 3>: 1.60ns
ST_3: kk [1/1] 0.00ns
.preheader84:0  %kk = phi i4 [ 0, %0 ], [ %kk_2, %.preheader83 ]

ST_3: exitcond1 [1/1] 1.40ns
.preheader84:1  %exitcond1 = icmp eq i4 %kk, -8

ST_3: empty_7 [1/1] 0.00ns
.preheader84:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_3: kk_2 [1/1] 0.70ns
.preheader84:3  %kk_2 = add i4 %kk, 1

ST_3: stg_70 [1/1] 0.00ns
.preheader84:4  br i1 %exitcond1, label %.loopexit, label %.preheader83.preheader

ST_3: tmp_5 [1/1] 0.00ns
.preheader83.preheader:0  %tmp_5 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %kk, i10 0)

ST_3: p_shl_cast [1/1] 0.00ns
.preheader83.preheader:1  %p_shl_cast = zext i14 %tmp_5 to i15

ST_3: tmp_2 [1/1] 0.00ns
.preheader83.preheader:2  %tmp_2 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %kk, i7 0)

ST_3: p_shl1_cast [1/1] 0.00ns
.preheader83.preheader:3  %p_shl1_cast = zext i11 %tmp_2 to i15

ST_3: tmp_6 [1/1] 1.60ns
.preheader83.preheader:4  %tmp_6 = add i15 %p_shl1_cast, %p_shl_cast

ST_3: stg_76 [1/1] 1.31ns
.preheader83.preheader:5  br label %.preheader83


 <State 4>: 3.98ns
ST_4: i_1 [1/1] 0.00ns
.preheader83:0  %i_1 = phi i15 [ %i_6, %2 ], [ 0, %.preheader83.preheader ]

ST_4: empty_8 [1/1] 0.00ns
.preheader83:1  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32767, i64 0)

ST_4: exitcond8 [1/1] 1.85ns
.preheader83:2  %exitcond8 = icmp eq i15 %i_1, %tmp_1

ST_4: i_6 [1/1] 1.60ns
.preheader83:3  %i_6 = add i15 %i_1, 1

ST_4: stg_81 [1/1] 0.00ns
.preheader83:4  br i1 %exitcond8, label %.preheader84, label %2

ST_4: tmp_8 [1/1] 1.60ns
:0  %tmp_8 = add i15 %tmp_6, %i_1

ST_4: tmp_15_cast [1/1] 0.00ns
:1  %tmp_15_cast = zext i15 %tmp_8 to i64

ST_4: data_shift1_addr [1/1] 0.00ns
:2  %data_shift1_addr = getelementptr [9216 x i17]* %data_shift1, i64 0, i64 %tmp_15_cast

ST_4: data_shift2_addr [1/1] 0.00ns
:3  %data_shift2_addr = getelementptr [9216 x i17]* %data_shift2, i64 0, i64 %tmp_15_cast

ST_4: stg_86 [1/1] 2.38ns
:4  store i17 0, i17* %data_shift1_addr, align 4

ST_4: stg_87 [1/1] 2.38ns
:5  store i17 0, i17* %data_shift2_addr, align 4

ST_4: stg_88 [1/1] 0.00ns
:6  br label %.preheader83


 <State 5>: 1.31ns
ST_5: tmp [1/1] 0.00ns
.loopexit:0  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i2* %in_stream_V_user_V, i1* %in_stream_V_last_V, i5* %in_stream_V_id_V, i6* %in_stream_V_dest_V, i32 1)

ST_5: stg_90 [1/1] 1.31ns
.loopexit:1  br i1 %tmp, label %.preheader82, label %10

ST_5: stg_91 [1/1] 0.00ns
:0  ret void


 <State 6>: 3.19ns
ST_6: i_2 [1/1] 0.00ns
.preheader82:0  %i_2 = phi i16 [ %i_7, %3 ], [ 0, %.loopexit ]

ST_6: exitcond2 [1/1] 1.88ns
.preheader82:1  %exitcond2 = icmp eq i16 %i_2, %n_pixels_in_bus_read

ST_6: empty_9 [1/1] 0.00ns
.preheader82:2  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 65535, i64 0)

ST_6: i_7 [1/1] 1.60ns
.preheader82:3  %i_7 = add i16 %i_2, 1

ST_6: stg_96 [1/1] 1.31ns
.preheader82:4  br i1 %exitcond2, label %.preheader81, label %3

ST_6: tmp_s [1/1] 0.00ns
:0  %tmp_s = zext i16 %i_2 to i64

ST_6: sum_pix1_addr_1 [1/1] 0.00ns
:1  %sum_pix1_addr_1 = getelementptr inbounds [1152 x i32]* %sum_pix1, i64 0, i64 %tmp_s

ST_6: stg_99 [1/1] 2.38ns
:2  store i32 0, i32* %sum_pix1_addr_1, align 4

ST_6: sum_pix2_addr_1 [1/1] 0.00ns
:3  %sum_pix2_addr_1 = getelementptr inbounds [1152 x i32]* %sum_pix2, i64 0, i64 %tmp_s

ST_6: stg_101 [1/1] 2.38ns
:4  store i32 0, i32* %sum_pix2_addr_1, align 4

ST_6: stg_102 [1/1] 0.00ns
:5  br label %.preheader82


 <State 7>: 2.94ns
ST_7: k [1/1] 0.00ns
.preheader81:0  %k = phi i8 [ 0, %.preheader82 ], [ %tmp_7, %.preheader80 ]

ST_7: itrig [1/1] 0.00ns
.preheader81:1  %itrig = phi i32 [ 0, %.preheader82 ], [ %itrig_1, %.preheader80 ]

ST_7: exitcond [1/1] 1.63ns
.preheader81:2  %exitcond = icmp eq i8 %k, -128

ST_7: empty_10 [1/1] 0.00ns
.preheader81:3  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)

ST_7: tmp_7 [1/1] 1.40ns
.preheader81:4  %tmp_7 = add i8 %k, 1

ST_7: stg_108 [1/1] 1.31ns
.preheader81:5  br i1 %exitcond, label %.preheader, label %.preheader80


 <State 8>: 2.38ns
ST_8: i_3 [1/1] 0.00ns
.preheader80:0  %i_3 = phi i15 [ 0, %.preheader81 ], [ %i_9, %._crit_edge ], [ %i_9, %8 ], [ %i_9, %7 ]

ST_8: itrig_1 [1/1] 0.00ns
.preheader80:1  %itrig_1 = phi i32 [ %itrig, %.preheader81 ], [ 1, %._crit_edge ], [ %itrig_1, %7 ], [ %itrig_1, %8 ]

ST_8: empty_11 [1/1] 0.00ns
.preheader80:2  %empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32767, i64 0)

ST_8: exitcond7 [1/1] 1.85ns
.preheader80:3  %exitcond7 = icmp eq i15 %i_3, %tmp_1

ST_8: i_9 [1/1] 1.60ns
.preheader80:4  %i_9 = add i15 %i_3, 1

ST_8: stg_114 [1/1] 0.00ns
.preheader80:5  br i1 %exitcond7, label %.preheader81, label %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit

ST_8: tmp_13 [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %tmp_13 = zext i15 %i_3 to i64

ST_8: sum_pix1_addr_3 [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  %sum_pix1_addr_3 = getelementptr inbounds [1152 x i32]* %sum_pix1, i64 0, i64 %tmp_13

ST_8: sum_pix1_load_1 [2/2] 2.38ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %sum_pix1_load_1 = load i32* %sum_pix1_addr_3, align 4

ST_8: sum_pix2_addr_3 [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:13  %sum_pix2_addr_3 = getelementptr inbounds [1152 x i32]* %sum_pix2, i64 0, i64 %tmp_13

ST_8: sum_pix2_load_1 [2/2] 2.38ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:14  %sum_pix2_load_1 = load i32* %sum_pix2_addr_3, align 4


 <State 9>: 6.76ns
ST_9: data_shift1_addr_1 [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %data_shift1_addr_1 = getelementptr [9216 x i17]* %data_shift1, i64 0, i64 %tmp_13

ST_9: data_shift2_addr_1 [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %data_shift2_addr_1 = getelementptr [9216 x i17]* %data_shift2, i64 0, i64 %tmp_13

ST_9: empty_12 [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %empty_12 = call { i32, i4, i4, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P(i32* %in_stream_V_data_V, i4* %in_stream_V_keep_V, i4* %in_stream_V_strb_V, i2* %in_stream_V_user_V, i1* %in_stream_V_last_V, i5* %in_stream_V_id_V, i6* %in_stream_V_dest_V)

ST_9: tmp_data_V_2 [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %tmp_data_V_2 = extractvalue { i32, i4, i4, i2, i1, i5, i6 } %empty_12, 0

ST_9: tmp_14 [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %tmp_14 = trunc i32 %tmp_data_V_2 to i16

ST_9: phitmp [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %phitmp = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %tmp_data_V_2, i32 16, i32 31)

ST_9: tmp_15 [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %tmp_15 = sext i16 %tmp_14 to i32

ST_9: sum_pix1_load_1 [1/2] 2.38ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %sum_pix1_load_1 = load i32* %sum_pix1_addr_3, align 4

ST_9: tmp_16 [1/1] 2.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  %tmp_16 = add i32 %sum_pix1_load_1, %tmp_15

ST_9: stg_129 [1/1] 2.38ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:11  store i32 %tmp_16, i32* %sum_pix1_addr_3, align 4

ST_9: tmp_17 [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:12  %tmp_17 = sext i16 %phitmp to i32

ST_9: sum_pix2_load_1 [1/2] 2.38ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:14  %sum_pix2_load_1 = load i32* %sum_pix2_addr_3, align 4

ST_9: tmp_18 [1/1] 2.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:15  %tmp_18 = add i32 %sum_pix2_load_1, %tmp_17

ST_9: stg_133 [1/1] 2.38ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:16  store i32 %tmp_18, i32* %sum_pix2_addr_3, align 4

ST_9: sum_overP1_addr [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:17  %sum_overP1_addr = getelementptr inbounds [1152 x i32]* %sum_overP1, i64 0, i64 %tmp_13

ST_9: stg_135 [1/1] 2.38ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:18  store i32 0, i32* %sum_overP1_addr, align 4

ST_9: sum_overP2_addr [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:19  %sum_overP2_addr = getelementptr inbounds [1152 x i32]* %sum_overP2, i64 0, i64 %tmp_13

ST_9: stg_137 [1/1] 2.38ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:20  store i32 0, i32* %sum_overP2_addr, align 4

ST_9: stg_138 [1/1] 1.31ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:21  br label %4


 <State 10>: 5.38ns
ST_10: kk_1 [1/1] 0.00ns
:0  %kk_1 = phi i4 [ 6, %_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ], [ %kk_3, %5 ]

ST_10: tmp_19 [1/1] 0.00ns
:1  %tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %kk_1, i32 3)

ST_10: empty_13 [1/1] 0.00ns
:2  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)

ST_10: stg_142 [1/1] 0.00ns
:3  br i1 %tmp_19, label %6, label %5

ST_10: tmp_24 [1/1] 0.00ns
:0  %tmp_24 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %kk_1, i10 0)

ST_10: p_shl4_cast [1/1] 0.00ns
:1  %p_shl4_cast = sext i14 %tmp_24 to i15

ST_10: tmp_27 [1/1] 0.00ns
:2  %tmp_27 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %kk_1, i7 0)

ST_10: p_shl5_cast [1/1] 0.00ns
:3  %p_shl5_cast = sext i11 %tmp_27 to i15

ST_10: tmp_28 [1/1] 1.50ns
:4  %tmp_28 = add i15 %p_shl5_cast, %p_shl4_cast

ST_10: tmp_29 [1/1] 1.50ns
:5  %tmp_29 = add i15 %tmp_28, %i_3

ST_10: tmp_37_cast [1/1] 0.00ns
:6  %tmp_37_cast = zext i15 %tmp_29 to i64

ST_10: data_shift1_addr_2 [1/1] 0.00ns
:7  %data_shift1_addr_2 = getelementptr [9216 x i17]* %data_shift1, i64 0, i64 %tmp_37_cast

ST_10: data_shift2_addr_2 [1/1] 0.00ns
:8  %data_shift2_addr_2 = getelementptr [9216 x i17]* %data_shift2, i64 0, i64 %tmp_37_cast

ST_10: data_shift1_load [2/2] 2.38ns
:9  %data_shift1_load = load i17* %data_shift1_addr_2, align 4

ST_10: tmp_23 [1/1] 0.70ns
:11  %tmp_23 = add i4 %kk_1, 1

ST_10: tmp_32 [1/1] 0.00ns
:12  %tmp_32 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %tmp_23, i10 0)

ST_10: p_shl2_cast [1/1] 0.00ns
:13  %p_shl2_cast = zext i14 %tmp_32 to i15

ST_10: tmp_33 [1/1] 0.00ns
:14  %tmp_33 = call i11 @_ssdm_op_BitConcatenate.i11.i4.i7(i4 %tmp_23, i7 0)

ST_10: p_shl3_cast [1/1] 0.00ns
:15  %p_shl3_cast = zext i11 %tmp_33 to i15

ST_10: tmp_34 [1/1] 1.50ns
:16  %tmp_34 = add i15 %p_shl3_cast, %p_shl2_cast

ST_10: tmp_35 [1/1] 1.50ns
:17  %tmp_35 = add i15 %tmp_34, %i_3

ST_10: data_shift2_load [2/2] 2.38ns
:22  %data_shift2_load = load i17* %data_shift2_addr_2, align 4

ST_10: sum_overP1_load [2/2] 2.38ns
:25  %sum_overP1_load = load i32* %sum_overP1_addr, align 4

ST_10: sum_overP2_load [2/2] 2.38ns
:28  %sum_overP2_load = load i32* %sum_overP2_addr, align 4

ST_10: kk_3 [1/1] 0.70ns
:31  %kk_3 = add i4 %kk_1, -1

ST_10: tmp_16_cast [1/1] 0.00ns
:0  %tmp_16_cast = sext i16 %tmp_14 to i17

ST_10: stg_165 [1/1] 2.38ns
:1  store i17 %tmp_16_cast, i17* %data_shift1_addr_1, align 4

ST_10: tmp_18_cast [1/1] 0.00ns
:2  %tmp_18_cast = sext i16 %phitmp to i17

ST_10: stg_167 [1/1] 2.38ns
:3  store i17 %tmp_18_cast, i17* %data_shift2_addr_1, align 4

ST_10: sum_overP1_load_1 [2/2] 2.38ns
:4  %sum_overP1_load_1 = load i32* %sum_overP1_addr, align 4

ST_10: sum_overP2_load_1 [2/2] 2.38ns
:7  %sum_overP2_load_1 = load i32* %sum_overP2_addr, align 4

ST_10: thresh1_addr_2 [1/1] 0.00ns
:10  %thresh1_addr_2 = getelementptr [1152 x i31]* %thresh1, i64 0, i64 %tmp_13

ST_10: thresh1_load [2/2] 2.38ns
:11  %thresh1_load = load i31* %thresh1_addr_2, align 4


 <State 11>: 6.76ns
ST_11: data_shift1_load [1/2] 2.38ns
:9  %data_shift1_load = load i17* %data_shift1_addr_2, align 4

ST_11: extLd2 [1/1] 0.00ns
:10  %extLd2 = sext i17 %data_shift1_load to i32

ST_11: tmp_41_cast [1/1] 0.00ns
:18  %tmp_41_cast = zext i15 %tmp_35 to i64

ST_11: data_shift1_addr_3 [1/1] 0.00ns
:19  %data_shift1_addr_3 = getelementptr [9216 x i17]* %data_shift1, i64 0, i64 %tmp_41_cast

ST_11: data_shift2_addr_3 [1/1] 0.00ns
:20  %data_shift2_addr_3 = getelementptr [9216 x i17]* %data_shift2, i64 0, i64 %tmp_41_cast

ST_11: stg_177 [1/1] 2.38ns
:21  store i17 %data_shift1_load, i17* %data_shift1_addr_3, align 4

ST_11: data_shift2_load [1/2] 2.38ns
:22  %data_shift2_load = load i17* %data_shift2_addr_2, align 4

ST_11: extLd3 [1/1] 0.00ns
:23  %extLd3 = sext i17 %data_shift2_load to i32

ST_11: stg_180 [1/1] 2.38ns
:24  store i17 %data_shift2_load, i17* %data_shift2_addr_3, align 4

ST_11: sum_overP1_load [1/2] 2.38ns
:25  %sum_overP1_load = load i32* %sum_overP1_addr, align 4

ST_11: tmp_25 [1/1] 2.00ns
:26  %tmp_25 = add i32 %sum_overP1_load, %extLd2

ST_11: stg_183 [1/1] 2.38ns
:27  store i32 %tmp_25, i32* %sum_overP1_addr, align 4

ST_11: sum_overP2_load [1/2] 2.38ns
:28  %sum_overP2_load = load i32* %sum_overP2_addr, align 4

ST_11: tmp_26 [1/1] 2.00ns
:29  %tmp_26 = add i32 %sum_overP2_load, %extLd3

ST_11: stg_186 [1/1] 2.38ns
:30  store i32 %tmp_26, i32* %sum_overP2_addr, align 4

ST_11: stg_187 [1/1] 0.00ns
:32  br label %4


 <State 12>: 6.76ns
ST_12: sum_overP1_load_1 [1/2] 2.38ns
:4  %sum_overP1_load_1 = load i32* %sum_overP1_addr, align 4

ST_12: tmp_20 [1/1] 2.00ns
:5  %tmp_20 = add i32 %tmp_15, %sum_overP1_load_1

ST_12: stg_190 [1/1] 2.38ns
:6  store i32 %tmp_20, i32* %sum_overP1_addr, align 4

ST_12: sum_overP2_load_1 [1/2] 2.38ns
:7  %sum_overP2_load_1 = load i32* %sum_overP2_addr, align 4

ST_12: tmp_21 [1/1] 2.00ns
:8  %tmp_21 = add i32 %tmp_17, %sum_overP2_load_1

ST_12: stg_193 [1/1] 2.38ns
:9  store i32 %tmp_21, i32* %sum_overP2_addr, align 4

ST_12: thresh1_load [1/2] 2.38ns
:11  %thresh1_load = load i31* %thresh1_addr_2, align 4

ST_12: extLd [1/1] 0.00ns
:12  %extLd = sext i31 %thresh1_load to i32

ST_12: tmp_22 [1/1] 2.12ns
:13  %tmp_22 = icmp ugt i32 %tmp_20, %extLd

ST_12: stg_197 [1/1] 0.00ns
:14  br i1 %tmp_22, label %8, label %7

ST_12: thresh2_addr_2 [1/1] 0.00ns
:0  %thresh2_addr_2 = getelementptr [1152 x i31]* %thresh2, i64 0, i64 %tmp_13

ST_12: thresh2_load [2/2] 2.38ns
:1  %thresh2_load = load i31* %thresh2_addr_2, align 4

ST_12: tmp_31 [1/1] 1.04ns
:4  %tmp_31 = icmp eq i32 %itrig_1, 0

ST_12: p_old [1/1] 1.04ns
:0  %p_old = icmp eq i32 %itrig_1, 0

ST_12: stg_202 [1/1] 0.00ns
:1  br i1 %p_old, label %._crit_edge, label %.preheader80


 <State 13>: 5.65ns
ST_13: thresh2_load [1/2] 2.38ns
:1  %thresh2_load = load i31* %thresh2_addr_2, align 4

ST_13: extLd1 [1/1] 0.00ns
:2  %extLd1 = sext i31 %thresh2_load to i32

ST_13: tmp_30 [1/1] 2.12ns
:3  %tmp_30 = icmp ugt i32 %tmp_21, %extLd1

ST_13: or_cond [1/1] 1.15ns
:5  %or_cond = and i1 %tmp_30, %tmp_31

ST_13: stg_207 [1/1] 0.00ns
:6  br i1 %or_cond, label %._crit_edge, label %.preheader80

ST_13: stg_208 [1/1] 0.00ns
._crit_edge:0  call void @_ssdm_op_Write.ap_ovld.volatile.i32P(i32* %trig_data, i32 1)


 <State 14>: 0.00ns
ST_14: stg_209 [1/1] 0.00ns
._crit_edge:1  call void @_ssdm_op_Write.ap_ovld.volatile.i32P(i32* %trig_data, i32 0)

ST_14: stg_210 [1/1] 0.00ns
._crit_edge:2  br label %.preheader80


 <State 15>: 2.38ns
ST_15: i_4 [1/1] 0.00ns
.preheader:0  %i_4 = phi i15 [ %i_8, %9 ], [ 0, %.preheader81 ]

ST_15: empty_14 [1/1] 0.00ns
.preheader:1  %empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 32767, i64 0)

ST_15: exitcond6 [1/1] 1.85ns
.preheader:2  %exitcond6 = icmp eq i15 %i_4, %tmp_1

ST_15: i_8 [1/1] 1.60ns
.preheader:3  %i_8 = add i15 %i_4, 1

ST_15: stg_215 [1/1] 0.00ns
.preheader:4  br i1 %exitcond6, label %.loopexit, label %9

ST_15: tmp_4 [1/1] 0.00ns
:0  %tmp_4 = zext i15 %i_4 to i64

ST_15: sum_pix2_addr_2 [1/1] 0.00ns
:1  %sum_pix2_addr_2 = getelementptr inbounds [1152 x i32]* %sum_pix2, i64 0, i64 %tmp_4

ST_15: sum_pix2_load [2/2] 2.38ns
:2  %sum_pix2_load = load i32* %sum_pix2_addr_2, align 4

ST_15: sum_pix1_addr_2 [1/1] 0.00ns
:3  %sum_pix1_addr_2 = getelementptr inbounds [1152 x i32]* %sum_pix1, i64 0, i64 %tmp_4

ST_15: sum_pix1_load [2/2] 2.38ns
:4  %sum_pix1_load = load i32* %sum_pix1_addr_2, align 4


 <State 16>: 4.76ns
ST_16: sum_pix2_load [1/2] 2.38ns
:2  %sum_pix2_load = load i32* %sum_pix2_addr_2, align 4

ST_16: sum_pix1_load [1/2] 2.38ns
:4  %sum_pix1_load = load i32* %sum_pix1_addr_2, align 4

ST_16: tmp_data_V [1/1] 0.00ns
:5  %tmp_data_V = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %sum_pix2_load, i32 %sum_pix1_load)

ST_16: stg_224 [1/1] 0.00ns
:6  call void @_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P(i64* %out_stream_V_data_V, i8* %out_stream_V_keep_V, i8* %out_stream_V_strb_V, i2* %out_stream_V_user_V, i1* %out_stream_V_last_V, i5* %out_stream_V_id_V, i6* %out_stream_V_dest_V, i64 %tmp_data_V, i8 -1, i8 -1, i2 undef, i1 undef, i5 undef, i6 undef)

ST_16: tmp_9 [1/1] 0.00ns
:7  %tmp_9 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %sum_pix1_load, i32 7, i32 31)

ST_16: tmp_10 [1/1] 0.00ns
:8  %tmp_10 = call i30 @_ssdm_op_BitConcatenate.i30.i25.i5(i25 %tmp_9, i5 0)

ST_16: thresh1_addr_1 [1/1] 0.00ns
:9  %thresh1_addr_1 = getelementptr [1152 x i31]* %thresh1, i64 0, i64 %tmp_4

ST_16: tmp_12_cast_cast [1/1] 0.00ns
:10  %tmp_12_cast_cast = zext i30 %tmp_10 to i31

ST_16: stg_229 [1/1] 2.38ns
:11  store i31 %tmp_12_cast_cast, i31* %thresh1_addr_1, align 4

ST_16: tmp_11 [1/1] 0.00ns
:12  %tmp_11 = call i25 @_ssdm_op_PartSelect.i25.i32.i32.i32(i32 %sum_pix2_load, i32 7, i32 31)

ST_16: tmp_12 [1/1] 0.00ns
:13  %tmp_12 = call i30 @_ssdm_op_BitConcatenate.i30.i25.i5(i25 %tmp_11, i5 0)

ST_16: thresh2_addr_1 [1/1] 0.00ns
:14  %thresh2_addr_1 = getelementptr [1152 x i31]* %thresh2, i64 0, i64 %tmp_4

ST_16: tmp_14_cast_cast [1/1] 0.00ns
:15  %tmp_14_cast_cast = zext i30 %tmp_12 to i31

ST_16: stg_234 [1/1] 2.38ns
:16  store i31 %tmp_14_cast_cast, i31* %thresh2_addr_1, align 4

ST_16: stg_235 [1/1] 0.00ns
:17  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_stream_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ n_pixels_in_bus]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trig_data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_17               (specbitsmap      ) [ 00000000000000000]
stg_18               (specbitsmap      ) [ 00000000000000000]
stg_19               (specbitsmap      ) [ 00000000000000000]
stg_20               (specbitsmap      ) [ 00000000000000000]
stg_21               (specbitsmap      ) [ 00000000000000000]
stg_22               (specbitsmap      ) [ 00000000000000000]
stg_23               (specbitsmap      ) [ 00000000000000000]
stg_24               (specbitsmap      ) [ 00000000000000000]
stg_25               (specbitsmap      ) [ 00000000000000000]
stg_26               (specbitsmap      ) [ 00000000000000000]
stg_27               (specbitsmap      ) [ 00000000000000000]
stg_28               (specbitsmap      ) [ 00000000000000000]
stg_29               (specbitsmap      ) [ 00000000000000000]
stg_30               (specbitsmap      ) [ 00000000000000000]
stg_31               (specbitsmap      ) [ 00000000000000000]
stg_32               (specbitsmap      ) [ 00000000000000000]
stg_33               (spectopmodule    ) [ 00000000000000000]
n_pixels_in_bus_read (read             ) [ 00111111111111111]
sum_overP1           (alloca           ) [ 00111111111111111]
sum_overP2           (alloca           ) [ 00111111111111111]
sum_pix1             (alloca           ) [ 00111111111111111]
data_shift1          (alloca           ) [ 00111111111111111]
thresh1              (alloca           ) [ 00111111111111111]
sum_pix2             (alloca           ) [ 00111111111111111]
data_shift2          (alloca           ) [ 00111111111111111]
thresh2              (alloca           ) [ 00111111111111111]
stg_43               (specinterface    ) [ 00000000000000000]
stg_44               (specinterface    ) [ 00000000000000000]
stg_45               (specinterface    ) [ 00000000000000000]
stg_46               (specinterface    ) [ 00000000000000000]
stg_47               (specinterface    ) [ 00000000000000000]
stg_48               (write            ) [ 00000000000000000]
tmp_1                (partselect       ) [ 00111111111111111]
stg_50               (br               ) [ 01100000000000000]
i                    (phi              ) [ 00100000000000000]
empty                (speclooptripcount) [ 00000000000000000]
exitcond9            (icmp             ) [ 00100000000000000]
i_5                  (add              ) [ 01100000000000000]
stg_55               (br               ) [ 00111000000000000]
tmp_3                (zext             ) [ 00000000000000000]
sum_pix1_addr        (getelementptr    ) [ 00000000000000000]
stg_58               (store            ) [ 00000000000000000]
sum_pix2_addr        (getelementptr    ) [ 00000000000000000]
stg_60               (store            ) [ 00000000000000000]
thresh1_addr         (getelementptr    ) [ 00000000000000000]
stg_62               (store            ) [ 00000000000000000]
thresh2_addr         (getelementptr    ) [ 00000000000000000]
stg_64               (store            ) [ 00000000000000000]
stg_65               (br               ) [ 01100000000000000]
kk                   (phi              ) [ 00010000000000000]
exitcond1            (icmp             ) [ 00011000000000000]
empty_7              (speclooptripcount) [ 00000000000000000]
kk_2                 (add              ) [ 00111000000000000]
stg_70               (br               ) [ 00000000000000000]
tmp_5                (bitconcatenate   ) [ 00000000000000000]
p_shl_cast           (zext             ) [ 00000000000000000]
tmp_2                (bitconcatenate   ) [ 00000000000000000]
p_shl1_cast          (zext             ) [ 00000000000000000]
tmp_6                (add              ) [ 00001000000000000]
stg_76               (br               ) [ 00011000000000000]
i_1                  (phi              ) [ 00001000000000000]
empty_8              (speclooptripcount) [ 00000000000000000]
exitcond8            (icmp             ) [ 00011000000000000]
i_6                  (add              ) [ 00011000000000000]
stg_81               (br               ) [ 00111000000000000]
tmp_8                (add              ) [ 00000000000000000]
tmp_15_cast          (zext             ) [ 00000000000000000]
data_shift1_addr     (getelementptr    ) [ 00000000000000000]
data_shift2_addr     (getelementptr    ) [ 00000000000000000]
stg_86               (store            ) [ 00000000000000000]
stg_87               (store            ) [ 00000000000000000]
stg_88               (br               ) [ 00011000000000000]
tmp                  (nbreadreq        ) [ 00000111111111111]
stg_90               (br               ) [ 00000111111111111]
stg_91               (ret              ) [ 00000000000000000]
i_2                  (phi              ) [ 00000010000000000]
exitcond2            (icmp             ) [ 00000111111111111]
empty_9              (speclooptripcount) [ 00000000000000000]
i_7                  (add              ) [ 00000111111111111]
stg_96               (br               ) [ 00000111111111111]
tmp_s                (zext             ) [ 00000000000000000]
sum_pix1_addr_1      (getelementptr    ) [ 00000000000000000]
stg_99               (store            ) [ 00000000000000000]
sum_pix2_addr_1      (getelementptr    ) [ 00000000000000000]
stg_101              (store            ) [ 00000000000000000]
stg_102              (br               ) [ 00000111111111111]
k                    (phi              ) [ 00000001000000000]
itrig                (phi              ) [ 00000001111111100]
exitcond             (icmp             ) [ 00000111111111111]
empty_10             (speclooptripcount) [ 00000000000000000]
tmp_7                (add              ) [ 00000111111111111]
stg_108              (br               ) [ 00000111111111111]
i_3                  (phi              ) [ 00000000111100000]
itrig_1              (phi              ) [ 00000111111111111]
empty_11             (speclooptripcount) [ 00000000000000000]
exitcond7            (icmp             ) [ 00000111111111111]
i_9                  (add              ) [ 00000111111111111]
stg_114              (br               ) [ 00000111111111111]
tmp_13               (zext             ) [ 00000000011110000]
sum_pix1_addr_3      (getelementptr    ) [ 00000000010000000]
sum_pix2_addr_3      (getelementptr    ) [ 00000000010000000]
data_shift1_addr_1   (getelementptr    ) [ 00000000001100000]
data_shift2_addr_1   (getelementptr    ) [ 00000000001100000]
empty_12             (read             ) [ 00000000000000000]
tmp_data_V_2         (extractvalue     ) [ 00000000000000000]
tmp_14               (trunc            ) [ 00000000001100000]
phitmp               (partselect       ) [ 00000000001100000]
tmp_15               (sext             ) [ 00000000001110000]
sum_pix1_load_1      (load             ) [ 00000000000000000]
tmp_16               (add              ) [ 00000000000000000]
stg_129              (store            ) [ 00000000000000000]
tmp_17               (sext             ) [ 00000000001110000]
sum_pix2_load_1      (load             ) [ 00000000000000000]
tmp_18               (add              ) [ 00000000000000000]
stg_133              (store            ) [ 00000000000000000]
sum_overP1_addr      (getelementptr    ) [ 00000000001110000]
stg_135              (store            ) [ 00000000000000000]
sum_overP2_addr      (getelementptr    ) [ 00000000001110000]
stg_137              (store            ) [ 00000000000000000]
stg_138              (br               ) [ 00000111111111111]
kk_1                 (phi              ) [ 00000000001000000]
tmp_19               (bitselect        ) [ 00000111111111111]
empty_13             (speclooptripcount) [ 00000000000000000]
stg_142              (br               ) [ 00000000000000000]
tmp_24               (bitconcatenate   ) [ 00000000000000000]
p_shl4_cast          (sext             ) [ 00000000000000000]
tmp_27               (bitconcatenate   ) [ 00000000000000000]
p_shl5_cast          (sext             ) [ 00000000000000000]
tmp_28               (add              ) [ 00000000000000000]
tmp_29               (add              ) [ 00000000000000000]
tmp_37_cast          (zext             ) [ 00000000000000000]
data_shift1_addr_2   (getelementptr    ) [ 00000000000100000]
data_shift2_addr_2   (getelementptr    ) [ 00000000000100000]
tmp_23               (add              ) [ 00000000000000000]
tmp_32               (bitconcatenate   ) [ 00000000000000000]
p_shl2_cast          (zext             ) [ 00000000000000000]
tmp_33               (bitconcatenate   ) [ 00000000000000000]
p_shl3_cast          (zext             ) [ 00000000000000000]
tmp_34               (add              ) [ 00000000000000000]
tmp_35               (add              ) [ 00000000000100000]
kk_3                 (add              ) [ 00000111111111111]
tmp_16_cast          (sext             ) [ 00000000000000000]
stg_165              (store            ) [ 00000000000000000]
tmp_18_cast          (sext             ) [ 00000000000000000]
stg_167              (store            ) [ 00000000000000000]
thresh1_addr_2       (getelementptr    ) [ 00000000000010000]
data_shift1_load     (load             ) [ 00000000000000000]
extLd2               (sext             ) [ 00000000000000000]
tmp_41_cast          (zext             ) [ 00000000000000000]
data_shift1_addr_3   (getelementptr    ) [ 00000000000000000]
data_shift2_addr_3   (getelementptr    ) [ 00000000000000000]
stg_177              (store            ) [ 00000000000000000]
data_shift2_load     (load             ) [ 00000000000000000]
extLd3               (sext             ) [ 00000000000000000]
stg_180              (store            ) [ 00000000000000000]
sum_overP1_load      (load             ) [ 00000000000000000]
tmp_25               (add              ) [ 00000000000000000]
stg_183              (store            ) [ 00000000000000000]
sum_overP2_load      (load             ) [ 00000000000000000]
tmp_26               (add              ) [ 00000000000000000]
stg_186              (store            ) [ 00000000000000000]
stg_187              (br               ) [ 00000111111111111]
sum_overP1_load_1    (load             ) [ 00000000000000000]
tmp_20               (add              ) [ 00000000000000000]
stg_190              (store            ) [ 00000000000000000]
sum_overP2_load_1    (load             ) [ 00000000000000000]
tmp_21               (add              ) [ 00000000000001000]
stg_193              (store            ) [ 00000000000000000]
thresh1_load         (load             ) [ 00000000000000000]
extLd                (sext             ) [ 00000000000000000]
tmp_22               (icmp             ) [ 00000111111111111]
stg_197              (br               ) [ 00000000000000000]
thresh2_addr_2       (getelementptr    ) [ 00000000000001000]
tmp_31               (icmp             ) [ 00000000000001000]
p_old                (icmp             ) [ 00000111111111111]
stg_202              (br               ) [ 00000111111111111]
thresh2_load         (load             ) [ 00000000000000000]
extLd1               (sext             ) [ 00000000000000000]
tmp_30               (icmp             ) [ 00000000000000000]
or_cond              (and              ) [ 00000111111111111]
stg_207              (br               ) [ 00000111111111111]
stg_208              (write            ) [ 00000000000000000]
stg_209              (write            ) [ 00000000000000000]
stg_210              (br               ) [ 00000111111111111]
i_4                  (phi              ) [ 00000000000000010]
empty_14             (speclooptripcount) [ 00000000000000000]
exitcond6            (icmp             ) [ 00000111111111111]
i_8                  (add              ) [ 00000111111111111]
stg_215              (br               ) [ 00000000000000000]
tmp_4                (zext             ) [ 00000000000000001]
sum_pix2_addr_2      (getelementptr    ) [ 00000000000000001]
sum_pix1_addr_2      (getelementptr    ) [ 00000000000000001]
sum_pix2_load        (load             ) [ 00000000000000000]
sum_pix1_load        (load             ) [ 00000000000000000]
tmp_data_V           (bitconcatenate   ) [ 00000000000000000]
stg_224              (write            ) [ 00000000000000000]
tmp_9                (partselect       ) [ 00000000000000000]
tmp_10               (bitconcatenate   ) [ 00000000000000000]
thresh1_addr_1       (getelementptr    ) [ 00000000000000000]
tmp_12_cast_cast     (zext             ) [ 00000000000000000]
stg_229              (store            ) [ 00000000000000000]
tmp_11               (partselect       ) [ 00000000000000000]
tmp_12               (bitconcatenate   ) [ 00000000000000000]
thresh2_addr_1       (getelementptr    ) [ 00000000000000000]
tmp_14_cast_cast     (zext             ) [ 00000000000000000]
stg_234              (store            ) [ 00000000000000000]
stg_235              (br               ) [ 00000111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_stream_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_stream_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_stream_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_stream_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_stream_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_stream_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_stream_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_stream_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_stream_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_stream_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="out_stream_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="out_stream_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="out_stream_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="out_stream_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="n_pixels_in_bus">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_pixels_in_bus"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="trig_data">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trig_data"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l2_trigger_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1804"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1805"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1808"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_ovld.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i4.i10"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i4.i7"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P.i8P.i8P.i2P.i1P.i5P.i6P"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i25.i5"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1004" name="sum_overP1_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_overP1/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="sum_overP2_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_overP2/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="sum_pix1_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_pix1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="data_shift1_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_shift1/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="thresh1_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="31" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="thresh1/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="sum_pix2_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_pix2/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="data_shift2_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="17" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_shift2/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="thresh2_alloca_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="31" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="thresh2/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="n_pixels_in_bus_read_read_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_pixels_in_bus_read/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_write_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="0"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_48/1 stg_208/13 stg_209/14 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_nbreadreq_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="4" slack="0"/>
<pin id="200" dir="0" index="3" bw="4" slack="0"/>
<pin id="201" dir="0" index="4" bw="2" slack="0"/>
<pin id="202" dir="0" index="5" bw="1" slack="0"/>
<pin id="203" dir="0" index="6" bw="5" slack="0"/>
<pin id="204" dir="0" index="7" bw="6" slack="0"/>
<pin id="205" dir="0" index="8" bw="1" slack="0"/>
<pin id="206" dir="1" index="9" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="216" class="1004" name="empty_12_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="54" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="4" slack="0"/>
<pin id="220" dir="0" index="3" bw="4" slack="0"/>
<pin id="221" dir="0" index="4" bw="2" slack="0"/>
<pin id="222" dir="0" index="5" bw="1" slack="0"/>
<pin id="223" dir="0" index="6" bw="5" slack="0"/>
<pin id="224" dir="0" index="7" bw="6" slack="0"/>
<pin id="225" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_12/9 "/>
</bind>
</comp>

<comp id="235" class="1004" name="stg_224_write_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="0" slack="0"/>
<pin id="237" dir="0" index="1" bw="64" slack="0"/>
<pin id="238" dir="0" index="2" bw="8" slack="0"/>
<pin id="239" dir="0" index="3" bw="8" slack="0"/>
<pin id="240" dir="0" index="4" bw="2" slack="0"/>
<pin id="241" dir="0" index="5" bw="1" slack="0"/>
<pin id="242" dir="0" index="6" bw="5" slack="0"/>
<pin id="243" dir="0" index="7" bw="6" slack="0"/>
<pin id="244" dir="0" index="8" bw="64" slack="0"/>
<pin id="245" dir="0" index="9" bw="1" slack="0"/>
<pin id="246" dir="0" index="10" bw="1" slack="0"/>
<pin id="247" dir="0" index="11" bw="1" slack="0"/>
<pin id="248" dir="0" index="12" bw="1" slack="0"/>
<pin id="249" dir="0" index="13" bw="1" slack="0"/>
<pin id="250" dir="0" index="14" bw="1" slack="0"/>
<pin id="251" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_224/16 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sum_pix1_addr_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="15" slack="0"/>
<pin id="270" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix1_addr/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="11" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_58/2 stg_99/6 sum_pix1_load_1/8 stg_129/9 sum_pix1_load/15 "/>
</bind>
</comp>

<comp id="278" class="1004" name="sum_pix2_addr_gep_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="15" slack="0"/>
<pin id="282" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix2_addr/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="11" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_60/2 stg_101/6 sum_pix2_load_1/8 stg_133/9 sum_pix2_load/15 "/>
</bind>
</comp>

<comp id="290" class="1004" name="thresh1_addr_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="31" slack="2147483647"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="15" slack="0"/>
<pin id="294" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="thresh1_addr/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="11" slack="0"/>
<pin id="298" dir="0" index="1" bw="31" slack="0"/>
<pin id="299" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stg_62/2 thresh1_load/10 stg_229/16 "/>
</bind>
</comp>

<comp id="302" class="1004" name="thresh2_addr_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="31" slack="2147483647"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="15" slack="0"/>
<pin id="306" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="thresh2_addr/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="11" slack="0"/>
<pin id="310" dir="0" index="1" bw="31" slack="0"/>
<pin id="311" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stg_64/2 thresh2_load/12 stg_234/16 "/>
</bind>
</comp>

<comp id="314" class="1004" name="data_shift1_addr_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="15" slack="0"/>
<pin id="318" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_shift1_addr/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="data_shift2_addr_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="15" slack="0"/>
<pin id="324" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_shift2_addr/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="grp_access_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="14" slack="0"/>
<pin id="328" dir="0" index="1" bw="17" slack="0"/>
<pin id="329" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stg_86/4 data_shift1_load/10 stg_165/10 stg_177/11 "/>
</bind>
</comp>

<comp id="332" class="1004" name="grp_access_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="14" slack="0"/>
<pin id="334" dir="0" index="1" bw="17" slack="0"/>
<pin id="335" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stg_87/4 data_shift2_load/10 stg_167/10 stg_180/11 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sum_pix1_addr_1_gep_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="16" slack="0"/>
<pin id="342" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix1_addr_1/6 "/>
</bind>
</comp>

<comp id="345" class="1004" name="sum_pix2_addr_1_gep_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="16" slack="0"/>
<pin id="349" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix2_addr_1/6 "/>
</bind>
</comp>

<comp id="352" class="1004" name="sum_pix1_addr_3_gep_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="15" slack="0"/>
<pin id="356" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix1_addr_3/8 "/>
</bind>
</comp>

<comp id="359" class="1004" name="sum_pix2_addr_3_gep_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="0" index="2" bw="15" slack="0"/>
<pin id="363" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix2_addr_3/8 "/>
</bind>
</comp>

<comp id="366" class="1004" name="data_shift1_addr_1_gep_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="0" index="2" bw="15" slack="1"/>
<pin id="370" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_shift1_addr_1/9 "/>
</bind>
</comp>

<comp id="372" class="1004" name="data_shift2_addr_1_gep_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="0" index="2" bw="15" slack="1"/>
<pin id="376" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_shift2_addr_1/9 "/>
</bind>
</comp>

<comp id="378" class="1004" name="sum_overP1_addr_gep_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="15" slack="1"/>
<pin id="382" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_overP1_addr/9 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_access_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="11" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stg_135/9 sum_overP1_load/10 sum_overP1_load_1/10 stg_183/11 stg_190/12 "/>
</bind>
</comp>

<comp id="390" class="1004" name="sum_overP2_addr_gep_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="0" index="2" bw="15" slack="1"/>
<pin id="394" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_overP2_addr/9 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_access_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="11" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="0"/>
<pin id="399" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="stg_137/9 sum_overP2_load/10 sum_overP2_load_1/10 stg_186/11 stg_193/12 "/>
</bind>
</comp>

<comp id="402" class="1004" name="data_shift1_addr_2_gep_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="0" index="2" bw="15" slack="0"/>
<pin id="406" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_shift1_addr_2/10 "/>
</bind>
</comp>

<comp id="408" class="1004" name="data_shift2_addr_2_gep_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="410" dir="0" index="1" bw="1" slack="0"/>
<pin id="411" dir="0" index="2" bw="15" slack="0"/>
<pin id="412" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_shift2_addr_2/10 "/>
</bind>
</comp>

<comp id="416" class="1004" name="thresh1_addr_2_gep_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="31" slack="2147483647"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="0" index="2" bw="15" slack="2"/>
<pin id="420" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="thresh1_addr_2/10 "/>
</bind>
</comp>

<comp id="423" class="1004" name="data_shift1_addr_3_gep_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="425" dir="0" index="1" bw="1" slack="0"/>
<pin id="426" dir="0" index="2" bw="15" slack="0"/>
<pin id="427" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_shift1_addr_3/11 "/>
</bind>
</comp>

<comp id="429" class="1004" name="data_shift2_addr_3_gep_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="17" slack="2147483647"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="0" index="2" bw="15" slack="0"/>
<pin id="433" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_shift2_addr_3/11 "/>
</bind>
</comp>

<comp id="439" class="1004" name="thresh2_addr_2_gep_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="31" slack="2147483647"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="0" index="2" bw="15" slack="3"/>
<pin id="443" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="thresh2_addr_2/12 "/>
</bind>
</comp>

<comp id="446" class="1004" name="sum_pix2_addr_2_gep_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="0" index="2" bw="15" slack="0"/>
<pin id="450" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix2_addr_2/15 "/>
</bind>
</comp>

<comp id="453" class="1004" name="sum_pix1_addr_2_gep_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="0" index="2" bw="15" slack="0"/>
<pin id="457" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sum_pix1_addr_2/15 "/>
</bind>
</comp>

<comp id="460" class="1004" name="thresh1_addr_1_gep_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="31" slack="2147483647"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="0" index="2" bw="15" slack="1"/>
<pin id="464" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="thresh1_addr_1/16 "/>
</bind>
</comp>

<comp id="467" class="1004" name="thresh2_addr_1_gep_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="31" slack="2147483647"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="0" index="2" bw="15" slack="1"/>
<pin id="471" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="thresh2_addr_1/16 "/>
</bind>
</comp>

<comp id="474" class="1005" name="i_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="15" slack="1"/>
<pin id="476" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="478" class="1004" name="i_phi_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="1"/>
<pin id="480" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="481" dir="0" index="2" bw="15" slack="0"/>
<pin id="482" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="483" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="485" class="1005" name="kk_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="1"/>
<pin id="487" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kk (phireg) "/>
</bind>
</comp>

<comp id="489" class="1004" name="kk_phi_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="1"/>
<pin id="491" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="492" dir="0" index="2" bw="4" slack="0"/>
<pin id="493" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="494" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kk/3 "/>
</bind>
</comp>

<comp id="496" class="1005" name="i_1_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="15" slack="1"/>
<pin id="498" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="500" class="1004" name="i_1_phi_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="15" slack="0"/>
<pin id="502" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="503" dir="0" index="2" bw="1" slack="1"/>
<pin id="504" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="505" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="507" class="1005" name="i_2_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="16" slack="1"/>
<pin id="509" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="511" class="1004" name="i_2_phi_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="16" slack="0"/>
<pin id="513" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="514" dir="0" index="2" bw="1" slack="1"/>
<pin id="515" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="516" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/6 "/>
</bind>
</comp>

<comp id="518" class="1005" name="k_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="8" slack="1"/>
<pin id="520" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="522" class="1004" name="k_phi_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="1"/>
<pin id="524" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="525" dir="0" index="2" bw="8" slack="0"/>
<pin id="526" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="527" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/7 "/>
</bind>
</comp>

<comp id="529" class="1005" name="itrig_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="1"/>
<pin id="531" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="itrig (phireg) "/>
</bind>
</comp>

<comp id="533" class="1004" name="itrig_phi_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="1"/>
<pin id="535" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="536" dir="0" index="2" bw="2" slack="1"/>
<pin id="537" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="538" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="itrig/7 "/>
</bind>
</comp>

<comp id="541" class="1005" name="i_3_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="15" slack="1"/>
<pin id="543" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="545" class="1004" name="i_3_phi_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="1"/>
<pin id="547" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="548" dir="0" index="2" bw="15" slack="0"/>
<pin id="549" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="550" dir="0" index="4" bw="15" slack="0"/>
<pin id="551" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="552" dir="0" index="6" bw="15" slack="0"/>
<pin id="553" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="554" dir="1" index="8" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/8 "/>
</bind>
</comp>

<comp id="557" class="1005" name="itrig_1_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="0"/>
<pin id="559" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="itrig_1 (phireg) "/>
</bind>
</comp>

<comp id="562" class="1004" name="itrig_1_phi_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="2" slack="1"/>
<pin id="564" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="565" dir="0" index="2" bw="1" slack="1"/>
<pin id="566" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="567" dir="0" index="4" bw="2" slack="0"/>
<pin id="568" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="569" dir="0" index="6" bw="2" slack="0"/>
<pin id="570" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="571" dir="1" index="8" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="itrig_1/8 "/>
</bind>
</comp>

<comp id="577" class="1005" name="kk_1_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="4" slack="1"/>
<pin id="579" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kk_1 (phireg) "/>
</bind>
</comp>

<comp id="581" class="1004" name="kk_1_phi_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="4" slack="1"/>
<pin id="583" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="584" dir="0" index="2" bw="4" slack="0"/>
<pin id="585" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="586" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kk_1/10 "/>
</bind>
</comp>

<comp id="588" class="1005" name="i_4_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="15" slack="1"/>
<pin id="590" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="592" class="1004" name="i_4_phi_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="15" slack="0"/>
<pin id="594" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="595" dir="0" index="2" bw="1" slack="1"/>
<pin id="596" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="597" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/15 "/>
</bind>
</comp>

<comp id="599" class="1004" name="grp_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="2" slack="3"/>
<pin id="601" dir="0" index="1" bw="2" slack="0"/>
<pin id="602" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_31/12 p_old/12 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_1_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="15" slack="0"/>
<pin id="607" dir="0" index="1" bw="16" slack="0"/>
<pin id="608" dir="0" index="2" bw="1" slack="0"/>
<pin id="609" dir="0" index="3" bw="5" slack="0"/>
<pin id="610" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="615" class="1004" name="exitcond9_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="15" slack="0"/>
<pin id="617" dir="0" index="1" bw="15" slack="1"/>
<pin id="618" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond9/2 "/>
</bind>
</comp>

<comp id="620" class="1004" name="i_5_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="15" slack="0"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/2 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_3_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="15" slack="0"/>
<pin id="628" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="634" class="1004" name="exitcond1_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="4" slack="0"/>
<pin id="636" dir="0" index="1" bw="4" slack="0"/>
<pin id="637" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="640" class="1004" name="kk_2_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="4" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kk_2/3 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_5_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="14" slack="0"/>
<pin id="648" dir="0" index="1" bw="4" slack="0"/>
<pin id="649" dir="0" index="2" bw="1" slack="0"/>
<pin id="650" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="654" class="1004" name="p_shl_cast_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="14" slack="0"/>
<pin id="656" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_2_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="11" slack="0"/>
<pin id="660" dir="0" index="1" bw="4" slack="0"/>
<pin id="661" dir="0" index="2" bw="1" slack="0"/>
<pin id="662" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="666" class="1004" name="p_shl1_cast_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="11" slack="0"/>
<pin id="668" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/3 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_6_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="11" slack="0"/>
<pin id="672" dir="0" index="1" bw="14" slack="0"/>
<pin id="673" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="676" class="1004" name="exitcond8_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="15" slack="0"/>
<pin id="678" dir="0" index="1" bw="15" slack="3"/>
<pin id="679" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond8/4 "/>
</bind>
</comp>

<comp id="681" class="1004" name="i_6_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="15" slack="0"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/4 "/>
</bind>
</comp>

<comp id="687" class="1004" name="tmp_8_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="15" slack="1"/>
<pin id="689" dir="0" index="1" bw="15" slack="0"/>
<pin id="690" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="692" class="1004" name="tmp_15_cast_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="15" slack="0"/>
<pin id="694" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast/4 "/>
</bind>
</comp>

<comp id="698" class="1004" name="exitcond2_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="16" slack="0"/>
<pin id="700" dir="0" index="1" bw="16" slack="4"/>
<pin id="701" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/6 "/>
</bind>
</comp>

<comp id="703" class="1004" name="i_7_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="16" slack="0"/>
<pin id="705" dir="0" index="1" bw="1" slack="0"/>
<pin id="706" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/6 "/>
</bind>
</comp>

<comp id="709" class="1004" name="tmp_s_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="16" slack="0"/>
<pin id="711" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="715" class="1004" name="exitcond_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="8" slack="0"/>
<pin id="717" dir="0" index="1" bw="8" slack="0"/>
<pin id="718" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_7_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="8" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="727" class="1004" name="exitcond7_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="15" slack="0"/>
<pin id="729" dir="0" index="1" bw="15" slack="6"/>
<pin id="730" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond7/8 "/>
</bind>
</comp>

<comp id="732" class="1004" name="i_9_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="15" slack="0"/>
<pin id="734" dir="0" index="1" bw="1" slack="0"/>
<pin id="735" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_9/8 "/>
</bind>
</comp>

<comp id="738" class="1004" name="tmp_13_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="15" slack="0"/>
<pin id="740" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/8 "/>
</bind>
</comp>

<comp id="744" class="1004" name="tmp_data_V_2_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="54" slack="0"/>
<pin id="746" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_2/9 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_14_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="0"/>
<pin id="750" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_14/9 "/>
</bind>
</comp>

<comp id="752" class="1004" name="phitmp_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="16" slack="0"/>
<pin id="754" dir="0" index="1" bw="32" slack="0"/>
<pin id="755" dir="0" index="2" bw="6" slack="0"/>
<pin id="756" dir="0" index="3" bw="6" slack="0"/>
<pin id="757" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp/9 "/>
</bind>
</comp>

<comp id="762" class="1004" name="tmp_15_fu_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="16" slack="0"/>
<pin id="764" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_15/9 "/>
</bind>
</comp>

<comp id="766" class="1004" name="tmp_16_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="32" slack="0"/>
<pin id="768" dir="0" index="1" bw="16" slack="0"/>
<pin id="769" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/9 "/>
</bind>
</comp>

<comp id="773" class="1004" name="tmp_17_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="16" slack="0"/>
<pin id="775" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_17/9 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_18_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="0"/>
<pin id="779" dir="0" index="1" bw="16" slack="0"/>
<pin id="780" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/9 "/>
</bind>
</comp>

<comp id="784" class="1004" name="tmp_19_fu_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="1" slack="0"/>
<pin id="786" dir="0" index="1" bw="4" slack="0"/>
<pin id="787" dir="0" index="2" bw="3" slack="0"/>
<pin id="788" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_19/10 "/>
</bind>
</comp>

<comp id="792" class="1004" name="tmp_24_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="14" slack="0"/>
<pin id="794" dir="0" index="1" bw="4" slack="0"/>
<pin id="795" dir="0" index="2" bw="1" slack="0"/>
<pin id="796" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_24/10 "/>
</bind>
</comp>

<comp id="800" class="1004" name="p_shl4_cast_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="14" slack="0"/>
<pin id="802" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl4_cast/10 "/>
</bind>
</comp>

<comp id="804" class="1004" name="tmp_27_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="11" slack="0"/>
<pin id="806" dir="0" index="1" bw="4" slack="0"/>
<pin id="807" dir="0" index="2" bw="1" slack="0"/>
<pin id="808" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_27/10 "/>
</bind>
</comp>

<comp id="812" class="1004" name="p_shl5_cast_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="11" slack="0"/>
<pin id="814" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl5_cast/10 "/>
</bind>
</comp>

<comp id="816" class="1004" name="tmp_28_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="11" slack="0"/>
<pin id="818" dir="0" index="1" bw="14" slack="0"/>
<pin id="819" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_28/10 "/>
</bind>
</comp>

<comp id="822" class="1004" name="tmp_29_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="15" slack="0"/>
<pin id="824" dir="0" index="1" bw="15" slack="2"/>
<pin id="825" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_29/10 "/>
</bind>
</comp>

<comp id="828" class="1004" name="tmp_37_cast_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="15" slack="0"/>
<pin id="830" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_37_cast/10 "/>
</bind>
</comp>

<comp id="834" class="1004" name="tmp_23_fu_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="4" slack="0"/>
<pin id="836" dir="0" index="1" bw="1" slack="0"/>
<pin id="837" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23/10 "/>
</bind>
</comp>

<comp id="840" class="1004" name="tmp_32_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="14" slack="0"/>
<pin id="842" dir="0" index="1" bw="4" slack="0"/>
<pin id="843" dir="0" index="2" bw="1" slack="0"/>
<pin id="844" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_32/10 "/>
</bind>
</comp>

<comp id="848" class="1004" name="p_shl2_cast_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="14" slack="0"/>
<pin id="850" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/10 "/>
</bind>
</comp>

<comp id="852" class="1004" name="tmp_33_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="11" slack="0"/>
<pin id="854" dir="0" index="1" bw="4" slack="0"/>
<pin id="855" dir="0" index="2" bw="1" slack="0"/>
<pin id="856" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_33/10 "/>
</bind>
</comp>

<comp id="860" class="1004" name="p_shl3_cast_fu_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="11" slack="0"/>
<pin id="862" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/10 "/>
</bind>
</comp>

<comp id="864" class="1004" name="tmp_34_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="11" slack="0"/>
<pin id="866" dir="0" index="1" bw="14" slack="0"/>
<pin id="867" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_34/10 "/>
</bind>
</comp>

<comp id="870" class="1004" name="tmp_35_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="15" slack="0"/>
<pin id="872" dir="0" index="1" bw="15" slack="2"/>
<pin id="873" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_35/10 "/>
</bind>
</comp>

<comp id="876" class="1004" name="kk_3_fu_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="4" slack="0"/>
<pin id="878" dir="0" index="1" bw="1" slack="0"/>
<pin id="879" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kk_3/10 "/>
</bind>
</comp>

<comp id="882" class="1004" name="tmp_16_cast_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="16" slack="1"/>
<pin id="884" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_16_cast/10 "/>
</bind>
</comp>

<comp id="886" class="1004" name="tmp_18_cast_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="16" slack="1"/>
<pin id="888" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_18_cast/10 "/>
</bind>
</comp>

<comp id="890" class="1004" name="extLd2_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="17" slack="0"/>
<pin id="892" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="extLd2/11 "/>
</bind>
</comp>

<comp id="894" class="1004" name="tmp_41_cast_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="15" slack="1"/>
<pin id="896" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_41_cast/11 "/>
</bind>
</comp>

<comp id="899" class="1004" name="extLd3_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="17" slack="0"/>
<pin id="901" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="extLd3/11 "/>
</bind>
</comp>

<comp id="903" class="1004" name="tmp_25_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="0"/>
<pin id="905" dir="0" index="1" bw="17" slack="0"/>
<pin id="906" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_25/11 "/>
</bind>
</comp>

<comp id="910" class="1004" name="tmp_26_fu_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="32" slack="0"/>
<pin id="912" dir="0" index="1" bw="17" slack="0"/>
<pin id="913" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_26/11 "/>
</bind>
</comp>

<comp id="917" class="1004" name="tmp_20_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="16" slack="2"/>
<pin id="919" dir="0" index="1" bw="32" slack="0"/>
<pin id="920" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/12 "/>
</bind>
</comp>

<comp id="923" class="1004" name="tmp_21_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="16" slack="2"/>
<pin id="925" dir="0" index="1" bw="32" slack="0"/>
<pin id="926" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_21/12 "/>
</bind>
</comp>

<comp id="929" class="1004" name="extLd_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="31" slack="0"/>
<pin id="931" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="extLd/12 "/>
</bind>
</comp>

<comp id="933" class="1004" name="tmp_22_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="32" slack="0"/>
<pin id="935" dir="0" index="1" bw="32" slack="0"/>
<pin id="936" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_22/12 "/>
</bind>
</comp>

<comp id="939" class="1004" name="extLd1_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="31" slack="0"/>
<pin id="941" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="extLd1/13 "/>
</bind>
</comp>

<comp id="943" class="1004" name="tmp_30_fu_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="32" slack="1"/>
<pin id="945" dir="0" index="1" bw="32" slack="0"/>
<pin id="946" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_30/13 "/>
</bind>
</comp>

<comp id="948" class="1004" name="or_cond_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="1" slack="0"/>
<pin id="950" dir="0" index="1" bw="1" slack="1"/>
<pin id="951" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/13 "/>
</bind>
</comp>

<comp id="953" class="1004" name="exitcond6_fu_953">
<pin_list>
<pin id="954" dir="0" index="0" bw="15" slack="0"/>
<pin id="955" dir="0" index="1" bw="15" slack="6"/>
<pin id="956" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/15 "/>
</bind>
</comp>

<comp id="958" class="1004" name="i_8_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="15" slack="0"/>
<pin id="960" dir="0" index="1" bw="1" slack="0"/>
<pin id="961" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/15 "/>
</bind>
</comp>

<comp id="964" class="1004" name="tmp_4_fu_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="15" slack="0"/>
<pin id="966" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/15 "/>
</bind>
</comp>

<comp id="970" class="1004" name="tmp_data_V_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="64" slack="0"/>
<pin id="972" dir="0" index="1" bw="32" slack="0"/>
<pin id="973" dir="0" index="2" bw="32" slack="0"/>
<pin id="974" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_data_V/16 "/>
</bind>
</comp>

<comp id="979" class="1004" name="tmp_9_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="25" slack="0"/>
<pin id="981" dir="0" index="1" bw="32" slack="0"/>
<pin id="982" dir="0" index="2" bw="4" slack="0"/>
<pin id="983" dir="0" index="3" bw="6" slack="0"/>
<pin id="984" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/16 "/>
</bind>
</comp>

<comp id="989" class="1004" name="tmp_10_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="30" slack="0"/>
<pin id="991" dir="0" index="1" bw="25" slack="0"/>
<pin id="992" dir="0" index="2" bw="1" slack="0"/>
<pin id="993" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/16 "/>
</bind>
</comp>

<comp id="997" class="1004" name="tmp_12_cast_cast_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="30" slack="0"/>
<pin id="999" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12_cast_cast/16 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="tmp_11_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="25" slack="0"/>
<pin id="1004" dir="0" index="1" bw="32" slack="0"/>
<pin id="1005" dir="0" index="2" bw="4" slack="0"/>
<pin id="1006" dir="0" index="3" bw="6" slack="0"/>
<pin id="1007" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/16 "/>
</bind>
</comp>

<comp id="1012" class="1004" name="tmp_12_fu_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="30" slack="0"/>
<pin id="1014" dir="0" index="1" bw="25" slack="0"/>
<pin id="1015" dir="0" index="2" bw="1" slack="0"/>
<pin id="1016" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/16 "/>
</bind>
</comp>

<comp id="1020" class="1004" name="tmp_14_cast_cast_fu_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="30" slack="0"/>
<pin id="1022" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast_cast/16 "/>
</bind>
</comp>

<comp id="1025" class="1005" name="n_pixels_in_bus_read_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="16" slack="4"/>
<pin id="1027" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="n_pixels_in_bus_read "/>
</bind>
</comp>

<comp id="1030" class="1005" name="tmp_1_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="15" slack="1"/>
<pin id="1032" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1041" class="1005" name="i_5_reg_1041">
<pin_list>
<pin id="1042" dir="0" index="0" bw="15" slack="0"/>
<pin id="1043" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="kk_2_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="4" slack="0"/>
<pin id="1051" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="kk_2 "/>
</bind>
</comp>

<comp id="1054" class="1005" name="tmp_6_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="15" slack="1"/>
<pin id="1056" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="i_6_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="15" slack="0"/>
<pin id="1064" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="i_7_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="16" slack="0"/>
<pin id="1075" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="1081" class="1005" name="tmp_7_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="8" slack="0"/>
<pin id="1083" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="1089" class="1005" name="i_9_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="15" slack="0"/>
<pin id="1091" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="tmp_13_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="64" slack="1"/>
<pin id="1098" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1106" class="1005" name="sum_pix1_addr_3_reg_1106">
<pin_list>
<pin id="1107" dir="0" index="0" bw="11" slack="1"/>
<pin id="1108" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix1_addr_3 "/>
</bind>
</comp>

<comp id="1111" class="1005" name="sum_pix2_addr_3_reg_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="11" slack="1"/>
<pin id="1113" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix2_addr_3 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="data_shift1_addr_1_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="14" slack="1"/>
<pin id="1118" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="data_shift1_addr_1 "/>
</bind>
</comp>

<comp id="1121" class="1005" name="data_shift2_addr_1_reg_1121">
<pin_list>
<pin id="1122" dir="0" index="0" bw="14" slack="1"/>
<pin id="1123" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="data_shift2_addr_1 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="tmp_14_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="16" slack="1"/>
<pin id="1128" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="phitmp_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="16" slack="1"/>
<pin id="1133" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="phitmp "/>
</bind>
</comp>

<comp id="1136" class="1005" name="tmp_15_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="32" slack="2"/>
<pin id="1138" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="1141" class="1005" name="tmp_17_reg_1141">
<pin_list>
<pin id="1142" dir="0" index="0" bw="32" slack="2"/>
<pin id="1143" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="1146" class="1005" name="sum_overP1_addr_reg_1146">
<pin_list>
<pin id="1147" dir="0" index="0" bw="11" slack="1"/>
<pin id="1148" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sum_overP1_addr "/>
</bind>
</comp>

<comp id="1151" class="1005" name="sum_overP2_addr_reg_1151">
<pin_list>
<pin id="1152" dir="0" index="0" bw="11" slack="1"/>
<pin id="1153" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sum_overP2_addr "/>
</bind>
</comp>

<comp id="1159" class="1005" name="data_shift1_addr_2_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="14" slack="1"/>
<pin id="1161" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="data_shift1_addr_2 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="data_shift2_addr_2_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="14" slack="1"/>
<pin id="1166" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="data_shift2_addr_2 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="tmp_35_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="15" slack="1"/>
<pin id="1171" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="kk_3_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="4" slack="0"/>
<pin id="1176" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="kk_3 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="thresh1_addr_2_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="11" slack="1"/>
<pin id="1181" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="thresh1_addr_2 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="tmp_21_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="32" slack="1"/>
<pin id="1186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="tmp_22_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="1" slack="1"/>
<pin id="1191" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="1193" class="1005" name="thresh2_addr_2_reg_1193">
<pin_list>
<pin id="1194" dir="0" index="0" bw="11" slack="1"/>
<pin id="1195" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="thresh2_addr_2 "/>
</bind>
</comp>

<comp id="1198" class="1005" name="tmp_31_reg_1198">
<pin_list>
<pin id="1199" dir="0" index="0" bw="1" slack="1"/>
<pin id="1200" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="1203" class="1005" name="p_old_reg_1203">
<pin_list>
<pin id="1204" dir="0" index="0" bw="1" slack="1"/>
<pin id="1205" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_old "/>
</bind>
</comp>

<comp id="1213" class="1005" name="i_8_reg_1213">
<pin_list>
<pin id="1214" dir="0" index="0" bw="15" slack="0"/>
<pin id="1215" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="i_8 "/>
</bind>
</comp>

<comp id="1218" class="1005" name="tmp_4_reg_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="64" slack="1"/>
<pin id="1220" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="sum_pix2_addr_2_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="11" slack="1"/>
<pin id="1226" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix2_addr_2 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="sum_pix1_addr_2_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="11" slack="1"/>
<pin id="1231" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="sum_pix1_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="153"><net_src comp="40" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="40" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="40" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="40" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="40" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="40" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="40" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="40" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="38" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="28" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="56" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="30" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="46" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="207"><net_src comp="94" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="208"><net_src comp="0" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="209"><net_src comp="2" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="210"><net_src comp="4" pin="0"/><net_sink comp="196" pin=3"/></net>

<net id="211"><net_src comp="6" pin="0"/><net_sink comp="196" pin=4"/></net>

<net id="212"><net_src comp="8" pin="0"/><net_sink comp="196" pin=5"/></net>

<net id="213"><net_src comp="10" pin="0"/><net_sink comp="196" pin=6"/></net>

<net id="214"><net_src comp="12" pin="0"/><net_sink comp="196" pin=7"/></net>

<net id="215"><net_src comp="60" pin="0"/><net_sink comp="196" pin=8"/></net>

<net id="226"><net_src comp="110" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="0" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="2" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="229"><net_src comp="4" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="230"><net_src comp="6" pin="0"/><net_sink comp="216" pin=4"/></net>

<net id="231"><net_src comp="8" pin="0"/><net_sink comp="216" pin=5"/></net>

<net id="232"><net_src comp="10" pin="0"/><net_sink comp="216" pin=6"/></net>

<net id="233"><net_src comp="12" pin="0"/><net_sink comp="216" pin=7"/></net>

<net id="234"><net_src comp="60" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="252"><net_src comp="130" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="253"><net_src comp="14" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="254"><net_src comp="16" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="255"><net_src comp="18" pin="0"/><net_sink comp="235" pin=3"/></net>

<net id="256"><net_src comp="20" pin="0"/><net_sink comp="235" pin=4"/></net>

<net id="257"><net_src comp="22" pin="0"/><net_sink comp="235" pin=5"/></net>

<net id="258"><net_src comp="24" pin="0"/><net_sink comp="235" pin=6"/></net>

<net id="259"><net_src comp="26" pin="0"/><net_sink comp="235" pin=7"/></net>

<net id="260"><net_src comp="132" pin="0"/><net_sink comp="235" pin=9"/></net>

<net id="261"><net_src comp="132" pin="0"/><net_sink comp="235" pin=10"/></net>

<net id="262"><net_src comp="134" pin="0"/><net_sink comp="235" pin=11"/></net>

<net id="263"><net_src comp="136" pin="0"/><net_sink comp="235" pin=12"/></net>

<net id="264"><net_src comp="138" pin="0"/><net_sink comp="235" pin=13"/></net>

<net id="265"><net_src comp="140" pin="0"/><net_sink comp="235" pin=14"/></net>

<net id="271"><net_src comp="68" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="46" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="277"><net_src comp="266" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="68" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="46" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="289"><net_src comp="278" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="68" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="74" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="301"><net_src comp="290" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="68" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="312"><net_src comp="74" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="313"><net_src comp="302" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="319"><net_src comp="68" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="325"><net_src comp="68" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="92" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="331"><net_src comp="314" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="92" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="337"><net_src comp="320" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="343"><net_src comp="68" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="344"><net_src comp="338" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="350"><net_src comp="68" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="351"><net_src comp="345" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="357"><net_src comp="68" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="358"><net_src comp="352" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="364"><net_src comp="68" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="365"><net_src comp="359" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="371"><net_src comp="68" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="377"><net_src comp="68" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="383"><net_src comp="68" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="46" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="389"><net_src comp="378" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="395"><net_src comp="68" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="46" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="401"><net_src comp="390" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="407"><net_src comp="68" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="413"><net_src comp="68" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="414"><net_src comp="402" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="415"><net_src comp="408" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="421"><net_src comp="68" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="422"><net_src comp="416" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="428"><net_src comp="68" pin="0"/><net_sink comp="423" pin=1"/></net>

<net id="434"><net_src comp="68" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="435"><net_src comp="326" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="436"><net_src comp="423" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="437"><net_src comp="332" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="438"><net_src comp="429" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="444"><net_src comp="68" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="445"><net_src comp="439" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="451"><net_src comp="68" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="452"><net_src comp="446" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="458"><net_src comp="68" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="459"><net_src comp="453" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="465"><net_src comp="68" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="466"><net_src comp="460" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="472"><net_src comp="68" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="473"><net_src comp="467" pin="3"/><net_sink comp="308" pin=0"/></net>

<net id="477"><net_src comp="64" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="484"><net_src comp="474" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="488"><net_src comp="76" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="495"><net_src comp="485" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="499"><net_src comp="64" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="506"><net_src comp="496" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="510"><net_src comp="96" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="517"><net_src comp="507" pin="1"/><net_sink comp="511" pin=2"/></net>

<net id="521"><net_src comp="102" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="528"><net_src comp="518" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="532"><net_src comp="46" pin="0"/><net_sink comp="529" pin=0"/></net>

<net id="539"><net_src comp="529" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="540"><net_src comp="533" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="544"><net_src comp="64" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="555"><net_src comp="541" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="556"><net_src comp="545" pin="8"/><net_sink comp="541" pin=0"/></net>

<net id="560"><net_src comp="60" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="533" pin=2"/></net>

<net id="572"><net_src comp="529" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="573"><net_src comp="557" pin="1"/><net_sink comp="562" pin=2"/></net>

<net id="574"><net_src comp="557" pin="1"/><net_sink comp="562" pin=4"/></net>

<net id="575"><net_src comp="557" pin="1"/><net_sink comp="562" pin=6"/></net>

<net id="576"><net_src comp="562" pin="8"/><net_sink comp="557" pin=0"/></net>

<net id="580"><net_src comp="118" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="587"><net_src comp="577" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="591"><net_src comp="64" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="598"><net_src comp="588" pin="1"/><net_sink comp="592" pin=2"/></net>

<net id="603"><net_src comp="557" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="604"><net_src comp="46" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="611"><net_src comp="58" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="182" pin="2"/><net_sink comp="605" pin=1"/></net>

<net id="613"><net_src comp="60" pin="0"/><net_sink comp="605" pin=2"/></net>

<net id="614"><net_src comp="62" pin="0"/><net_sink comp="605" pin=3"/></net>

<net id="619"><net_src comp="478" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="624"><net_src comp="478" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="72" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="629"><net_src comp="478" pin="4"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="631"><net_src comp="626" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="632"><net_src comp="626" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="633"><net_src comp="626" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="638"><net_src comp="489" pin="4"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="78" pin="0"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="489" pin="4"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="82" pin="0"/><net_sink comp="640" pin=1"/></net>

<net id="651"><net_src comp="84" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="489" pin="4"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="86" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="657"><net_src comp="646" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="663"><net_src comp="88" pin="0"/><net_sink comp="658" pin=0"/></net>

<net id="664"><net_src comp="489" pin="4"/><net_sink comp="658" pin=1"/></net>

<net id="665"><net_src comp="90" pin="0"/><net_sink comp="658" pin=2"/></net>

<net id="669"><net_src comp="658" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="674"><net_src comp="666" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="654" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="500" pin="4"/><net_sink comp="676" pin=0"/></net>

<net id="685"><net_src comp="500" pin="4"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="72" pin="0"/><net_sink comp="681" pin=1"/></net>

<net id="691"><net_src comp="500" pin="4"/><net_sink comp="687" pin=1"/></net>

<net id="695"><net_src comp="687" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="697"><net_src comp="692" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="702"><net_src comp="511" pin="4"/><net_sink comp="698" pin=0"/></net>

<net id="707"><net_src comp="511" pin="4"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="100" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="712"><net_src comp="511" pin="4"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="719"><net_src comp="522" pin="4"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="104" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="522" pin="4"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="108" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="545" pin="8"/><net_sink comp="727" pin=0"/></net>

<net id="736"><net_src comp="545" pin="8"/><net_sink comp="732" pin=0"/></net>

<net id="737"><net_src comp="72" pin="0"/><net_sink comp="732" pin=1"/></net>

<net id="741"><net_src comp="545" pin="8"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="352" pin=2"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="747"><net_src comp="216" pin="8"/><net_sink comp="744" pin=0"/></net>

<net id="751"><net_src comp="744" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="758"><net_src comp="112" pin="0"/><net_sink comp="752" pin=0"/></net>

<net id="759"><net_src comp="744" pin="1"/><net_sink comp="752" pin=1"/></net>

<net id="760"><net_src comp="114" pin="0"/><net_sink comp="752" pin=2"/></net>

<net id="761"><net_src comp="116" pin="0"/><net_sink comp="752" pin=3"/></net>

<net id="765"><net_src comp="748" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="770"><net_src comp="272" pin="2"/><net_sink comp="766" pin=0"/></net>

<net id="771"><net_src comp="762" pin="1"/><net_sink comp="766" pin=1"/></net>

<net id="772"><net_src comp="766" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="776"><net_src comp="752" pin="4"/><net_sink comp="773" pin=0"/></net>

<net id="781"><net_src comp="284" pin="2"/><net_sink comp="777" pin=0"/></net>

<net id="782"><net_src comp="773" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="783"><net_src comp="777" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="789"><net_src comp="120" pin="0"/><net_sink comp="784" pin=0"/></net>

<net id="790"><net_src comp="581" pin="4"/><net_sink comp="784" pin=1"/></net>

<net id="791"><net_src comp="122" pin="0"/><net_sink comp="784" pin=2"/></net>

<net id="797"><net_src comp="84" pin="0"/><net_sink comp="792" pin=0"/></net>

<net id="798"><net_src comp="581" pin="4"/><net_sink comp="792" pin=1"/></net>

<net id="799"><net_src comp="86" pin="0"/><net_sink comp="792" pin=2"/></net>

<net id="803"><net_src comp="792" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="809"><net_src comp="88" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="810"><net_src comp="581" pin="4"/><net_sink comp="804" pin=1"/></net>

<net id="811"><net_src comp="90" pin="0"/><net_sink comp="804" pin=2"/></net>

<net id="815"><net_src comp="804" pin="3"/><net_sink comp="812" pin=0"/></net>

<net id="820"><net_src comp="812" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="800" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="826"><net_src comp="816" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="541" pin="1"/><net_sink comp="822" pin=1"/></net>

<net id="831"><net_src comp="822" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="402" pin=2"/></net>

<net id="833"><net_src comp="828" pin="1"/><net_sink comp="408" pin=2"/></net>

<net id="838"><net_src comp="581" pin="4"/><net_sink comp="834" pin=0"/></net>

<net id="839"><net_src comp="82" pin="0"/><net_sink comp="834" pin=1"/></net>

<net id="845"><net_src comp="84" pin="0"/><net_sink comp="840" pin=0"/></net>

<net id="846"><net_src comp="834" pin="2"/><net_sink comp="840" pin=1"/></net>

<net id="847"><net_src comp="86" pin="0"/><net_sink comp="840" pin=2"/></net>

<net id="851"><net_src comp="840" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="857"><net_src comp="88" pin="0"/><net_sink comp="852" pin=0"/></net>

<net id="858"><net_src comp="834" pin="2"/><net_sink comp="852" pin=1"/></net>

<net id="859"><net_src comp="90" pin="0"/><net_sink comp="852" pin=2"/></net>

<net id="863"><net_src comp="852" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="868"><net_src comp="860" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="869"><net_src comp="848" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="874"><net_src comp="864" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="875"><net_src comp="541" pin="1"/><net_sink comp="870" pin=1"/></net>

<net id="880"><net_src comp="581" pin="4"/><net_sink comp="876" pin=0"/></net>

<net id="881"><net_src comp="126" pin="0"/><net_sink comp="876" pin=1"/></net>

<net id="885"><net_src comp="882" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="889"><net_src comp="886" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="893"><net_src comp="326" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="897"><net_src comp="894" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="902"><net_src comp="332" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="907"><net_src comp="384" pin="2"/><net_sink comp="903" pin=0"/></net>

<net id="908"><net_src comp="890" pin="1"/><net_sink comp="903" pin=1"/></net>

<net id="909"><net_src comp="903" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="914"><net_src comp="396" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="915"><net_src comp="899" pin="1"/><net_sink comp="910" pin=1"/></net>

<net id="916"><net_src comp="910" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="921"><net_src comp="384" pin="2"/><net_sink comp="917" pin=1"/></net>

<net id="922"><net_src comp="917" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="927"><net_src comp="396" pin="2"/><net_sink comp="923" pin=1"/></net>

<net id="928"><net_src comp="923" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="932"><net_src comp="296" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="937"><net_src comp="917" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="938"><net_src comp="929" pin="1"/><net_sink comp="933" pin=1"/></net>

<net id="942"><net_src comp="308" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="947"><net_src comp="939" pin="1"/><net_sink comp="943" pin=1"/></net>

<net id="952"><net_src comp="943" pin="2"/><net_sink comp="948" pin=0"/></net>

<net id="957"><net_src comp="592" pin="4"/><net_sink comp="953" pin=0"/></net>

<net id="962"><net_src comp="592" pin="4"/><net_sink comp="958" pin=0"/></net>

<net id="963"><net_src comp="72" pin="0"/><net_sink comp="958" pin=1"/></net>

<net id="967"><net_src comp="592" pin="4"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="969"><net_src comp="964" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="975"><net_src comp="128" pin="0"/><net_sink comp="970" pin=0"/></net>

<net id="976"><net_src comp="284" pin="2"/><net_sink comp="970" pin=1"/></net>

<net id="977"><net_src comp="272" pin="2"/><net_sink comp="970" pin=2"/></net>

<net id="978"><net_src comp="970" pin="3"/><net_sink comp="235" pin=8"/></net>

<net id="985"><net_src comp="142" pin="0"/><net_sink comp="979" pin=0"/></net>

<net id="986"><net_src comp="272" pin="2"/><net_sink comp="979" pin=1"/></net>

<net id="987"><net_src comp="144" pin="0"/><net_sink comp="979" pin=2"/></net>

<net id="988"><net_src comp="116" pin="0"/><net_sink comp="979" pin=3"/></net>

<net id="994"><net_src comp="146" pin="0"/><net_sink comp="989" pin=0"/></net>

<net id="995"><net_src comp="979" pin="4"/><net_sink comp="989" pin=1"/></net>

<net id="996"><net_src comp="148" pin="0"/><net_sink comp="989" pin=2"/></net>

<net id="1000"><net_src comp="989" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="296" pin=1"/></net>

<net id="1008"><net_src comp="142" pin="0"/><net_sink comp="1002" pin=0"/></net>

<net id="1009"><net_src comp="284" pin="2"/><net_sink comp="1002" pin=1"/></net>

<net id="1010"><net_src comp="144" pin="0"/><net_sink comp="1002" pin=2"/></net>

<net id="1011"><net_src comp="116" pin="0"/><net_sink comp="1002" pin=3"/></net>

<net id="1017"><net_src comp="146" pin="0"/><net_sink comp="1012" pin=0"/></net>

<net id="1018"><net_src comp="1002" pin="4"/><net_sink comp="1012" pin=1"/></net>

<net id="1019"><net_src comp="148" pin="0"/><net_sink comp="1012" pin=2"/></net>

<net id="1023"><net_src comp="1012" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="1028"><net_src comp="182" pin="2"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="1033"><net_src comp="605" pin="4"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="1035"><net_src comp="1030" pin="1"/><net_sink comp="676" pin=1"/></net>

<net id="1036"><net_src comp="1030" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="1037"><net_src comp="1030" pin="1"/><net_sink comp="953" pin=1"/></net>

<net id="1044"><net_src comp="620" pin="2"/><net_sink comp="1041" pin=0"/></net>

<net id="1045"><net_src comp="1041" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="1052"><net_src comp="640" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="489" pin=2"/></net>

<net id="1057"><net_src comp="670" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="1065"><net_src comp="681" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="1076"><net_src comp="703" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="1084"><net_src comp="721" pin="2"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="522" pin=2"/></net>

<net id="1092"><net_src comp="732" pin="2"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="545" pin=2"/></net>

<net id="1094"><net_src comp="1089" pin="1"/><net_sink comp="545" pin=4"/></net>

<net id="1095"><net_src comp="1089" pin="1"/><net_sink comp="545" pin=6"/></net>

<net id="1099"><net_src comp="738" pin="1"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="366" pin=2"/></net>

<net id="1101"><net_src comp="1096" pin="1"/><net_sink comp="372" pin=2"/></net>

<net id="1102"><net_src comp="1096" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="1103"><net_src comp="1096" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="1104"><net_src comp="1096" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="1105"><net_src comp="1096" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="1109"><net_src comp="352" pin="3"/><net_sink comp="1106" pin=0"/></net>

<net id="1110"><net_src comp="1106" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="1114"><net_src comp="359" pin="3"/><net_sink comp="1111" pin=0"/></net>

<net id="1115"><net_src comp="1111" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="1119"><net_src comp="366" pin="3"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="1124"><net_src comp="372" pin="3"/><net_sink comp="1121" pin=0"/></net>

<net id="1125"><net_src comp="1121" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="1129"><net_src comp="748" pin="1"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="1134"><net_src comp="752" pin="4"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1139"><net_src comp="762" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="1144"><net_src comp="773" pin="1"/><net_sink comp="1141" pin=0"/></net>

<net id="1145"><net_src comp="1141" pin="1"/><net_sink comp="923" pin=0"/></net>

<net id="1149"><net_src comp="378" pin="3"/><net_sink comp="1146" pin=0"/></net>

<net id="1150"><net_src comp="1146" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="1154"><net_src comp="390" pin="3"/><net_sink comp="1151" pin=0"/></net>

<net id="1155"><net_src comp="1151" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1162"><net_src comp="402" pin="3"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="1167"><net_src comp="408" pin="3"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="1172"><net_src comp="870" pin="2"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1177"><net_src comp="876" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="581" pin=2"/></net>

<net id="1182"><net_src comp="416" pin="3"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="1187"><net_src comp="923" pin="2"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="1192"><net_src comp="933" pin="2"/><net_sink comp="1189" pin=0"/></net>

<net id="1196"><net_src comp="439" pin="3"/><net_sink comp="1193" pin=0"/></net>

<net id="1197"><net_src comp="1193" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="1201"><net_src comp="599" pin="2"/><net_sink comp="1198" pin=0"/></net>

<net id="1202"><net_src comp="1198" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="1206"><net_src comp="599" pin="2"/><net_sink comp="1203" pin=0"/></net>

<net id="1216"><net_src comp="958" pin="2"/><net_sink comp="1213" pin=0"/></net>

<net id="1217"><net_src comp="1213" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="1221"><net_src comp="964" pin="1"/><net_sink comp="1218" pin=0"/></net>

<net id="1222"><net_src comp="1218" pin="1"/><net_sink comp="460" pin=2"/></net>

<net id="1223"><net_src comp="1218" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="1227"><net_src comp="446" pin="3"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="1232"><net_src comp="453" pin="3"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="272" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_V_data_V | {16 }
	Port: out_stream_V_keep_V | {16 }
	Port: out_stream_V_strb_V | {16 }
	Port: out_stream_V_user_V | {16 }
	Port: out_stream_V_last_V | {16 }
	Port: out_stream_V_id_V | {16 }
	Port: out_stream_V_dest_V | {16 }
	Port: trig_data | {1 13 14 }
 - Input state : 
	Port: l2_trigger : in_stream_V_data_V | {5 9 }
	Port: l2_trigger : in_stream_V_keep_V | {5 9 }
	Port: l2_trigger : in_stream_V_strb_V | {5 9 }
	Port: l2_trigger : in_stream_V_user_V | {5 9 }
	Port: l2_trigger : in_stream_V_last_V | {5 9 }
	Port: l2_trigger : in_stream_V_id_V | {5 9 }
	Port: l2_trigger : in_stream_V_dest_V | {5 9 }
	Port: l2_trigger : n_pixels_in_bus | {1 }
  - Chain level:
	State 1
	State 2
		exitcond9 : 1
		i_5 : 1
		stg_55 : 2
		tmp_3 : 1
		sum_pix1_addr : 2
		stg_58 : 3
		sum_pix2_addr : 2
		stg_60 : 3
		thresh1_addr : 2
		stg_62 : 3
		thresh2_addr : 2
		stg_64 : 3
	State 3
		exitcond1 : 1
		kk_2 : 1
		stg_70 : 2
		tmp_5 : 1
		p_shl_cast : 2
		tmp_2 : 1
		p_shl1_cast : 2
		tmp_6 : 3
	State 4
		exitcond8 : 1
		i_6 : 1
		stg_81 : 2
		tmp_8 : 1
		tmp_15_cast : 2
		data_shift1_addr : 3
		data_shift2_addr : 3
		stg_86 : 4
		stg_87 : 4
	State 5
	State 6
		exitcond2 : 1
		i_7 : 1
		stg_96 : 2
		tmp_s : 1
		sum_pix1_addr_1 : 2
		stg_99 : 3
		sum_pix2_addr_1 : 2
		stg_101 : 3
	State 7
		exitcond : 1
		tmp_7 : 1
		stg_108 : 2
	State 8
		exitcond7 : 1
		i_9 : 1
		stg_114 : 2
		tmp_13 : 1
		sum_pix1_addr_3 : 2
		sum_pix1_load_1 : 3
		sum_pix2_addr_3 : 2
		sum_pix2_load_1 : 3
	State 9
		tmp_14 : 1
		phitmp : 1
		tmp_15 : 2
		tmp_16 : 3
		stg_129 : 4
		tmp_17 : 2
		tmp_18 : 3
		stg_133 : 4
		stg_135 : 1
		stg_137 : 1
	State 10
		tmp_19 : 1
		stg_142 : 2
		tmp_24 : 1
		p_shl4_cast : 2
		tmp_27 : 1
		p_shl5_cast : 2
		tmp_28 : 3
		tmp_29 : 4
		tmp_37_cast : 5
		data_shift1_addr_2 : 6
		data_shift2_addr_2 : 6
		data_shift1_load : 7
		tmp_23 : 1
		tmp_32 : 2
		p_shl2_cast : 3
		tmp_33 : 2
		p_shl3_cast : 3
		tmp_34 : 4
		tmp_35 : 5
		data_shift2_load : 7
		kk_3 : 1
		stg_165 : 1
		stg_167 : 1
		thresh1_load : 1
	State 11
		extLd2 : 1
		data_shift1_addr_3 : 1
		data_shift2_addr_3 : 1
		stg_177 : 2
		extLd3 : 1
		stg_180 : 2
		tmp_25 : 2
		stg_183 : 3
		tmp_26 : 2
		stg_186 : 3
	State 12
		tmp_20 : 1
		stg_190 : 2
		tmp_21 : 1
		stg_193 : 2
		extLd : 1
		tmp_22 : 2
		stg_197 : 3
		thresh2_load : 1
		stg_202 : 1
	State 13
		extLd1 : 1
		tmp_30 : 2
		or_cond : 3
		stg_207 : 3
	State 14
	State 15
		exitcond6 : 1
		i_8 : 1
		stg_215 : 2
		tmp_4 : 1
		sum_pix2_addr_2 : 2
		sum_pix2_load : 3
		sum_pix1_addr_2 : 2
		sum_pix1_load : 3
	State 16
		tmp_data_V : 1
		stg_224 : 2
		tmp_9 : 1
		tmp_10 : 2
		tmp_12_cast_cast : 3
		stg_229 : 4
		tmp_11 : 1
		tmp_12 : 2
		tmp_14_cast_cast : 3
		stg_234 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|
| Operation|          Functional Unit         |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|
|          |            i_5_fu_620            |    0    |    15   |
|          |            kk_2_fu_640           |    0    |    4    |
|          |           tmp_6_fu_670           |    0    |    14   |
|          |            i_6_fu_681            |    0    |    15   |
|          |           tmp_8_fu_687           |    0    |    15   |
|          |            i_7_fu_703            |    0    |    16   |
|          |           tmp_7_fu_721           |    0    |    8    |
|          |            i_9_fu_732            |    0    |    15   |
|          |           tmp_16_fu_766          |    0    |    32   |
|          |           tmp_18_fu_777          |    0    |    32   |
|    add   |           tmp_28_fu_816          |    0    |   7.5   |
|          |           tmp_29_fu_822          |    0    |   7.5   |
|          |           tmp_23_fu_834          |    0    |    4    |
|          |           tmp_34_fu_864          |    0    |   7.5   |
|          |           tmp_35_fu_870          |    0    |   7.5   |
|          |            kk_3_fu_876           |    0    |    4    |
|          |           tmp_25_fu_903          |    0    |    32   |
|          |           tmp_26_fu_910          |    0    |    32   |
|          |           tmp_20_fu_917          |    0    |    32   |
|          |           tmp_21_fu_923          |    0    |    32   |
|          |            i_8_fu_958            |    0    |    15   |
|----------|----------------------------------|---------|---------|
|          |            grp_fu_599            |    0    |    1    |
|          |         exitcond9_fu_615         |    0    |    6    |
|          |         exitcond1_fu_634         |    0    |    2    |
|          |         exitcond8_fu_676         |    0    |    6    |
|   icmp   |         exitcond2_fu_698         |    0    |    6    |
|          |          exitcond_fu_715         |    0    |    3    |
|          |         exitcond7_fu_727         |    0    |    6    |
|          |           tmp_22_fu_933          |    0    |    11   |
|          |           tmp_30_fu_943          |    0    |    11   |
|          |         exitcond6_fu_953         |    0    |    6    |
|----------|----------------------------------|---------|---------|
|    and   |          or_cond_fu_948          |    0    |    1    |
|----------|----------------------------------|---------|---------|
|   read   | n_pixels_in_bus_read_read_fu_182 |    0    |    0    |
|          |       empty_12_read_fu_216       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   write  |         grp_write_fu_188         |    0    |    0    |
|          |       stg_224_write_fu_235       |    0    |    0    |
|----------|----------------------------------|---------|---------|
| nbreadreq|       tmp_nbreadreq_fu_196       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |           tmp_1_fu_605           |    0    |    0    |
|partselect|           phitmp_fu_752          |    0    |    0    |
|          |           tmp_9_fu_979           |    0    |    0    |
|          |          tmp_11_fu_1002          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |           tmp_3_fu_626           |    0    |    0    |
|          |         p_shl_cast_fu_654        |    0    |    0    |
|          |        p_shl1_cast_fu_666        |    0    |    0    |
|          |        tmp_15_cast_fu_692        |    0    |    0    |
|          |           tmp_s_fu_709           |    0    |    0    |
|          |           tmp_13_fu_738          |    0    |    0    |
|   zext   |        tmp_37_cast_fu_828        |    0    |    0    |
|          |        p_shl2_cast_fu_848        |    0    |    0    |
|          |        p_shl3_cast_fu_860        |    0    |    0    |
|          |        tmp_41_cast_fu_894        |    0    |    0    |
|          |           tmp_4_fu_964           |    0    |    0    |
|          |      tmp_12_cast_cast_fu_997     |    0    |    0    |
|          |     tmp_14_cast_cast_fu_1020     |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |           tmp_5_fu_646           |    0    |    0    |
|          |           tmp_2_fu_658           |    0    |    0    |
|          |           tmp_24_fu_792          |    0    |    0    |
|          |           tmp_27_fu_804          |    0    |    0    |
|bitconcatenate|           tmp_32_fu_840          |    0    |    0    |
|          |           tmp_33_fu_852          |    0    |    0    |
|          |         tmp_data_V_fu_970        |    0    |    0    |
|          |           tmp_10_fu_989          |    0    |    0    |
|          |          tmp_12_fu_1012          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|extractvalue|        tmp_data_V_2_fu_744       |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   trunc  |           tmp_14_fu_748          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|          |           tmp_15_fu_762          |    0    |    0    |
|          |           tmp_17_fu_773          |    0    |    0    |
|          |        p_shl4_cast_fu_800        |    0    |    0    |
|          |        p_shl5_cast_fu_812        |    0    |    0    |
|   sext   |        tmp_16_cast_fu_882        |    0    |    0    |
|          |        tmp_18_cast_fu_886        |    0    |    0    |
|          |           extLd2_fu_890          |    0    |    0    |
|          |           extLd3_fu_899          |    0    |    0    |
|          |           extLd_fu_929           |    0    |    0    |
|          |           extLd1_fu_939          |    0    |    0    |
|----------|----------------------------------|---------|---------|
| bitselect|           tmp_19_fu_784          |    0    |    0    |
|----------|----------------------------------|---------|---------|
|   Total  |                                  |    0    |   406   |
|----------|----------------------------------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|data_shift1|   17   |    0   |    0   |
|data_shift2|   17   |    0   |    0   |
| sum_overP1|    4   |    0   |    0   |
| sum_overP2|    4   |    0   |    0   |
|  sum_pix1 |    4   |    0   |    0   |
|  sum_pix2 |    4   |    0   |    0   |
|  thresh1  |    4   |    0   |    0   |
|  thresh2  |    4   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |   58   |    0   |    0   |
+-----------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
| data_shift1_addr_1_reg_1116 |   14   |
| data_shift1_addr_2_reg_1159 |   14   |
| data_shift2_addr_1_reg_1121 |   14   |
| data_shift2_addr_2_reg_1164 |   14   |
|         i_1_reg_496         |   15   |
|         i_2_reg_507         |   16   |
|         i_3_reg_541         |   15   |
|         i_4_reg_588         |   15   |
|         i_5_reg_1041        |   15   |
|         i_6_reg_1062        |   15   |
|         i_7_reg_1073        |   16   |
|         i_8_reg_1213        |   15   |
|         i_9_reg_1089        |   15   |
|          i_reg_474          |   15   |
|       itrig_1_reg_557       |   32   |
|        itrig_reg_529        |   32   |
|          k_reg_518          |    8   |
|         kk_1_reg_577        |    4   |
|        kk_2_reg_1049        |    4   |
|        kk_3_reg_1174        |    4   |
|          kk_reg_485         |    4   |
|n_pixels_in_bus_read_reg_1025|   16   |
|        p_old_reg_1203       |    1   |
|       phitmp_reg_1131       |   16   |
|   sum_overP1_addr_reg_1146  |   11   |
|   sum_overP2_addr_reg_1151  |   11   |
|   sum_pix1_addr_2_reg_1229  |   11   |
|   sum_pix1_addr_3_reg_1106  |   11   |
|   sum_pix2_addr_2_reg_1224  |   11   |
|   sum_pix2_addr_3_reg_1111  |   11   |
|   thresh1_addr_2_reg_1179   |   11   |
|   thresh2_addr_2_reg_1193   |   11   |
|       tmp_13_reg_1096       |   64   |
|       tmp_14_reg_1126       |   16   |
|       tmp_15_reg_1136       |   32   |
|       tmp_17_reg_1141       |   32   |
|        tmp_1_reg_1030       |   15   |
|       tmp_21_reg_1184       |   32   |
|       tmp_22_reg_1189       |    1   |
|       tmp_31_reg_1198       |    1   |
|       tmp_35_reg_1169       |   15   |
|        tmp_4_reg_1218       |   64   |
|        tmp_6_reg_1054       |   15   |
|        tmp_7_reg_1081       |    8   |
+-----------------------------+--------+
|            Total            |   712  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_188 |  p2  |   2  |   1  |    2   |
| grp_access_fu_272 |  p0  |   6  |  11  |   66   ||    11   |
| grp_access_fu_272 |  p1  |   2  |  32  |   64   ||    32   |
| grp_access_fu_284 |  p0  |   6  |  11  |   66   ||    11   |
| grp_access_fu_284 |  p1  |   2  |  32  |   64   ||    32   |
| grp_access_fu_296 |  p0  |   4  |  11  |   44   ||    11   |
| grp_access_fu_296 |  p1  |   2  |  31  |   62   ||    31   |
| grp_access_fu_308 |  p0  |   4  |  11  |   44   ||    11   |
| grp_access_fu_308 |  p1  |   2  |  31  |   62   ||    31   |
| grp_access_fu_326 |  p0  |   5  |  14  |   70   ||    14   |
| grp_access_fu_326 |  p1  |   3  |  17  |   51   ||    17   |
| grp_access_fu_332 |  p0  |   5  |  14  |   70   ||    14   |
| grp_access_fu_332 |  p1  |   3  |  17  |   51   ||    17   |
| grp_access_fu_384 |  p0  |   2  |  11  |   22   ||    11   |
| grp_access_fu_384 |  p1  |   3  |  32  |   96   ||    32   |
| grp_access_fu_396 |  p0  |   2  |  11  |   22   ||    11   |
| grp_access_fu_396 |  p1  |   3  |  32  |   96   ||    32   |
|   itrig_reg_529   |  p0  |   2  |  32  |   64   ||    32   |
|    i_3_reg_541    |  p0  |   2  |  15  |   30   ||    15   |
|  itrig_1_reg_557  |  p0  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1110  ||  27.452 ||   397   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   406  |
|   Memory  |   58   |    -   |    0   |    0   |
|Multiplexer|    -   |   27   |    -   |   397  |
|  Register |    -   |    -   |   712  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   58   |   27   |   712  |   803  |
+-----------+--------+--------+--------+--------+
