../../../source/myCPU/rev03/ASYNC_RAM_DP_WBE.v
../../../source/myCPU/rev03/Addr_dec.sv
../../../source/myCPU/rev03/Data_mux.sv
../../../source/myCPU/rev03/Hazard_unit.sv
../../../source/myCPU/rev03/SMU_RV32I_System.v
../../../source/myCPU/rev03/TimerCounter.sv
../../../source/myCPU/rev03/alu.sv
../../../source/myCPU/rev03/aludec.sv
../../../source/myCPU/rev03/branch_logic.sv
../../../source/myCPU/rev03/building_blocks/adder.sv
../../../source/myCPU/rev03/building_blocks/be_logic.sv
../../../source/myCPU/rev03/building_blocks/extend.sv
../../../source/myCPU/rev03/building_blocks/flopenr.sv
../../../source/myCPU/rev03/building_blocks/flopr.sv
../../../source/myCPU/rev03/building_blocks/mux2.sv
../../../source/myCPU/rev03/building_blocks/mux3.sv
../../../source/myCPU/rev03/controller.sv
../../../source/myCPU/rev03/datapath.sv
../../../source/myCPU/rev03/maindec.sv
../../../source/myCPU/rev03/reg_file_async.v
../../../source/myCPU/rev03/register_DE.sv
../../../source/myCPU/rev03/register_EM.sv
../../../source/myCPU/rev03/register_FD.sv
../../../source/myCPU/rev03/register_MW.sv
../../../source/myCPU/rev03/riscvsingle.sv
../../../source/myCPU/rev03/tbman_apbs.v
../../../source/myCPU/rev03/tbman_regs.v
../../../source/myCPU/rev03/tbman_wrap.v
../../../source/myCPU/rev03/tohost_csr.sv
../../testbench/c_tests_tb.v
