SM_eHS/source_and_gates/Inverter Control/U_ref Generation /Constant4/Value
0
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Constant1/Value
8
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Alpha-Beta-Zero to dq0/Constant/Value
16
F64
1
SM_eHS/source_and_gates/Inverter Control/U_ref Generation /Constant4/Value
24
F64
1
SM_eHS/source_and_gates/Inverter Control/MPPT  Parameters/Iph_3/Value
32
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete/Discrete-Time Integrator/InitialCondition
40
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete/Discrete Derivative /Numerator
48
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/PI/Integral Gain/Gain
56
F64
1
SM_eHS/source_and_gates/Inverter Control/VDC Regulator/PI/Integral Gain/Gain
64
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete/Kp4/Gain
72
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/PI/Proportional Gain/Gain
80
F64
1
SM_eHS/source_and_gates/Inverter Control/VDC Regulator/PI/Proportional Gain/Gain
88
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/PI/Saturate/LowerLimit
96
F64
1
SM_eHS/source_and_gates/Inverter Control/VDC Regulator/PI/Saturate/LowerLimit
104
F64
1
SM_eHS/source_and_gates/Inverter Control/PWM_Generator/Constant10/Value
112
F64
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/A->pu/Gain
128
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/PI/Saturate/UpperLimit
136
F64
1
SM_eHS/source_and_gates/Inverter Control/VDC Regulator/PI/Saturate/UpperLimit
144
F64
1
SM_eHS/source_and_gates/Inverter Control/Vnom_dc1/Value
152
F64
1
SM_eHS/source_and_gates/Inverter Control/VDC Regulator/Rtot_pu2/Gain
160
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/A->pu/Gain
168
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Alpha-Beta-Zero to dq0/Compare To Constant/Constant/Value
176
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Alpha-Beta-Zero to dq0/Compare To Constant1/Constant/Value
184
F64
1
SM_eHS/Compare To Constant/Constant/Value
192
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Counter/Switch/Threshold
200
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Detect Change/Delay Input1/InitialCondition
220
U32
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/change_detector/Detect Change/Delay Input1/InitialCondition
224
U32
1
SM_eHS/eHSx64 Gen3 CommBlk/change_detector/Detect Change/Delay Input1/InitialCondition
228
U32
1
SM_eHS/Subsystem/Mean/Model/Gain/Gain
232
F64
1
SM_eHS/Subsystem/Mean1/Model/Gain/Gain
240
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Counter/Constant1/Value
248
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Counter/Constant2/Value
256
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Counter/Constant/Value
264
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format/Saturation1/UpperLimit
272
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format/Saturation1/LowerLimit
280
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format/Gain2/Gain
288
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format/Saturation/UpperLimit
296
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format/Saturation/LowerLimit
304
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format/Gain1/Gain
312
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format1/Saturation1/UpperLimit
320
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format1/Saturation1/LowerLimit
328
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format1/Gain2/Gain
336
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format1/Saturation/UpperLimit
344
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format1/Saturation/LowerLimit
352
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format1/Gain1/Gain
360
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format2/Saturation1/UpperLimit
368
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format2/Saturation1/LowerLimit
376
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format2/Gain2/Gain
384
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format2/Saturation/UpperLimit
392
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format2/Saturation/LowerLimit
400
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format2/Gain1/Gain
408
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Correction subsystem/Gain1/Gain
416
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Correction subsystem/Gain1/Gain
424
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Mean/Model/Gain1/Gain
432
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Mean/Model/Gain/Gain
440
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Correction subsystem/Gain1/Gain
448
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Correction subsystem/Gain1/Gain
456
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Gain/InitialOutput
464
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Gain1/Gain
472
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Integ4/gainval
480
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Integ4/InitialCondition
488
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/To avoid division  by zero/UpperLimit
496
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/To avoid division  by zero/LowerLimit
504
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Correction subsystem/Unit Delay/InitialCondition
608
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Constant/Value
616
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Unit Delay1/InitialCondition
624
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Gain3/Gain
632
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Integ4/gainval
640
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Integ4/InitialCondition
648
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/To avoid division  by zero/UpperLimit
656
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/To avoid division  by zero/LowerLimit
664
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Correction subsystem/Unit Delay/InitialCondition
768
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Constant/Value
776
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Unit Delay1/InitialCondition
784
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Fundamental (PLL-Driven)/Rad->Deg./Gain
792
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Saturation/UpperLimit
800
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Automatic Gain Control/Saturation/LowerLimit
808
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/Correction subsystem/Gain1/Gain
816
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Constant/Value
824
F64
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Alpha-Beta-Zero to dq0/Subsystem - pi__2 delay/dq/InitialOutput
840
F64
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Alpha-Beta-Zero to dq0/Subsystem1/dq/InitialOutput
856
F64
2
SM_eHS/eHSx64 Gen3 CommBlk/Outputs_eHS1_Recv/DataOut port number [1..32]
968
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Outputs_eHS1_Recv/Data outport width [1..250]
992
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Outputs_eHS1_Recv/Data outport type
1016
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Outputs_eHS1_Recv/Sample Time (s)
1040
F64
1
SM_eHS/source_and_gates/Inverter Control/Unit Delay/InitialCondition
1144
F64
1
SM_eHS/source_and_gates/Inverter Control/PWM_Generator/Sampling/Unsync Natural/Unsync_NaturalSampling/Triangle Generator/Model/Constant3/Value
1152
F64
1
SM_eHS/source_and_gates/Inverter Control/PWM_Generator/Sampling/Unsync Natural/Unsync_NaturalSampling/Triangle Generator/Model/Constant1/Value
1160
F64
1
SM_eHS/source_and_gates/Inverter Control/PWM_Generator/Sampling/Unsync Natural/Unsync_NaturalSampling/Triangle Generator/Model/1ib1/Gain
1168
F64
1
SM_eHS/source_and_gates/Inverter Control/PWM_Generator/Sampling/Unsync Natural/Unsync_NaturalSampling/Triangle Generator/Model/Lookup Table/InputValues
1176
F64
3
SM_eHS/source_and_gates/Inverter Control/PWM_Generator/Sampling/Unsync Natural/Unsync_NaturalSampling/Triangle Generator/Model/Lookup Table/Table
1200
F64
3
SM_eHS/source_and_gates/Inverter Control/PWM_Generator/Sampling/Unsync Natural/Unsync_NaturalSampling/Triangle Generator/Model/Constant2/Value
1224
F64
1
SM_eHS/source_and_gates/Inverter Control/PWM_Generator/Cr_MinMax/Gain1/Gain
1232
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Relay1/OnSwitchValue
2600
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Relay1/OffSwitchValue
2608
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Relay1/OnOutputValue
2616
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Relay1/OffOutputValue
2624
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/eHS_rst_loadin/LoadIn port width [1..250]
2736
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/eHS_rst_loadin/Data type
2760
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Automated_Solver_Mat_Initialisation_1/eFPGAsim config port number [1...32]
2848
F64
1
SM_eHS/source_and_gates/Sine Wave Function/Amplitude
3120
F64
1
SM_eHS/source_and_gates/Sine Wave Function/Bias
3128
F64
1
SM_eHS/source_and_gates/Sine Wave Function/Frequency
3136
F64
1
SM_eHS/source_and_gates/Sine Wave Function/Phase
3144
F64
1
SM_eHS/source_and_gates/Memory1/X0
3152
F64
1
SM_eHS/source_and_gates/Memory/X0
3160
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Inputs_eHS1_Send/Data inport width [1..250]
3272
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/Inputs_eHS1_Send/Data inport type
3296
F64
1
SM_eHS/Subsystem/Mean/Model/integrator/InitialCondition
3400
F64
1
SM_eHS/Subsystem/Mean/Model/Transport Delay/DelayTime
3408
F64
1
SM_eHS/Subsystem/Mean/Model/Transport Delay/InitialOutput
3416
F64
1
SM_eHS/Subsystem/Mean/Model/K1/Value
3424
F64
1
SM_eHS/Subsystem/Mean/Model/Memory/X0
3432
F64
1
SM_eHS/Subsystem/Mean1/Model/integrator/InitialCondition
3440
F64
1
SM_eHS/Subsystem/Mean1/Model/Transport Delay/DelayTime
3448
F64
1
SM_eHS/Subsystem/Mean1/Model/Transport Delay/InitialOutput
3456
F64
1
SM_eHS/Subsystem/Mean1/Model/K1/Value
3464
F64
1
SM_eHS/Subsystem/Mean1/Model/Memory/X0
3472
F64
1
SM_eHS/Outputs_eHS1_Recv/DataOut port number [1..32]
3560
F64
1
SM_eHS/Outputs_eHS1_Recv/Data outport width [1..250]
3584
F64
1
SM_eHS/Outputs_eHS1_Recv/Data outport type
3608
F64
1
SM_eHS/Outputs_eHS1_Recv/Sample Time (s)
3632
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Counter/Memory1/X0
4152
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Counter/Memory2/X0
4160
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/LoadIn/LoadIn port width [1..250]
4272
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/LoadIn/Data type
4296
F64
1
SM_eHS/To Analog Outputs/Subsystem/Constant/Value
4304
F64
9
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/DataIn Send/Data inport width [1..250]
4480
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/DataIn Send/Data inport type
4504
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/rtlab_io_block/Sample Time (s)
4704
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/rtlab_io_block/DataOut Port Number
4728
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/rtlab_io_block/numchan-internal
4752
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/rtlab_io_block/Available channels
4776
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/IOTypeSel1/Value
4784
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/Memory1/X0
4792
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/IOTypeSel_LoadIn/LoadIn port width [1..250]
4904
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/IOTypeSel_LoadIn/Data type
4928
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/Memory/X0
4936
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/rtlab_io_block/Sample Time (s)
5040
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/rtlab_io_block/DataOut Port Number
5064
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/rtlab_io_block/numchan-internal
5088
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/rtlab_io_block/Available channels
5112
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/IOTypeSel1/Value
5120
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/Memory1/X0
5128
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/IOTypeSel_LoadIn/LoadIn port width [1..250]
5240
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/IOTypeSel_LoadIn/Data type
5264
F64
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/Memory/X0
5272
F64
1
SM_eHS/source_and_gates/Step/Time
5744
F64
1
SM_eHS/source_and_gates/Step/Before
5752
F64
1
SM_eHS/source_and_gates/Step/After
5760
F64
1
SM_eHS/source_and_gates/Switch/Threshold
6320
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/c_solver_rte1/EventGen_eHS_1/Controller Name
6536
F64
6
SM_eHS/eHSx64 Gen3 CommBlk/c_solver_rte1/EventGen_eHS_1/DataIn port number
6600
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/c_solver_rte1/EventGen_eHS_1/Size
6640
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/c_solver_rte1/EventGen_eHS_1/Number of channels
6664
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/c_solver_rte1/EventGen_eHS_1/numwidth - internal
6688
F64
1
SM_eHS/eHSx64 Gen3 CommBlk/c_solver_rte1/EventGen_eHS_1/Time unit
6712
F64
1
SM_eHS/source_and_gates/Constant1/Value
6720
F64
1
SM_eHS/source_and_gates/Constant2/Value
6728
F64
1
SM_eHS/source_and_gates/Constant3/Value
6736
F64
1
SM_eHS/source_and_gates/Constant4/Value
6744
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Unit Delay/InitialCondition
6752
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/avoid division by zero/UpperLimit
6760
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/avoid division by zero/LowerLimit
6768
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Gain/Gain
6776
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Discrete Variable Time Delay/S-Function/MaxDelay
6800
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Discrete Variable Time Delay/S-Function/Ts
6824
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Discrete Variable Time Delay/S-Function/InitialValue
6848
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Discrete Variable Time Delay/S-Function/DFT
6872
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete-Time Integrator/gainval
6880
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete-Time Integrator/InitialCondition
6888
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Constant4/Value
6896
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/First cycle of simulation Id=0.92, Iq=0/Before
6904
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/First cycle of simulation Id=0.92, Iq=0/After
6912
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/D*u(k)/Gain
6920
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/Delay_x1/InitialCondition
6928
F64
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/C*x(k)/C11/Gain
6944
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/Delay_x2/InitialCondition
6952
F64
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/C*x(k)/C12/Gain
6968
F64
1
SM_eHS/source_and_gates/Inverter Control/Unit Delay2/InitialCondition
6976
F64
1
SM_eHS/source_and_gates/Inverter Control/Iq_ref/Value
6984
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/PI/Integrator/gainval
6992
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/PI/Integrator/InitialCondition
7000
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Gain1/Gain
7008
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Integ4/gainval
7016
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Integ4/InitialCondition
7024
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/To avoid division  by zero/UpperLimit
7032
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/To avoid division  by zero/LowerLimit
7040
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Correction subsystem/Unit Delay/InitialCondition
7144
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Constant/Value
7152
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)1/Model/Unit Delay1/InitialCondition
7160
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Gain3/Gain
7168
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Integ4/gainval
7176
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Integ4/InitialCondition
7184
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/To avoid division  by zero/UpperLimit
7192
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/To avoid division  by zero/LowerLimit
7200
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Correction subsystem/Unit Delay/InitialCondition
7304
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Constant/Value
7312
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Mean (Variable Frequency)2/Model/Unit Delay1/InitialCondition
7320
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Fundamental (PLL-Driven)/Rad->Deg./Gain
7328
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/to-rad/Gain
7336
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/Rff /Gain
7344
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/Lff  /Gain
7352
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/Rff/Gain
7360
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/Lff/Gain
7368
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/Saturation/UpperLimit
7376
F64
1
SM_eHS/source_and_gates/Inverter Control/Current Regulator/Saturation/LowerLimit
7384
F64
1
SM_eHS/source_and_gates/Inverter Control/MPPT  Parameters/Iph_1/Value
7392
F64
1
SM_eHS/source_and_gates/Inverter Control/MPPT  Parameters/Iph_2/Value
7400
F64
1
SM_eHS/source_and_gates/MPPT_On/Value
7408
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Mean/Model/Integ4/gainval
7416
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Mean/Model/Integ4/InitialCondition
7424
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Mean/Model/K1/Value
7432
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Mean/Model/Unit Delay/InitialCondition
7536
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Mean/Model/K2/Value
7544
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Mean/Model/Unit Delay1/InitialCondition
7552
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/Integ4/gainval
7560
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/Integ4/InitialCondition
7568
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/To avoid division  by zero/UpperLimit
7576
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/To avoid division  by zero/LowerLimit
7584
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/Correction subsystem/Unit Delay/InitialCondition
7688
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/Constant/Value
7696
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Mean (Variable Frequency)/Model/Unit Delay1/InitialCondition
7704
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete/Discrete Derivative /Denominator
7712
F64
2
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete/Discrete Derivative /InitialStates
7728
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete/Discrete-Time Integrator/gainval
7736
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete/Discrete-Time Integrator/UpperSaturationLimit
7744
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete/Discrete-Time Integrator/LowerSaturationLimit
7752
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete/Saturation1/UpperLimit
7760
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Discrete/Saturation1/LowerLimit
7768
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Gain10/Gain
7776
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Rate Limiter/RisingSlewLimit
7784
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Rate Limiter/FallingSlewLimit
7792
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Rate Limiter/InitialCondition
7800
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/Delay_x1/InitialCondition
7808
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/A*k(k-1)/A11/Gain
7816
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/Delay_x2/InitialCondition
7824
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/A*k(k-1)/A12/Gain
7832
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/A*k(k-1)/A21/Gain
7840
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/A*k(k-1)/A22/Gain
7848
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/B*(u(k)+u(k-1))/B11/Gain
7856
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/B*(u(k)+u(k-1))/B21/Gain
7864
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/D*u(k)/Gain
7872
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/C*x(k)/C11/Gain
7880
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/PLL/Model/Second-Order Filter/Model/C*x(k)/C12/Gain
7888
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/A*k(k-1)/A11/Gain
7896
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/A*k(k-1)/A12/Gain
7904
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/A*k(k-1)/A21/Gain
7912
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/A*k(k-1)/A22/Gain
7920
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/B*(u(k)+u(k-1))/B11/Gain
7928
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Second-Order Filter/Model/B*(u(k)+u(k-1))/B21/Gain
7936
F64
1
SM_eHS/source_and_gates/Inverter Control/PLL & Measurements/Single-Phase dq Transform/Constant1/Value
7944
F64
1
SM_eHS/source_and_gates/Inverter Control/U_ref Generation /Constant2/Value
7952
F64
1
SM_eHS/source_and_gates/Inverter Control/Unit Delay3/InitialCondition
7960
F64
1
SM_eHS/source_and_gates/Inverter Control/U_ref Generation /Gain1/Gain
7968
F64
1
SM_eHS/source_and_gates/Inverter Control/Unit Delay1/InitialCondition
7976
F64
1
SM_eHS/source_and_gates/Inverter Control/VDC Regulator/PI/Integrator/gainval
7984
F64
1
SM_eHS/source_and_gates/Inverter Control/VDC Regulator/PI/Integrator/InitialCondition
7992
F64
1
SM_eHS/source_and_gates/Saturation/UpperLimit
8000
F64
1
SM_eHS/source_and_gates/Saturation/LowerLimit
8008
F64
1
SM_eHS/Constant1/Value
8016
F64
1
SM_eHS/OpCtrl/Controller Name
8112
F64
6
SM_eHS/OpCtrl/Board ID
8176
F64
1
SM_eHS/OpCtrl/Synchronization mode
8200
F64
1
SM_eHS/OpCtrl/Generate External Clock
8224
F64
1
SM_eHS/OpCtrl/Decimation factor
8248
F64
1
SM_eHS/OpCtrl/P6
8272
F64
1
SM_eHS/OpCtrl/Sample Time (s)
8296
F64
1
SM_eHS/OpCtrl/Enable calibration inputsoutputs
8320
F64
1
SM_eHS/OpCtrl/Configuration Number
8344
F64
1
SM_eHS/OpCtrl/loadinport
8368
F64
1
SM_eHS/OpCtrl/Board Type
8392
F64
1
SM_eHS/OpCtrl/Synchronization type
8416
F64
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/default/Value
8424
U32
17
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/addr4/Value
8492
U32
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/addr3/Value
8496
U32
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/addr2/Value
8500
U32
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/addr1/Value
8504
U32
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/addr/Value
8508
U32
1
SM_eHS/eHSx64 Gen3 CommBlk/Saturation/UpperLimit
8512
U32
1
SM_eHS/eHSx64 Gen3 CommBlk/Saturation/LowerLimit
8516
U32
1
SM_eHS/eHSx64 Gen3 CommBlk/sat_scn/UpperLimit
8520
U32
1
SM_eHS/eHSx64 Gen3 CommBlk/sat_scn/LowerLimit
8524
U32
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/blockID/Value
8528
U32
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI/IOTypeSel/Value
8532
U32
1
SM_eHS/From Digital Inputs (Pulse-Width Analyzers)/Selectable DI1/IOTypeSel/Value
8536
U32
1
SM_eHS/eHSx64 Gen3 CommBlk/load_config1/Value
8540
U32
10
SM_eHS/eHSx64 Gen3 CommBlk/shift_2bits/Gain
8580
F32
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format2/Constant/Value
8584
Boolean
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format/Constant/Value
8585
Boolean
1
SM_eHS/To Analog Outputs/Aout_Mapping&Adjustments/Rescale to  Fixed-Pt  format1/Constant/Value
8586
Boolean
1
