

================================================================
== Vitis HLS Report for 'dense_Pipeline_dense_for_flat'
================================================================
* Date:           Wed Apr 19 17:49:59 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.892 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1974|     1974|  19.740 us|  19.740 us|  1974|  1974|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dense_for_flat  |     1972|     1972|        23|         10|         10|   196|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      32|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    5|     449|     371|    -|
|Memory           |       40|    -|       0|       0|    -|
|Multiplexer      |        -|    -|       -|     355|    -|
|Register         |        -|    -|    1081|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |       40|    5|    1530|     758|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        5|   ~0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U305  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  306|  231|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U306   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|  140|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|   5|  449|  371|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |                           Module                           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |dense_weights_16_U  |dense_Pipeline_dense_for_flat_dense_weights_16_ROM_AUTO_1R  |        4|  0|   0|    0|  1568|   32|     1|        50176|
    |dense_weights_23_U  |dense_Pipeline_dense_for_flat_dense_weights_23_ROM_AUTO_1R  |        4|  0|   0|    0|  1568|   32|     1|        50176|
    |dense_weights_30_U  |dense_Pipeline_dense_for_flat_dense_weights_30_ROM_AUTO_1R  |        4|  0|   0|    0|  1568|   32|     1|        50176|
    |dense_weights_37_U  |dense_Pipeline_dense_for_flat_dense_weights_37_ROM_AUTO_1R  |        4|  0|   0|    0|  1568|   32|     1|        50176|
    |dense_weights_44_U  |dense_Pipeline_dense_for_flat_dense_weights_44_ROM_AUTO_1R  |        4|  0|   0|    0|  1568|   32|     1|        50176|
    |dense_weights_51_U  |dense_Pipeline_dense_for_flat_dense_weights_51_ROM_AUTO_1R  |        4|  0|   0|    0|  1568|   32|     1|        50176|
    |dense_weights_58_U  |dense_Pipeline_dense_for_flat_dense_weights_58_ROM_AUTO_1R  |        4|  0|   0|    0|  1568|   32|     1|        50176|
    |dense_weights_65_U  |dense_Pipeline_dense_for_flat_dense_weights_65_ROM_AUTO_1R  |        4|  0|   0|    0|  1568|   32|     1|        50176|
    |dense_weights_72_U  |dense_Pipeline_dense_for_flat_dense_weights_72_ROM_AUTO_1R  |        4|  0|   0|    0|  1568|   32|     1|        50176|
    |dense_weights_U     |dense_Pipeline_dense_for_flat_dense_weights_ROM_AUTO_1R     |        4|  0|   0|    0|  1568|   32|     1|        50176|
    +--------------------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                                                            |       40|  0|   0|    0| 15680|  320|    10|       501760|
    +--------------------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln49_fu_484_p2                |         +|   0|  0|  15|           8|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln49_fu_478_p2               |      icmp|   0|  0|  11|           8|           7|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  32|          19|          12|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |add75_fu_98                       |   9|          2|   32|         64|
    |add7_16_fu_102                    |   9|          2|   32|         64|
    |add7_27_fu_106                    |   9|          2|   32|         64|
    |add7_38_fu_110                    |   9|          2|   32|         64|
    |add7_49_fu_114                    |   9|          2|   32|         64|
    |add7_510_fu_118                   |   9|          2|   32|         64|
    |add7_611_fu_122                   |   9|          2|   32|         64|
    |add7_712_fu_126                   |   9|          2|   32|         64|
    |add7_813_fu_130                   |   9|          2|   32|         64|
    |add7_914_fu_134                   |   9|          2|   32|         64|
    |ap_NS_fsm                         |  45|         11|    1|         11|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                |   9|          2|    8|         16|
    |flat_to_dense_streams_0_blk_n     |   9|          2|    1|          2|
    |grp_fu_408_p0                     |  45|         11|   32|        352|
    |grp_fu_408_p1                     |  45|         11|   32|        352|
    |grp_fu_412_p0                     |  45|         11|   32|        352|
    |grp_fu_412_p1                     |  13|          3|   32|         96|
    |index_fu_138                      |   9|          2|    8|         16|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 355|         83|  471|       1847|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add75_fu_98                           |  32|   0|   32|          0|
    |add7_16_fu_102                        |  32|   0|   32|          0|
    |add7_27_fu_106                        |  32|   0|   32|          0|
    |add7_38_fu_110                        |  32|   0|   32|          0|
    |add7_49_fu_114                        |  32|   0|   32|          0|
    |add7_510_fu_118                       |  32|   0|   32|          0|
    |add7_611_fu_122                       |  32|   0|   32|          0|
    |add7_712_fu_126                       |  32|   0|   32|          0|
    |add7_813_fu_130                       |  32|   0|   32|          0|
    |add7_914_fu_134                       |  32|   0|   32|          0|
    |ap_CS_fsm                             |  10|   0|   10|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |dense_weights_16_load_reg_829         |  32|   0|   32|          0|
    |dense_weights_23_load_reg_824         |  32|   0|   32|          0|
    |dense_weights_30_load_reg_819         |  32|   0|   32|          0|
    |dense_weights_37_load_reg_814         |  32|   0|   32|          0|
    |dense_weights_44_load_reg_809         |  32|   0|   32|          0|
    |dense_weights_51_load_reg_804         |  32|   0|   32|          0|
    |dense_weights_58_load_reg_799         |  32|   0|   32|          0|
    |dense_weights_65_load_reg_794         |  32|   0|   32|          0|
    |dense_weights_72_load_reg_789         |  32|   0|   32|          0|
    |dense_weights_load_reg_834            |  32|   0|   32|          0|
    |flat_to_dense_streams_0_read_reg_784  |  32|   0|   32|          0|
    |icmp_ln49_reg_730                     |   1|   0|    1|          0|
    |icmp_ln49_reg_730_pp0_iter1_reg       |   1|   0|    1|          0|
    |index_fu_138                          |   8|   0|    8|          0|
    |mul4_1_reg_854                        |  32|   0|   32|          0|
    |mul4_2_reg_864                        |  32|   0|   32|          0|
    |mul4_3_reg_874                        |  32|   0|   32|          0|
    |mul4_4_reg_884                        |  32|   0|   32|          0|
    |mul4_5_reg_894                        |  32|   0|   32|          0|
    |mul4_6_reg_904                        |  32|   0|   32|          0|
    |mul4_7_reg_914                        |  32|   0|   32|          0|
    |mul4_8_reg_924                        |  32|   0|   32|          0|
    |mul4_9_reg_934                        |  32|   0|   32|          0|
    |mul4_reg_844                          |  32|   0|   32|          0|
    |reg_416                               |  32|   0|   32|          0|
    |tmp_reg_839                           |  32|   0|   32|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |1081|   0| 1081|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  dense_Pipeline_dense_for_flat|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  dense_Pipeline_dense_for_flat|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  dense_Pipeline_dense_for_flat|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  dense_Pipeline_dense_for_flat|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  dense_Pipeline_dense_for_flat|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  dense_Pipeline_dense_for_flat|  return value|
|dense_array_load_72              |   in|   32|     ap_none|            dense_array_load_72|        scalar|
|dense_array_load_71              |   in|   32|     ap_none|            dense_array_load_71|        scalar|
|dense_array_load_70              |   in|   32|     ap_none|            dense_array_load_70|        scalar|
|dense_array_load_69              |   in|   32|     ap_none|            dense_array_load_69|        scalar|
|dense_array_load_68              |   in|   32|     ap_none|            dense_array_load_68|        scalar|
|dense_array_load_67              |   in|   32|     ap_none|            dense_array_load_67|        scalar|
|dense_array_load_66              |   in|   32|     ap_none|            dense_array_load_66|        scalar|
|dense_array_load_65              |   in|   32|     ap_none|            dense_array_load_65|        scalar|
|dense_array_load_64              |   in|   32|     ap_none|            dense_array_load_64|        scalar|
|dense_array_load                 |   in|   32|     ap_none|               dense_array_load|        scalar|
|flat_to_dense_streams_0_dout     |   in|   32|     ap_fifo|        flat_to_dense_streams_0|       pointer|
|flat_to_dense_streams_0_empty_n  |   in|    1|     ap_fifo|        flat_to_dense_streams_0|       pointer|
|flat_to_dense_streams_0_read     |  out|    1|     ap_fifo|        flat_to_dense_streams_0|       pointer|
|add7_914_out                     |  out|   32|      ap_vld|                   add7_914_out|       pointer|
|add7_914_out_ap_vld              |  out|    1|      ap_vld|                   add7_914_out|       pointer|
|add7_813_out                     |  out|   32|      ap_vld|                   add7_813_out|       pointer|
|add7_813_out_ap_vld              |  out|    1|      ap_vld|                   add7_813_out|       pointer|
|add7_712_out                     |  out|   32|      ap_vld|                   add7_712_out|       pointer|
|add7_712_out_ap_vld              |  out|    1|      ap_vld|                   add7_712_out|       pointer|
|add7_611_out                     |  out|   32|      ap_vld|                   add7_611_out|       pointer|
|add7_611_out_ap_vld              |  out|    1|      ap_vld|                   add7_611_out|       pointer|
|add7_510_out                     |  out|   32|      ap_vld|                   add7_510_out|       pointer|
|add7_510_out_ap_vld              |  out|    1|      ap_vld|                   add7_510_out|       pointer|
|add7_49_out                      |  out|   32|      ap_vld|                    add7_49_out|       pointer|
|add7_49_out_ap_vld               |  out|    1|      ap_vld|                    add7_49_out|       pointer|
|add7_38_out                      |  out|   32|      ap_vld|                    add7_38_out|       pointer|
|add7_38_out_ap_vld               |  out|    1|      ap_vld|                    add7_38_out|       pointer|
|add7_27_out                      |  out|   32|      ap_vld|                    add7_27_out|       pointer|
|add7_27_out_ap_vld               |  out|    1|      ap_vld|                    add7_27_out|       pointer|
|add7_16_out                      |  out|   32|      ap_vld|                    add7_16_out|       pointer|
|add7_16_out_ap_vld               |  out|    1|      ap_vld|                    add7_16_out|       pointer|
|add75_out                        |  out|   32|      ap_vld|                      add75_out|       pointer|
|add75_out_ap_vld                 |  out|    1|      ap_vld|                      add75_out|       pointer|
+---------------------------------+-----+-----+------------+-------------------------------+--------------+

