{"vcs1":{"timestamp_begin":1740049117.397864617, "rt":4.34, "ut":4.08, "st":0.20}}
{"vcselab":{"timestamp_begin":1740049121.821440638, "rt":0.27, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1740049122.151427327, "rt":0.24, "ut":0.12, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740049117.097417022}
{"VCS_COMP_START_TIME": 1740049117.097417022}
{"VCS_COMP_END_TIME": 1740049122.462142388}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287788}}
{"vcselab": {"peak_mem": 150356}}
