{
  "metadata": {
    "url": "https://en-support.renesas.com/knowledgeBase/20725017",
    "title": "RZ/G2L: PCB design in respect to DRAM",
    "last_updated": "2022-01-11",
    "extracted_at": "2025-03-08T23:44:26.174201"
  },
  "content": {
    "sections": [
      {
        "type": "text",
        "content": "Question:\nIs there a guide about designing the PCB between the RZ/G2L and DRAM?\nAnswer:\nA design guide and verification guide are available. Refer to the following for details. \nPCB design guideline for DDR4/DDR3L\nhttps://www.renesas.com/jp/en/document/gde/rzg2l-rzg2lc-rzv2l-pcb-design-guideline-ddr4ddr3l?language=en&r=1467981\nPCB Verification Guide for DDR memory\nhttps://www.renesas.com/document/gde/rzg2l-pcb-verification-guide-ddr4ddr3l-0?language=en&r=1467981\nFor customers who do not wish to design their own board, mass-production ready partner boards are also available. Please see the following page. \nhttps://www.renesas.com/products/microcontrollers-microprocessors/rz-mpus/rz-partner-solutions#quick-link-2846\nSuitable Products\nRZ/G2L"
      },
      {
        "type": "text",
        "content": "Is there a guide about designing the PCB between the RZ/G2L and DRAM?"
      },
      {
        "type": "text",
        "content": "Is there a guide about designing the PCB between the RZ/G2L and DRAM?"
      },
      {
        "type": "text",
        "content": "Answer:\nA design guide and verification guide are available. Refer to the following for details. \nPCB design guideline for DDR4/DDR3L\nhttps://www.renesas.com/jp/en/document/gde/rzg2l-rzg2lc-rzv2l-pcb-design-guideline-ddr4ddr3l?language=en&r=1467981\nPCB Verification Guide for DDR memory\nhttps://www.renesas.com/document/gde/rzg2l-pcb-verification-guide-ddr4ddr3l-0?language=en&r=1467981\nFor customers who do not wish to design their own board, mass-production ready partner boards are also available. Please see the following page. \nhttps://www.renesas.com/products/microcontrollers-microprocessors/rz-mpus/rz-partner-solutions#quick-link-2846\nSuitable Products\nRZ/G2L"
      },
      {
        "type": "text",
        "content": "A design guide and verification guide are available. Refer to the following for details. \nPCB design guideline for DDR4/DDR3L\nhttps://www.renesas.com/jp/en/document/gde/rzg2l-rzg2lc-rzv2l-pcb-design-guideline-ddr4ddr3l?language=en&r=1467981\nPCB Verification Guide for DDR memory\nhttps://www.renesas.com/document/gde/rzg2l-pcb-verification-guide-ddr4ddr3l-0?language=en&r=1467981\nFor customers who do not wish to design their own board, mass-production ready partner boards are also available. Please see the following page. \nhttps://www.renesas.com/products/microcontrollers-microprocessors/rz-mpus/rz-partner-solutions#quick-link-2846"
      },
      {
        "type": "text",
        "content": "A design guide and verification guide are available. Refer to the following for details."
      },
      {
        "type": "text",
        "content": "PCB design guideline for DDR4/DDR3L\nhttps://www.renesas.com/jp/en/document/gde/rzg2l-rzg2lc-rzv2l-pcb-design-guideline-ddr4ddr3l?language=en&r=1467981"
      },
      {
        "type": "text",
        "content": "PCB Verification Guide for DDR memory\nhttps://www.renesas.com/document/gde/rzg2l-pcb-verification-guide-ddr4ddr3l-0?language=en&r=1467981"
      },
      {
        "type": "text",
        "content": "For customers who do not wish to design their own board, mass-production ready partner boards are also available. Please see the following page. \nhttps://www.renesas.com/products/microcontrollers-microprocessors/rz-mpus/rz-partner-solutions#quick-link-2846"
      },
      {
        "type": "text",
        "content": "Suitable Products\nRZ/G2L"
      },
      {
        "type": "text",
        "content": "Go to Japanese Go to Chinese"
      },
      {
        "type": "text",
        "content": "Go to Japanese"
      },
      {
        "type": "text",
        "content": "Go to Chinese"
      }
    ],
    "images": [],
    "tables": [
      {
        "headers": [],
        "rows": [
          [
            "RZ/G2L"
          ]
        ]
      }
    ],
    "pdfs": [],
    "downloads": [],
    "related_products": [
      "RZ/G2L"
    ],
    "links": [
      {
        "text": "https://www.renesas.com/jp/en/document/gde/rzg2l-rzg2lc-rzv2l-pcb-design-guideline-ddr4ddr3l?language=en&r=1467981",
        "url": "https://www.renesas.com/jp/en/document/gde/rzg2l-rzg2lc-rzv2l-pcb-design-guideline-ddr4ddr3l?language=en&r=1467981"
      },
      {
        "text": "https://www.renesas.com/document/gde/rzg2l-pcb-verification-guide-ddr4ddr3l-0?language=en&r=1467981",
        "url": "https://www.renesas.com/document/gde/rzg2l-pcb-verification-guide-ddr4ddr3l-0?language=en&r=1467981"
      },
      {
        "text": "https://www.renesas.com/products/microcontrollers-microprocessors/rz-mpus/rz-partner-solutions#quick-link-2846",
        "url": "https://www.renesas.com/products/microcontrollers-microprocessors/rz-mpus/rz-partner-solutions#quick-link-2846"
      },
      {
        "text": "Go to Japanese",
        "url": "https://ja-support.renesas.com/knowledgeBase/20725010"
      },
      {
        "text": "Go to Chinese",
        "url": "https://zh-support.renesas.com/knowledgeBase/20725023"
      }
    ]
  }
}