

================================================================
== Synthesis Summary Report of 'basic_loops'
================================================================
+ General Information: 
    * Date:           Mon Oct 13 15:50:43 2025
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        basic_loops
    * Solution:       hls_component (Vivado IP Flow Target)
    * Product family: aartix7
    * Target device:  xa7a100t-csg324-2I
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------+------+--------+---------+-----------+----------+---------+------+----------+------+----+----------+----------+-----+
    |    Modules    | Issue|        |       Latency       | Iteration|         | Trip |          |      |    |          |          |     |
    |    & Loops    | Type |  Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT   | URAM|
    +---------------+------+--------+---------+-----------+----------+---------+------+----------+------+----+----------+----------+-----+
    |+ basic_loops  |     -|  725.14|       12|  1.200e+04|         -|       10|     -|    rewind|     -|   -|  20 (~0%)|  94 (~0%)|    -|
    | o LOOP_1      |     -|  730.00|       10|  1.000e+04|         2|        1|    10|       yes|     -|   -|         -|         -|    -|
    +---------------+------+--------+---------+-----------+----------+---------+------+----------+------+----+----------+----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+-----------+----------+
| Port       | Direction | Bitwidth |
+------------+-----------+----------+
| A_address0 | out       | 4        |
| A_q0       | in        | 8        |
+------------+-----------+----------+

* Other Ports
+-----------+-----------+----------+
| Port      | Direction | Bitwidth |
+-----------+-----------+----------+
| ap_return | out       | 13       |
+-----------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+------------+
| Argument | Direction | Datatype   |
+----------+-----------+------------+
| A        | in        | ap_int<8>* |
| return   | out       | ap_int<13> |
+----------+-----------+------------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_q0         | port    |          |
| return   | ap_return    | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------+-----+--------+-----------+-------+--------+---------+
| Name                  | DSP | Pragma | Variable  | Op    | Impl   | Latency |
+-----------------------+-----+--------+-----------+-------+--------+---------+
| + basic_loops         | 0   |        |           |       |        |         |
|   out_accum_fu_105_p2 |     |        | out_accum | add   | fabric | 0       |
|   x_fu_81_p2          |     |        | x         | add   | fabric | 0       |
|   icmp_ln27_fu_87_p2  |     |        | icmp_ln27 | seteq | auto   | 0       |
+-----------------------+-----+--------+-----------+-------+--------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

