#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jan  1 11:53:32 2021
# Process ID: 8340
# Current directory: D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13964 D:\thirdyear\hardwareSysthesis\gitVersion\HardwareSynthesisDesign\HardwareSynthesisDesign.xpr
# Log file: D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/vivado.log
# Journal file: D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/rtls/sign_extend.v] -no_script -reset -force -quiet
remove_files  D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/rtls/sign_extend.v
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.Coe_File {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/test_independent_coe/DataMoveInstTest/obj/inst_ram.coe}] [get_ips inst_ram]
generate_target all [get_files  D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/ip/inst_ram/inst_ram.xci]
export_ip_user_files -of_objects [get_files D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/ip/inst_ram/inst_ram.xci] -directory D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files/sim_scripts -ip_user_files_dir D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files -ipstatic_source_dir D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/modelsim} {questa=D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/questa} {riviera=D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/riviera} {activehdl=D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/test_independent_coe/DataMoveInstTest/obj/data_ram.coe}] [get_ips data_ram]
generate_target all [get_files  D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/ip/data_ram/data_ram.xci]
export_ip_user_files -of_objects [get_files D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/ip/data_ram/data_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/ip/data_ram/data_ram.xci] -directory D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files/sim_scripts -ip_user_files_dir D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files -ipstatic_source_dir D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/modelsim} {questa=D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/questa} {riviera=D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/riviera} {activehdl=D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
update_compile_order -fileset sources_1
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
add_files -norecurse D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/hilo_reg.v
update_compile_order -fileset sources_1
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/resultW}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/hilo_out}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/hi}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/lo}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/HiorLoW}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/WriteHiLoW}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/WriteHiLoW}} 
save_wave_config {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg}
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/WriteHiLoW}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/WriteHiLoW}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/WriteHiLoW}} 
save_wave_config {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
save_wave_config {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
save_wave_config {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/DataMoveW}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/resultW_tmp}} 
save_wave_config {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
save_wave_config {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
save_wave_config {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
set_property -dict [list CONFIG.Coe_File {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/test_independent_coe/j_BTest/Test1/obj/inst_ram.coe}] [get_ips inst_ram]
generate_target all [get_files  D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/ip/inst_ram/inst_ram.xci]
export_ip_user_files -of_objects [get_files D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/ip/inst_ram/inst_ram.xci] -directory D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files/sim_scripts -ip_user_files_dir D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files -ipstatic_source_dir D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/modelsim} {questa=D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/questa} {riviera=D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/riviera} {activehdl=D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/test_independent_coe/j_BTest/Test1/obj/data_ram.coe}] [get_ips data_ram]
generate_target all [get_files  D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/ip/data_ram/data_ram.xci]
export_ip_user_files -of_objects [get_files D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/ip/data_ram/data_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/ip/data_ram/data_ram.xci] -directory D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files/sim_scripts -ip_user_files_dir D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files -ipstatic_source_dir D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/modelsim} {questa=D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/questa} {riviera=D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/riviera} {activehdl=D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
save_wave_config {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
close [ open D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/multiplier.v w ]
add_files D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/multiplier.v
update_compile_order -fileset sources_1
create_ip -name mult_gen -vendor xilinx.com -library ip -version 12.0 -module_name mult_gen_0 -dir d:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/ip
set_property -dict [list CONFIG.PortAWidth {32} CONFIG.PortBWidth {32} CONFIG.OutputWidthHigh {63}] [get_ips mult_gen_0]
generate_target {instantiation_template} [get_files d:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
set_property generate_synth_checkpoint false [get_files  d:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
generate_target all [get_files  d:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci]
export_ip_user_files -of_objects [get_files d:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files d:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/ip/mult_gen_0/mult_gen_0.xci] -directory D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files/sim_scripts -ip_user_files_dir D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files -ipstatic_source_dir D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/modelsim} {questa=D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/questa} {riviera=D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/riviera} {activehdl=D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
close_sim
launch_simulation
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/alu_result}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/alu_result_tmp}} 
save_wave_config {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
launch_simulation
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/pc_plus8E}} 
save_wave_config {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/jrD}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/jalE}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/jalrE}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/balE}} 
save_wave_config {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
save_wave_config {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg}
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/jumpE}} 
save_wave_config {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
launch_simulation
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/c/jrD}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/c/u1/jr}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/instrD}} 
save_wave_config {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
launch_simulation
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/pc_next_jump}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/pc_next_jump_tmp}} 
save_wave_config {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/pc}} 
save_wave_config {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/rd1D}} 
save_wave_config {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg}
save_wave_config {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/jrD}} 
save_wave_config {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
save_wave_config {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/aluoutW}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/ReadDataW}} 
save_wave_config {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/aluoutM}} 
save_wave_config {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg}
save_wave_config {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
save_wave_config {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/writeregE}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/writeregEtmp}} 
save_wave_config {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
update_compile_order -fileset sources_1
close_sim
set_property -dict [list CONFIG.Coe_File {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/test_independent_coe/j_BTest/Test2/obj/inst_ram.coe}] [get_ips inst_ram]
generate_target all [get_files  D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/ip/inst_ram/inst_ram.xci]
export_ip_user_files -of_objects [get_files D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/ip/inst_ram/inst_ram.xci] -directory D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files/sim_scripts -ip_user_files_dir D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files -ipstatic_source_dir D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/modelsim} {questa=D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/questa} {riviera=D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/riviera} {activehdl=D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.Coe_File {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/test_independent_coe/j_BTest/Test2/obj/data_ram.coe}] [get_ips data_ram]
generate_target all [get_files  D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/ip/data_ram/data_ram.xci]
export_ip_user_files -of_objects [get_files D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/ip/data_ram/data_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/ip/data_ram/data_ram.xci] -directory D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files/sim_scripts -ip_user_files_dir D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files -ipstatic_source_dir D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/modelsim} {questa=D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/questa} {riviera=D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/riviera} {activehdl=D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/RsE}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/writeregM}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/regwriteM}} 
save_wave_config {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg}
set_property -dict [list CONFIG.Coe_File {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/test_independent_coe/j_BTest/Test1/obj/inst_ram.coe}] [get_ips inst_ram]
generate_target all [get_files  D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/ip/inst_ram/inst_ram.xci]
export_ip_user_files -of_objects [get_files D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/ip/inst_ram/inst_ram.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/ip/inst_ram/inst_ram.xci] -directory D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files/sim_scripts -ip_user_files_dir D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files -ipstatic_source_dir D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/modelsim} {questa=D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/questa} {riviera=D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/riviera} {activehdl=D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
save_wave_config {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
save_wave_config {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/jalE}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/balE}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/jalrE}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/RdE}} 
save_wave_config {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
save_wave_config {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/pc_next}} 
save_wave_config {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/instr_sl2}} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/instr_sl2}} 
save_wave_config {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/test/u/dp/instrD}} 
save_wave_config {D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/testbench_behav.wcfg
source testbench.tcl
