Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Dec  6 03:08:45 2023
| Host         : DESKTOP-917RS0J running 64-bit major release  (build 9200)
| Command      : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
| Design       : top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 2          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT pg/r_dig0[3]_i_2 is driving clock pin of 16 cells. This could lead to large hold time violations. First few involved cells are:
    gs/r_dig0_reg[0] {FDCE}
    gs/r_dig0_reg[1] {FDCE}
    gs/r_dig0_reg[2] {FDCE}
    gs/r_dig0_reg[3] {FDCE}
    gs/r_dig1_reg[0] {FDCE}
    gs/r_dig1_reg[1] {FDCE}
    gs/r_dig1_reg[2] {FDCE}
    gs/r_dig1_reg[3] {FDCE}
    gs/r_dig2_reg[0] {FDCE}

Related violations: <none>

PLHOLDVIO-2#2 Warning
Non-Optimal connections which could lead to hold violations  
A LUT vga/h_count_next[9]_i_2 is driving clock pin of 20 cells. This could lead to large hold time violations. First few involved cells are:
    vga/h_count_next_reg[0] {FDCE}
    vga/h_count_next_reg[1] {FDCE}
    vga/h_count_next_reg[2] {FDCE}
    vga/h_count_next_reg[3] {FDCE}
    vga/h_count_next_reg[4] {FDCE}
    vga/h_count_next_reg[5] {FDCE}
    vga/h_count_next_reg[6] {FDCE}
    vga/h_count_next_reg[7] {FDCE}
    vga/h_count_next_reg[8] {FDCE}

Related violations: <none>


