/*===========================================================================*/
/* Copyright (C) 2001 Authors                                                */
/*                                                                           */
/* This source file may be used and distributed without restriction provided */
/* that this copyright statement is not removed from the file and that any   */
/* derivative work contains the original copyright notice and the associated */
/* disclaimer.                                                               */
/*                                                                           */
/* This source file is free software; you can redistribute it and/or modify  */
/* it under the terms of the GNU Lesser General Public License as published  */
/* by the Free Software Foundation; either version 2.1 of the License, or    */
/* (at your option) any later version.                                       */
/*                                                                           */
/* This source is distributed in the hope that it will be useful, but WITHOUT*/
/* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or     */
/* FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public       */
/* License for more details.                                                 */
/*                                                                           */
/* You should have received a copy of the GNU Lesser General Public License  */
/* along with this source; if not, write to the Free Software Foundation,    */
/* Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA        */
/*                                                                           */
/*===========================================================================*/
/*                            DEBUG INTERFACE:  I2C                         */
/*---------------------------------------------------------------------------*/
/* Test the I2C debug interface:                                            */
/*                        - Check synchronization of the serial              */
/*                          debug interface input.                           */
/*                                                                           */
/* Author(s):                                                                */
/*             - Olivier Girard,    olgirard@gmail.com                       */
/*                                                                           */
/*---------------------------------------------------------------------------*/
/* $Rev: 95 $                                                                */
/* $LastChangedBy: olivier.girard $                                          */
/* $LastChangedDate: 2011-02-24 21:37:57 +0100 (Thu, 24 Feb 2011) $          */
/*===========================================================================*/

`define VERY_LONG_TIMEOUT

integer    ii;
reg [15:0] jj;
integer    kk;

initial
   begin
      $display(" ===============================================");
      $display("|                 START SIMULATION              |");
      $display(" ===============================================");
`ifdef DBG_EN
`ifdef DBG_I2C
      #1 dbg_en = 1;
      repeat(30) @(posedge mclk);
      stimulus_done = 0;

      // Enable metastablity emulation for the SCL and SDA master path
      dbg_scl_master_meta     = 1'b1;
      dbg_sda_master_out_meta = 1'b1;

      //--------------------------------------------------------
      // TRY VARIOUS SERIAL DEBUG INTERFACE TRANSFER
      // WITH DIFFERENT BAUD-RATES
      //--------------------------------------------------------

      for ( ii=0; ii < 200; ii=ii+1)
	begin
	   #1 reset_n = 0;
	   repeat(1) @(posedge mclk);
 	   #1 reset_n = 1;
	   repeat(10) @(posedge mclk);

	   I2C_PERIOD = 600 + 1*ii;
	   $display("Synchronisation test for DBG_I2C_PERIOD = %5d ns  /  ii = %-d", I2C_PERIOD, ii);


	   // READ CPU_ID
	   dbg_i2c_rd(CPU_ID_LO);
	   if (dbg_i2c_buf !== dbg_cpu_id[15:0])
	     begin
		$display("CPU_ID_LO: read = 0x%-4h / expected = 0x%-4h", dbg_i2c_buf, dbg_cpu_id[15:0]);
		tb_error("====== CPU_ID_LO incorrect (test 1) =====");
		force_end_of_sim;
	     end
	   dbg_i2c_rd(CPU_ID_HI);
	   if (dbg_i2c_buf !== dbg_cpu_id[31:16])
	     begin
		$display("CPU_ID_HI: read = 0x%-4h / expected = 0x%-4h", dbg_i2c_buf, dbg_cpu_id[31:16]);
		tb_error("====== CPU_ID_HI incorrect (test 1) =====");
		force_end_of_sim;
	     end

	   //-----------------------------------
	   // MAKE SOME READ/WRITE ACCESS
	   //-----------------------------------

	   for ( kk=0; kk < 10; kk=kk+1)
	     begin

		jj = 'h4328;
		dbg_i2c_wr(MEM_DATA,  16'h5555);
		dbg_i2c_rd(MEM_DATA);
		if (dbg_i2c_buf !== 16'h5555)
		  begin
		     $display("DMEM_DATA: read = 0x%-4h / expected = 0x5555", dbg_i2c_buf);
		     tb_error("====== MEM_DATA incorrect (test 1) =====");
		     force_end_of_sim;
		  end

		jj = 'h3280;
		dbg_i2c_wr(MEM_DATA,  16'haaaa);
		dbg_i2c_rd(MEM_DATA);
		if (dbg_i2c_buf !== 16'haaaa)
		  begin
		     $display("DMEM_DATA: read = 0x%-4h / expected = 0xaaaa", dbg_i2c_buf);
		     tb_error("====== MEM_DATA incorrect (test 2) =====");
		     force_end_of_sim;
		  end
	     end
	end


      //--------------------------------------------------------
      // END OF TEST
      //--------------------------------------------------------

      #1 reset_n = 0;
      repeat(1) @(posedge mclk);
      #1 reset_n = 1;
      repeat(10) @(posedge mclk);

      I2C_PERIOD = 600;
      $display("Synchronisation test for DBG_I2C_PERIOD = %5d ns  /  ii = %-d", I2C_PERIOD, ii);

      // Let the CPU run
      dbg_i2c_wr(CPU_CTL,  16'h0002);

      // Generate an IRQ
      wkup[0]         = 1'b1;
      @(negedge mclk);
      irq[`IRQ_NR-16] = 1'b1;
      @(negedge irq_acc[`IRQ_NR-16])
      @(negedge mclk);
      wkup[0]         = 1'b0;
      irq[`IRQ_NR-16] = 1'b0;

      repeat(10) @(posedge mclk);

      stimulus_done = 1;
`else

       tb_skip_finish("|   (serial debug interface I2C not included)   |");
`endif
`else
       tb_skip_finish("|      (serial debug interface not included)    |");
`endif
   end

   task force_end_of_sim;
      begin
	 repeat(10) @(posedge mclk);
	 $display(" ===============================================");
	 $display("|               SIMULATION FAILED               |");
	 $display("|     (some verilog stimulus checks failed)     |");
	 $display(" ===============================================");
         $display("");
         tb_extra_report;
	 $finish;
      end
   endtask
