

================================================================
== Vivado HLS Report for 'pi'
================================================================
* Date:           Fri May  8 13:15:15 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        picnic1
* Solution:       sing_open
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.579 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      372|      372| 3.720 us | 3.720 us |  372|  372|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1       |       60|       60|        12|          -|          -|     5|    no    |
        | + pi_label17  |       10|       10|         2|          -|          -|     5|    no    |
        |- Loop 2       |      310|      310|        62|          -|          -|     5|    no    |
        | + pi_label18  |       60|       60|        12|          -|          -|     5|    no    |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 2 
4 --> 3 
5 --> 6 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 18 [1/1] (2.77ns)   --->   "%tempA = alloca [25 x i64], align 16" [sha3/KeccakP-1600-reference.c:359]   --->   Operation 18 'alloca' 'tempA' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 19 [1/1] (1.35ns)   --->   "br label %.loopexit" [sha3/KeccakP-1600-reference.c:361]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%x_0 = phi i3 [ 0, %0 ], [ %x, %.loopexit.loopexit ]"   --->   Operation 20 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.00ns)   --->   "%icmp_ln361 = icmp eq i3 %x_0, -3" [sha3/KeccakP-1600-reference.c:361]   --->   Operation 21 'icmp' 'icmp_ln361' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.34ns)   --->   "%x = add i3 %x_0, 1" [sha3/KeccakP-1600-reference.c:361]   --->   Operation 23 'add' 'x' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln361, label %.preheader1.preheader, label %.preheader2.preheader" [sha3/KeccakP-1600-reference.c:361]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln362_1 = zext i3 %x_0 to i4" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 25 'zext' 'zext_ln362_1' <Predicate = (!icmp_ln361)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.35ns)   --->   "br label %.preheader2" [sha3/KeccakP-1600-reference.c:361]   --->   Operation 26 'br' <Predicate = (!icmp_ln361)> <Delay = 1.35>
ST_2 : Operation 27 [1/1] (1.35ns)   --->   "br label %.preheader1" [sha3/KeccakP-1600-reference.c:363]   --->   Operation 27 'br' <Predicate = (icmp_ln361)> <Delay = 1.35>

State 3 <SV = 2> <Delay = 5.66>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%y_0 = phi i3 [ %y, %hls_label_2 ], [ 0, %.preheader2.preheader ]"   --->   Operation 28 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.00ns)   --->   "%icmp_ln361_1 = icmp eq i3 %y_0, -3" [sha3/KeccakP-1600-reference.c:361]   --->   Operation 29 'icmp' 'icmp_ln361_1' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_145 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 30 'speclooptripcount' 'empty_145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.34ns)   --->   "%y = add i3 %y_0, 1" [sha3/KeccakP-1600-reference.c:361]   --->   Operation 31 'add' 'y' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln361_1, label %.loopexit.loopexit, label %hls_label_2" [sha3/KeccakP-1600-reference.c:361]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln362_2 = zext i3 %y_0 to i4" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 33 'zext' 'zext_ln362_2' <Predicate = (!icmp_ln361_1)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln3 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %y_0, i2 0)" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 34 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln361_1)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.34ns)   --->   "%add_ln362_1 = add i4 %zext_ln362_1, %zext_ln362_2" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 35 'add' 'add_ln362_1' <Predicate = (!icmp_ln361_1)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln362_3 = zext i4 %add_ln362_1 to i5" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 36 'zext' 'zext_ln362_3' <Predicate = (!icmp_ln361_1)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.54ns)   --->   "%add_ln362 = add i5 %shl_ln3, %zext_ln362_3" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 37 'add' 'add_ln362' <Predicate = (!icmp_ln361_1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln362 = zext i5 %add_ln362 to i64" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 38 'zext' 'zext_ln362' <Predicate = (!icmp_ln361_1)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [25 x i64]* %A, i64 0, i64 %zext_ln362" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 39 'getelementptr' 'A_addr' <Predicate = (!icmp_ln361_1)> <Delay = 0.00>
ST_3 : Operation 40 [2/2] (2.77ns)   --->   "%A_load = load i64* %A_addr, align 8" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 40 'load' 'A_load' <Predicate = (!icmp_ln361_1)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 41 'br' <Predicate = (icmp_ln361_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.54>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str12144)" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 42 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str13145) nounwind" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 43 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/2] (2.77ns)   --->   "%A_load = load i64* %A_addr, align 8" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 44 'load' 'A_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tempA_addr = getelementptr inbounds [25 x i64]* %tempA, i64 0, i64 %zext_ln362" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 45 'getelementptr' 'tempA_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (2.77ns)   --->   "store i64 %A_load, i64* %tempA_addr, align 8" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 46 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty_146 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str12144, i32 %tmp)" [sha3/KeccakP-1600-reference.c:362]   --->   Operation 47 'specregionend' 'empty_146' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br label %.preheader2" [sha3/KeccakP-1600-reference.c:361]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.35>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%x_1 = phi i3 [ %x_5, %.preheader1.loopexit ], [ 0, %.preheader1.preheader ]"   --->   Operation 49 'phi' 'x_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.00ns)   --->   "%icmp_ln363 = icmp eq i3 %x_1, -3" [sha3/KeccakP-1600-reference.c:363]   --->   Operation 50 'icmp' 'icmp_ln363' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%empty_147 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 51 'speclooptripcount' 'empty_147' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.34ns)   --->   "%x_5 = add i3 %x_1, 1" [sha3/KeccakP-1600-reference.c:363]   --->   Operation 52 'add' 'x_5' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln363, label %1, label %.preheader.preheader" [sha3/KeccakP-1600-reference.c:363]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln364_2 = zext i3 %x_1 to i4" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 54 'zext' 'zext_ln364_2' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %x_1, i1 false)" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 55 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln364_3 = zext i4 %shl_ln to i8" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 56 'zext' 'zext_ln364_3' <Predicate = (!icmp_ln363)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.35ns)   --->   "br label %.preheader" [sha3/KeccakP-1600-reference.c:363]   --->   Operation 57 'br' <Predicate = (!icmp_ln363)> <Delay = 1.35>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "ret void" [sha3/KeccakP-1600-reference.c:365]   --->   Operation 58 'ret' <Predicate = (icmp_ln363)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 5.92>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%y_1 = phi i3 [ %y_3, %hls_label_3 ], [ 0, %.preheader.preheader ]"   --->   Operation 59 'phi' 'y_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln363 = zext i3 %y_1 to i6" [sha3/KeccakP-1600-reference.c:363]   --->   Operation 60 'zext' 'zext_ln363' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (1.00ns)   --->   "%icmp_ln363_1 = icmp eq i3 %y_1, -3" [sha3/KeccakP-1600-reference.c:363]   --->   Operation 61 'icmp' 'icmp_ln363_1' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%empty_148 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 62 'speclooptripcount' 'empty_148' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (1.34ns)   --->   "%y_3 = add i3 %y_1, 1" [sha3/KeccakP-1600-reference.c:363]   --->   Operation 63 'add' 'y_3' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "br i1 %icmp_ln363_1, label %.preheader1.loopexit, label %hls_label_3" [sha3/KeccakP-1600-reference.c:363]   --->   Operation 64 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln364_4 = zext i3 %y_1 to i4" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 65 'zext' 'zext_ln364_4' <Predicate = (!icmp_ln363_1)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln364_1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %y_1, i2 0)" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 66 'bitconcatenate' 'shl_ln364_1' <Predicate = (!icmp_ln363_1)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (1.34ns)   --->   "%add_ln364_3 = add i4 %zext_ln364_4, %zext_ln364_2" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 67 'add' 'add_ln364_3' <Predicate = (!icmp_ln363_1)> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln364_5 = zext i4 %add_ln364_3 to i5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 68 'zext' 'zext_ln364_5' <Predicate = (!icmp_ln363_1)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (1.54ns)   --->   "%add_ln364 = add i5 %zext_ln364_5, %shl_ln364_1" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 69 'add' 'add_ln364' <Predicate = (!icmp_ln363_1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln364_6 = zext i5 %shl_ln364_1 to i6" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 70 'zext' 'zext_ln364_6' <Predicate = (!icmp_ln363_1)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (1.54ns)   --->   "%sub_ln364 = sub i6 %zext_ln364_6, %zext_ln363" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 71 'sub' 'sub_ln364' <Predicate = (!icmp_ln363_1)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln364 = sext i6 %sub_ln364 to i8" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 72 'sext' 'sext_ln364' <Predicate = (!icmp_ln363_1)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (1.60ns)   --->   "%add_ln364_1 = add i8 %zext_ln364_3, %sext_ln364" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 73 'add' 'add_ln364_1' <Predicate = (!icmp_ln363_1)> <Delay = 1.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [12/12] (2.76ns)   --->   "%urem_ln364 = urem i8 %add_ln364_1, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 74 'urem' 'urem_ln364' <Predicate = (!icmp_ln363_1)> <Delay = 2.76> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 11> <II = 4> <Delay = 2.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 75 'br' <Predicate = (icmp_ln363_1)> <Delay = 0.00>

State 7 <SV = 4> <Delay = 2.76>
ST_7 : Operation 76 [11/12] (2.76ns)   --->   "%urem_ln364 = urem i8 %add_ln364_1, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 76 'urem' 'urem_ln364' <Predicate = true> <Delay = 2.76> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 11> <II = 4> <Delay = 2.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 5> <Delay = 2.76>
ST_8 : Operation 77 [10/12] (2.76ns)   --->   "%urem_ln364 = urem i8 %add_ln364_1, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 77 'urem' 'urem_ln364' <Predicate = true> <Delay = 2.76> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 11> <II = 4> <Delay = 2.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 2.76>
ST_9 : Operation 78 [9/12] (2.76ns)   --->   "%urem_ln364 = urem i8 %add_ln364_1, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 78 'urem' 'urem_ln364' <Predicate = true> <Delay = 2.76> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 11> <II = 4> <Delay = 2.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 7> <Delay = 2.76>
ST_10 : Operation 79 [8/12] (2.76ns)   --->   "%urem_ln364 = urem i8 %add_ln364_1, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 79 'urem' 'urem_ln364' <Predicate = true> <Delay = 2.76> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 11> <II = 4> <Delay = 2.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 8> <Delay = 2.76>
ST_11 : Operation 80 [7/12] (2.76ns)   --->   "%urem_ln364 = urem i8 %add_ln364_1, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 80 'urem' 'urem_ln364' <Predicate = true> <Delay = 2.76> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 11> <II = 4> <Delay = 2.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 2.76>
ST_12 : Operation 81 [6/12] (2.76ns)   --->   "%urem_ln364 = urem i8 %add_ln364_1, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 81 'urem' 'urem_ln364' <Predicate = true> <Delay = 2.76> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 11> <II = 4> <Delay = 2.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 2.76>
ST_13 : Operation 82 [5/12] (2.76ns)   --->   "%urem_ln364 = urem i8 %add_ln364_1, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 82 'urem' 'urem_ln364' <Predicate = true> <Delay = 2.76> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 11> <II = 4> <Delay = 2.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 2.76>
ST_14 : Operation 83 [4/12] (2.76ns)   --->   "%urem_ln364 = urem i8 %add_ln364_1, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 83 'urem' 'urem_ln364' <Predicate = true> <Delay = 2.76> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 11> <II = 4> <Delay = 2.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 2.76>
ST_15 : Operation 84 [3/12] (2.76ns)   --->   "%urem_ln364 = urem i8 %add_ln364_1, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 84 'urem' 'urem_ln364' <Predicate = true> <Delay = 2.76> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 11> <II = 4> <Delay = 2.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 2.77>
ST_16 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln364 = zext i5 %add_ln364 to i64" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 85 'zext' 'zext_ln364' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 86 [1/1] (0.00ns)   --->   "%tempA_addr_1 = getelementptr inbounds [25 x i64]* %tempA, i64 0, i64 %zext_ln364" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 86 'getelementptr' 'tempA_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 87 [2/2] (2.77ns)   --->   "%tempA_load = load i64* %tempA_addr_1, align 8" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 87 'load' 'tempA_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_16 : Operation 88 [2/12] (2.76ns)   --->   "%urem_ln364 = urem i8 %add_ln364_1, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 88 'urem' 'urem_ln364' <Predicate = true> <Delay = 2.76> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 11> <II = 4> <Delay = 2.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 14> <Delay = 8.57>
ST_17 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str14146)" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 89 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str15147) nounwind" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 90 'specloopname' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 91 [1/2] (2.77ns)   --->   "%tempA_load = load i64* %tempA_addr_1, align 8" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 91 'load' 'tempA_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_17 : Operation 92 [1/12] (2.76ns)   --->   "%urem_ln364 = urem i8 %add_ln364_1, 5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 92 'urem' 'urem_ln364' <Predicate = true> <Delay = 2.76> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 11> <II = 4> <Delay = 2.76> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln364 = trunc i8 %urem_ln364 to i4" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 93 'trunc' 'trunc_ln364' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln364_1 = trunc i8 %urem_ln364 to i3" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 94 'trunc' 'trunc_ln364_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln364_3 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln364_1, i2 0)" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 95 'bitconcatenate' 'shl_ln364_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 96 [1/1] (1.49ns)   --->   "%add_ln364_4 = add i4 %trunc_ln364, %zext_ln364_4" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 96 'add' 'add_ln364_4' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln364_7 = zext i4 %add_ln364_4 to i5" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 97 'zext' 'zext_ln364_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 98 [1/1] (1.54ns)   --->   "%add_ln364_2 = add i5 %zext_ln364_7, %shl_ln364_3" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 98 'add' 'add_ln364_2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln364_1 = zext i5 %add_ln364_2 to i64" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 99 'zext' 'zext_ln364_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 100 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr [25 x i64]* %A, i64 0, i64 %zext_ln364_1" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 100 'getelementptr' 'A_addr_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 101 [1/1] (2.77ns)   --->   "store i64 %tempA_load, i64* %A_addr_2, align 8" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 101 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_17 : Operation 102 [1/1] (0.00ns)   --->   "%empty_149 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str14146, i32 %tmp_s)" [sha3/KeccakP-1600-reference.c:364]   --->   Operation 102 'specregionend' 'empty_149' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 103 [1/1] (0.00ns)   --->   "br label %.preheader" [sha3/KeccakP-1600-reference.c:363]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tempA              (alloca           ) [ 001111111111111111]
br_ln361           (br               ) [ 011110000000000000]
x_0                (phi              ) [ 001000000000000000]
icmp_ln361         (icmp             ) [ 001110000000000000]
empty              (speclooptripcount) [ 000000000000000000]
x                  (add              ) [ 011110000000000000]
br_ln361           (br               ) [ 000000000000000000]
zext_ln362_1       (zext             ) [ 000110000000000000]
br_ln361           (br               ) [ 001110000000000000]
br_ln363           (br               ) [ 001111111111111111]
y_0                (phi              ) [ 000100000000000000]
icmp_ln361_1       (icmp             ) [ 001110000000000000]
empty_145          (speclooptripcount) [ 000000000000000000]
y                  (add              ) [ 001110000000000000]
br_ln361           (br               ) [ 000000000000000000]
zext_ln362_2       (zext             ) [ 000000000000000000]
shl_ln3            (bitconcatenate   ) [ 000000000000000000]
add_ln362_1        (add              ) [ 000000000000000000]
zext_ln362_3       (zext             ) [ 000000000000000000]
add_ln362          (add              ) [ 000000000000000000]
zext_ln362         (zext             ) [ 000010000000000000]
A_addr             (getelementptr    ) [ 000010000000000000]
br_ln0             (br               ) [ 011110000000000000]
tmp                (specregionbegin  ) [ 000000000000000000]
specloopname_ln362 (specloopname     ) [ 000000000000000000]
A_load             (load             ) [ 000000000000000000]
tempA_addr         (getelementptr    ) [ 000000000000000000]
store_ln362        (store            ) [ 000000000000000000]
empty_146          (specregionend    ) [ 000000000000000000]
br_ln361           (br               ) [ 001110000000000000]
x_1                (phi              ) [ 000001000000000000]
icmp_ln363         (icmp             ) [ 000001111111111111]
empty_147          (speclooptripcount) [ 000000000000000000]
x_5                (add              ) [ 001001111111111111]
br_ln363           (br               ) [ 000000000000000000]
zext_ln364_2       (zext             ) [ 000000111111111111]
shl_ln             (bitconcatenate   ) [ 000000000000000000]
zext_ln364_3       (zext             ) [ 000000111111111111]
br_ln363           (br               ) [ 000001111111111111]
ret_ln365          (ret              ) [ 000000000000000000]
y_1                (phi              ) [ 000000100000000000]
zext_ln363         (zext             ) [ 000000000000000000]
icmp_ln363_1       (icmp             ) [ 000001111111111111]
empty_148          (speclooptripcount) [ 000000000000000000]
y_3                (add              ) [ 000001111111111111]
br_ln363           (br               ) [ 000000000000000000]
zext_ln364_4       (zext             ) [ 000000011111111111]
shl_ln364_1        (bitconcatenate   ) [ 000000000000000000]
add_ln364_3        (add              ) [ 000000000000000000]
zext_ln364_5       (zext             ) [ 000000000000000000]
add_ln364          (add              ) [ 000000011111111110]
zext_ln364_6       (zext             ) [ 000000000000000000]
sub_ln364          (sub              ) [ 000000000000000000]
sext_ln364         (sext             ) [ 000000000000000000]
add_ln364_1        (add              ) [ 000000011111111111]
br_ln0             (br               ) [ 001001111111111111]
zext_ln364         (zext             ) [ 000000000000000000]
tempA_addr_1       (getelementptr    ) [ 000000000000000001]
tmp_s              (specregionbegin  ) [ 000000000000000000]
specloopname_ln364 (specloopname     ) [ 000000000000000000]
tempA_load         (load             ) [ 000000000000000000]
urem_ln364         (urem             ) [ 000000000000000000]
trunc_ln364        (trunc            ) [ 000000000000000000]
trunc_ln364_1      (trunc            ) [ 000000000000000000]
shl_ln364_3        (bitconcatenate   ) [ 000000000000000000]
add_ln364_4        (add              ) [ 000000000000000000]
zext_ln364_7       (zext             ) [ 000000000000000000]
add_ln364_2        (add              ) [ 000000000000000000]
zext_ln364_1       (zext             ) [ 000000000000000000]
A_addr_2           (getelementptr    ) [ 000000000000000000]
store_ln364        (store            ) [ 000000000000000000]
empty_149          (specregionend    ) [ 000000000000000000]
br_ln363           (br               ) [ 000001111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12144"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13145"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str14146"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15147"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="tempA_alloca_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tempA/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="A_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="64" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="5" slack="0"/>
<pin id="48" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/3 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="5" slack="0"/>
<pin id="53" dir="0" index="1" bw="64" slack="0"/>
<pin id="54" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="A_load/3 store_ln364/17 "/>
</bind>
</comp>

<comp id="57" class="1004" name="tempA_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="5" slack="1"/>
<pin id="61" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempA_addr/4 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="5" slack="0"/>
<pin id="65" dir="0" index="1" bw="64" slack="0"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln362/4 tempA_load/16 "/>
</bind>
</comp>

<comp id="70" class="1004" name="tempA_addr_1_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="5" slack="0"/>
<pin id="74" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tempA_addr_1/16 "/>
</bind>
</comp>

<comp id="77" class="1004" name="A_addr_2_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="64" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="5" slack="0"/>
<pin id="81" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/17 "/>
</bind>
</comp>

<comp id="86" class="1005" name="x_0_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="3" slack="1"/>
<pin id="88" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="90" class="1004" name="x_0_phi_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="1"/>
<pin id="92" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="3" slack="0"/>
<pin id="94" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/2 "/>
</bind>
</comp>

<comp id="97" class="1005" name="y_0_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="3" slack="1"/>
<pin id="99" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="y_0 (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="y_0_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="3" slack="0"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="1" slack="1"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0/3 "/>
</bind>
</comp>

<comp id="108" class="1005" name="x_1_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="3" slack="1"/>
<pin id="110" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x_1 (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="x_1_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="3" slack="0"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="1" slack="1"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_1/5 "/>
</bind>
</comp>

<comp id="119" class="1005" name="y_1_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="3" slack="1"/>
<pin id="121" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="y_1 (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="y_1_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="3" slack="0"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="1" slack="1"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_1/6 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln361_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="3" slack="0"/>
<pin id="132" dir="0" index="1" bw="3" slack="0"/>
<pin id="133" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln361/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="x_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="3" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="zext_ln362_1_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="3" slack="0"/>
<pin id="144" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln362_1/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln361_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="3" slack="0"/>
<pin id="148" dir="0" index="1" bw="3" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln361_1/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="y_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="3" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln362_2_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="3" slack="0"/>
<pin id="160" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln362_2/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="shl_ln3_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="0"/>
<pin id="164" dir="0" index="1" bw="3" slack="0"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln362_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="3" slack="1"/>
<pin id="172" dir="0" index="1" bw="3" slack="0"/>
<pin id="173" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln362_1/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="zext_ln362_3_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln362_3/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln362_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="0" index="1" bw="4" slack="0"/>
<pin id="182" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln362/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="zext_ln362_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="5" slack="0"/>
<pin id="187" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln362/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="icmp_ln363_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="0"/>
<pin id="192" dir="0" index="1" bw="3" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln363/5 "/>
</bind>
</comp>

<comp id="196" class="1004" name="x_5_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="3" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_5/5 "/>
</bind>
</comp>

<comp id="202" class="1004" name="zext_ln364_2_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="3" slack="0"/>
<pin id="204" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364_2/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="shl_ln_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="4" slack="0"/>
<pin id="208" dir="0" index="1" bw="3" slack="0"/>
<pin id="209" dir="0" index="2" bw="1" slack="0"/>
<pin id="210" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/5 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln364_3_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="0"/>
<pin id="216" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364_3/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln363_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="3" slack="0"/>
<pin id="220" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln363/6 "/>
</bind>
</comp>

<comp id="222" class="1004" name="icmp_ln363_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="3" slack="0"/>
<pin id="224" dir="0" index="1" bw="3" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln363_1/6 "/>
</bind>
</comp>

<comp id="228" class="1004" name="y_3_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="3" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_3/6 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln364_4_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="0"/>
<pin id="236" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364_4/6 "/>
</bind>
</comp>

<comp id="238" class="1004" name="shl_ln364_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="5" slack="0"/>
<pin id="240" dir="0" index="1" bw="3" slack="0"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln364_1/6 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln364_3_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="0"/>
<pin id="248" dir="0" index="1" bw="3" slack="1"/>
<pin id="249" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln364_3/6 "/>
</bind>
</comp>

<comp id="251" class="1004" name="zext_ln364_5_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364_5/6 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln364_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="0" index="1" bw="5" slack="0"/>
<pin id="258" dir="1" index="2" bw="5" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln364/6 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln364_6_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="0"/>
<pin id="263" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364_6/6 "/>
</bind>
</comp>

<comp id="265" class="1004" name="sub_ln364_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="0"/>
<pin id="267" dir="0" index="1" bw="3" slack="0"/>
<pin id="268" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln364/6 "/>
</bind>
</comp>

<comp id="271" class="1004" name="sext_ln364_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="6" slack="0"/>
<pin id="273" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln364/6 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln364_1_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="1"/>
<pin id="277" dir="0" index="1" bw="6" slack="0"/>
<pin id="278" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln364_1/6 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="0" index="1" bw="4" slack="0"/>
<pin id="283" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln364/6 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln364_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="10"/>
<pin id="288" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364/16 "/>
</bind>
</comp>

<comp id="290" class="1004" name="trunc_ln364_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln364/17 "/>
</bind>
</comp>

<comp id="294" class="1004" name="trunc_ln364_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="0"/>
<pin id="296" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln364_1/17 "/>
</bind>
</comp>

<comp id="298" class="1004" name="shl_ln364_3_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="5" slack="0"/>
<pin id="300" dir="0" index="1" bw="3" slack="0"/>
<pin id="301" dir="0" index="2" bw="1" slack="0"/>
<pin id="302" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln364_3/17 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln364_4_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="4" slack="0"/>
<pin id="308" dir="0" index="1" bw="3" slack="11"/>
<pin id="309" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln364_4/17 "/>
</bind>
</comp>

<comp id="311" class="1004" name="zext_ln364_7_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="4" slack="0"/>
<pin id="313" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364_7/17 "/>
</bind>
</comp>

<comp id="315" class="1004" name="add_ln364_2_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="4" slack="0"/>
<pin id="317" dir="0" index="1" bw="5" slack="0"/>
<pin id="318" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln364_2/17 "/>
</bind>
</comp>

<comp id="321" class="1004" name="zext_ln364_1_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="0"/>
<pin id="323" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln364_1/17 "/>
</bind>
</comp>

<comp id="329" class="1005" name="x_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="3" slack="0"/>
<pin id="331" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="334" class="1005" name="zext_ln362_1_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="1"/>
<pin id="336" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln362_1 "/>
</bind>
</comp>

<comp id="342" class="1005" name="y_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="3" slack="0"/>
<pin id="344" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="347" class="1005" name="zext_ln362_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="1"/>
<pin id="349" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln362 "/>
</bind>
</comp>

<comp id="352" class="1005" name="A_addr_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="5" slack="1"/>
<pin id="354" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="360" class="1005" name="x_5_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="0"/>
<pin id="362" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x_5 "/>
</bind>
</comp>

<comp id="365" class="1005" name="zext_ln364_2_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="4" slack="1"/>
<pin id="367" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln364_2 "/>
</bind>
</comp>

<comp id="370" class="1005" name="zext_ln364_3_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="1"/>
<pin id="372" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln364_3 "/>
</bind>
</comp>

<comp id="378" class="1005" name="y_3_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="3" slack="0"/>
<pin id="380" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="y_3 "/>
</bind>
</comp>

<comp id="383" class="1005" name="zext_ln364_4_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="11"/>
<pin id="385" dir="1" index="1" bw="4" slack="11"/>
</pin_list>
<bind>
<opset="zext_ln364_4 "/>
</bind>
</comp>

<comp id="388" class="1005" name="add_ln364_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="5" slack="10"/>
<pin id="390" dir="1" index="1" bw="5" slack="10"/>
</pin_list>
<bind>
<opset="add_ln364 "/>
</bind>
</comp>

<comp id="393" class="1005" name="add_ln364_1_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="1"/>
<pin id="395" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln364_1 "/>
</bind>
</comp>

<comp id="398" class="1005" name="tempA_addr_1_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="5" slack="1"/>
<pin id="400" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tempA_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="2" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="18" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="44" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="62"><net_src comp="18" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="68"><net_src comp="51" pin="3"/><net_sink comp="63" pin=1"/></net>

<net id="69"><net_src comp="57" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="75"><net_src comp="18" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="76"><net_src comp="70" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="18" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="84"><net_src comp="63" pin="3"/><net_sink comp="51" pin=1"/></net>

<net id="85"><net_src comp="77" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="86" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="4" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="134"><net_src comp="90" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="90" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="12" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="145"><net_src comp="90" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="101" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="101" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="101" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="101" pin="4"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="16" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="174"><net_src comp="158" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="178"><net_src comp="170" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="162" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="175" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="188"><net_src comp="179" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="194"><net_src comp="112" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="6" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="200"><net_src comp="112" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="12" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="205"><net_src comp="112" pin="4"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="30" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="112" pin="4"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="32" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="217"><net_src comp="206" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="123" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="123" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="6" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="123" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="12" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="237"><net_src comp="123" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="14" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="123" pin="4"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="16" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="250"><net_src comp="234" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="246" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="238" pin="3"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="238" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="261" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="218" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="265" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="279"><net_src comp="271" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="275" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="34" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="286" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="293"><net_src comp="280" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="280" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="14" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="305"><net_src comp="16" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="310"><net_src comp="290" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="314"><net_src comp="306" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="298" pin="3"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="315" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="332"><net_src comp="136" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="337"><net_src comp="142" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="345"><net_src comp="152" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="350"><net_src comp="185" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="355"><net_src comp="44" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="363"><net_src comp="196" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="368"><net_src comp="202" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="373"><net_src comp="214" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="381"><net_src comp="228" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="386"><net_src comp="234" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="391"><net_src comp="255" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="396"><net_src comp="275" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="401"><net_src comp="70" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="63" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A | {17 }
 - Input state : 
	Port: pi : A | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln361 : 1
		x : 1
		br_ln361 : 2
		zext_ln362_1 : 1
	State 3
		icmp_ln361_1 : 1
		y : 1
		br_ln361 : 2
		zext_ln362_2 : 1
		shl_ln3 : 1
		add_ln362_1 : 2
		zext_ln362_3 : 3
		add_ln362 : 4
		zext_ln362 : 5
		A_addr : 6
		A_load : 7
	State 4
		store_ln362 : 1
		empty_146 : 1
	State 5
		icmp_ln363 : 1
		x_5 : 1
		br_ln363 : 2
		zext_ln364_2 : 1
		shl_ln : 1
		zext_ln364_3 : 2
	State 6
		zext_ln363 : 1
		icmp_ln363_1 : 1
		y_3 : 1
		br_ln363 : 2
		zext_ln364_4 : 1
		shl_ln364_1 : 1
		add_ln364_3 : 2
		zext_ln364_5 : 3
		add_ln364 : 4
		zext_ln364_6 : 2
		sub_ln364 : 3
		sext_ln364 : 4
		add_ln364_1 : 5
		urem_ln364 : 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		tempA_addr_1 : 1
		tempA_load : 2
	State 17
		trunc_ln364 : 1
		trunc_ln364_1 : 1
		shl_ln364_3 : 2
		add_ln364_4 : 2
		zext_ln364_7 : 3
		add_ln364_2 : 4
		zext_ln364_1 : 5
		A_addr_2 : 6
		store_ln364 : 7
		empty_149 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|   urem   |      grp_fu_280      |   106   |    44   |
|----------|----------------------|---------|---------|
|          |       x_fu_136       |    0    |    12   |
|          |       y_fu_152       |    0    |    12   |
|          |  add_ln362_1_fu_170  |    0    |    12   |
|          |   add_ln362_fu_179   |    0    |    15   |
|          |      x_5_fu_196      |    0    |    12   |
|    add   |      y_3_fu_228      |    0    |    12   |
|          |  add_ln364_3_fu_246  |    0    |    12   |
|          |   add_ln364_fu_255   |    0    |    15   |
|          |  add_ln364_1_fu_275  |    0    |    15   |
|          |  add_ln364_4_fu_306  |    0    |    13   |
|          |  add_ln364_2_fu_315  |    0    |    15   |
|----------|----------------------|---------|---------|
|          |   icmp_ln361_fu_130  |    0    |    9    |
|   icmp   |  icmp_ln361_1_fu_146 |    0    |    9    |
|          |   icmp_ln363_fu_190  |    0    |    9    |
|          |  icmp_ln363_1_fu_222 |    0    |    9    |
|----------|----------------------|---------|---------|
|    sub   |   sub_ln364_fu_265   |    0    |    15   |
|----------|----------------------|---------|---------|
|          |  zext_ln362_1_fu_142 |    0    |    0    |
|          |  zext_ln362_2_fu_158 |    0    |    0    |
|          |  zext_ln362_3_fu_175 |    0    |    0    |
|          |   zext_ln362_fu_185  |    0    |    0    |
|          |  zext_ln364_2_fu_202 |    0    |    0    |
|          |  zext_ln364_3_fu_214 |    0    |    0    |
|   zext   |   zext_ln363_fu_218  |    0    |    0    |
|          |  zext_ln364_4_fu_234 |    0    |    0    |
|          |  zext_ln364_5_fu_251 |    0    |    0    |
|          |  zext_ln364_6_fu_261 |    0    |    0    |
|          |   zext_ln364_fu_286  |    0    |    0    |
|          |  zext_ln364_7_fu_311 |    0    |    0    |
|          |  zext_ln364_1_fu_321 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    shl_ln3_fu_162    |    0    |    0    |
|bitconcatenate|     shl_ln_fu_206    |    0    |    0    |
|          |  shl_ln364_1_fu_238  |    0    |    0    |
|          |  shl_ln364_3_fu_298  |    0    |    0    |
|----------|----------------------|---------|---------|
|   sext   |   sext_ln364_fu_271  |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |  trunc_ln364_fu_290  |    0    |    0    |
|          | trunc_ln364_1_fu_294 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |   106   |   240   |
|----------|----------------------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
|tempA|    2   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+
|Total|    2   |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   A_addr_reg_352   |    5   |
| add_ln364_1_reg_393|    8   |
|  add_ln364_reg_388 |    5   |
|tempA_addr_1_reg_398|    5   |
|     x_0_reg_86     |    3   |
|     x_1_reg_108    |    3   |
|     x_5_reg_360    |    3   |
|      x_reg_329     |    3   |
|     y_0_reg_97     |    3   |
|     y_1_reg_119    |    3   |
|     y_3_reg_378    |    3   |
|      y_reg_342     |    3   |
|zext_ln362_1_reg_334|    4   |
| zext_ln362_reg_347 |   64   |
|zext_ln364_2_reg_365|    4   |
|zext_ln364_3_reg_370|    8   |
|zext_ln364_4_reg_383|    4   |
+--------------------+--------+
|        Total       |   131  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_51 |  p0  |   3  |   5  |   15   ||    15   |
| grp_access_fu_63 |  p0  |   3  |   5  |   15   ||    15   |
|    grp_fu_280    |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   46   ||  4.2535 ||    39   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |   106  |   240  |    -   |
|   Memory  |    2   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    4   |    -   |   39   |    -   |
|  Register |    -   |    -   |   131  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    4   |   237  |   279  |    0   |
+-----------+--------+--------+--------+--------+--------+
