# do uc1.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:00:51 on Jun 18,2022
# vlog -work work uc1.vo 
# -- Compiling module uc1
# 
# Top level modules:
# 	uc1
# End time: 03:00:52 on Jun 18,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 03:00:52 on Jun 18,2022
# vlog -work work Waveform5.vwf.vt 
# -- Compiling module uc1_vlg_vec_tst
# 
# Top level modules:
# 	uc1_vlg_vec_tst
# End time: 03:00:52 on Jun 18,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.uc1_vlg_vec_tst 
# Start time: 03:00:52 on Jun 18,2022
# Loading work.uc1_vlg_vec_tst
# Loading work.uc1
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_pll
# Loading cycloneive_ver.cycloneive_m_cntr
# Loading cycloneive_ver.cycloneive_n_cntr
# Loading cycloneive_ver.cycloneive_scale_cntr
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading altera_ver.PRIM_GDFF_LOW
# after#25
#  Note : Cycloneive PLL locked to incoming clock
# Time: 90000  Instance: uc1_vlg_vec_tst.i1.\inst9|altpll_component|auto_generated|pll1 
# ** Note: $finish    : Waveform5.vwf.vt(85)
#    Time: 1 us  Iteration: 0  Instance: /uc1_vlg_vec_tst
# End time: 03:00:53 on Jun 18,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
