Timing Analyzer report for omdazz_c4_platform
Sat Aug 16 14:30:44 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk50'
 14. Slow 1200mV 85C Model Hold: 'clk50'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'clk50'
 23. Slow 1200mV 0C Model Hold: 'clk50'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'clk50'
 31. Fast 1200mV 0C Model Hold: 'clk50'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; omdazz_c4_platform                                      ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6E22C8                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.5%      ;
;     Processor 3            ;   0.4%      ;
;     Processor 4            ;   0.4%      ;
;     Processors 5-16        ;   0.3%      ;
+----------------------------+-------------+


+------------------------------------------------------------+
; SDC File List                                              ;
+------------------------+--------+--------------------------+
; SDC File Path          ; Status ; Read at                  ;
+------------------------+--------+--------------------------+
; omdazz_c4_platform.sdc ; OK     ; Sat Aug 16 14:30:17 2025 ;
+------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clk50      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 89.08 MHz ; 89.08 MHz       ; clk50      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; clk50 ; -10.226 ; -14484.383        ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk50 ; 0.436 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; clk50 ; -3.201 ; -3229.948                        ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk50'                                                                                                                                                                             ;
+---------+----------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                  ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.226 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|funct3[2]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0] ; clk50        ; clk50       ; 1.000        ; 0.422      ; 11.649     ;
; -10.221 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|funct3[1]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0] ; clk50        ; clk50       ; 1.000        ; 0.422      ; 11.644     ;
; -10.209 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|funct3[2]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1] ; clk50        ; clk50       ; 1.000        ; 0.413      ; 11.623     ;
; -10.204 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|funct3[1]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1] ; clk50        ; clk50       ; 1.000        ; 0.413      ; 11.618     ;
; -9.880  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0] ; clk50        ; clk50       ; 1.000        ; 0.428      ; 11.309     ;
; -9.863  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1] ; clk50        ; clk50       ; 1.000        ; 0.419      ; 11.283     ;
; -9.850  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|funct3[0]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0] ; clk50        ; clk50       ; 1.000        ; 0.422      ; 11.273     ;
; -9.833  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|funct3[0]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1] ; clk50        ; clk50       ; 1.000        ; 0.413      ; 11.247     ;
; -9.699  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[2]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0] ; clk50        ; clk50       ; 1.000        ; 0.428      ; 11.128     ;
; -9.682  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[2]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1] ; clk50        ; clk50       ; 1.000        ; 0.419      ; 11.102     ;
; -9.653  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|misalign_trap_sync_r ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0] ; clk50        ; clk50       ; 1.000        ; 0.428      ; 11.082     ;
; -9.636  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|misalign_trap_sync_r ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1] ; clk50        ; clk50       ; 1.000        ; 0.419      ; 11.056     ;
; -9.600  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|op26               ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0] ; clk50        ; clk50       ; 1.000        ; 0.428      ; 11.029     ;
; -9.583  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|op26               ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1] ; clk50        ; clk50       ; 1.000        ; 0.419      ; 11.003     ;
; -9.476  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|op21               ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1] ; clk50        ; clk50       ; 1.000        ; 0.419      ; 10.896     ;
; -9.415  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|op21               ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0] ; clk50        ; clk50       ; 1.000        ; 0.428      ; 10.844     ;
; -9.271  ; serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rcnt[0]                   ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1] ; clk50        ; clk50       ; 1.000        ; 0.387      ; 10.659     ;
; -9.227  ; serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rcnt[0]                   ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0] ; clk50        ; clk50       ; 1.000        ; 0.396      ; 10.624     ;
; -9.108  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|op20               ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1] ; clk50        ; clk50       ; 1.000        ; 0.419      ; 10.528     ;
; -9.081  ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~682                      ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0] ; clk50        ; clk50       ; 1.000        ; -0.095     ; 9.987      ;
; -9.072  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; storage~151                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 10.016     ;
; -9.072  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; storage~152                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 10.016     ;
; -9.072  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; storage~153                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 10.016     ;
; -9.072  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; storage~155                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 10.016     ;
; -9.072  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; storage~156                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 10.016     ;
; -9.072  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; storage~157                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 10.016     ;
; -9.072  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; storage~154                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 10.016     ;
; -9.072  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; storage~150                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 10.016     ;
; -9.071  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; storage~102                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 10.015     ;
; -9.071  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; storage~103                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 10.015     ;
; -9.071  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; storage~107                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 10.015     ;
; -9.071  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; storage~104                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 10.015     ;
; -9.064  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; storage~44                                          ; clk50        ; clk50       ; 1.000        ; -0.062     ; 10.003     ;
; -9.054  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; storage~151                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.998      ;
; -9.054  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; storage~152                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.998      ;
; -9.054  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; storage~153                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.998      ;
; -9.054  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; storage~155                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.998      ;
; -9.054  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; storage~156                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.998      ;
; -9.054  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; storage~157                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.998      ;
; -9.054  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; storage~154                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.998      ;
; -9.054  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; storage~150                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.998      ;
; -9.053  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; storage~102                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.997      ;
; -9.053  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; storage~103                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.997      ;
; -9.053  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; storage~107                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.997      ;
; -9.053  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; storage~104                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.997      ;
; -9.046  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; storage~44                                          ; clk50        ; clk50       ; 1.000        ; -0.062     ; 9.985      ;
; -9.020  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; storage~151                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.964      ;
; -9.020  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; storage~152                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.964      ;
; -9.020  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; storage~153                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.964      ;
; -9.020  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; storage~155                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.964      ;
; -9.020  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; storage~156                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.964      ;
; -9.020  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; storage~157                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.964      ;
; -9.020  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; storage~154                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.964      ;
; -9.020  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; storage~150                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.964      ;
; -9.019  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; storage~102                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.963      ;
; -9.019  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; storage~103                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.963      ;
; -9.019  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; storage~107                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.963      ;
; -9.019  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; storage~104                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.963      ;
; -9.012  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; storage~44                                          ; clk50        ; clk50       ; 1.000        ; -0.062     ; 9.951      ;
; -9.009  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; storage~141                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.953      ;
; -9.009  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; storage~142                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.953      ;
; -9.009  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; storage~143                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.953      ;
; -9.009  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; storage~145                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.953      ;
; -9.009  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; storage~146                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.953      ;
; -9.009  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; storage~147                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.953      ;
; -9.009  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; storage~144                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.953      ;
; -9.009  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; storage~140                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.953      ;
; -8.997  ; serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rcnt[3]                   ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0] ; clk50        ; clk50       ; 1.000        ; 0.396      ; 10.394     ;
; -8.991  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; storage~141                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.935      ;
; -8.991  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; storage~142                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.935      ;
; -8.991  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; storage~143                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.935      ;
; -8.991  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; storage~145                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.935      ;
; -8.991  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; storage~146                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.935      ;
; -8.991  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; storage~147                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.935      ;
; -8.991  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; storage~144                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.935      ;
; -8.991  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; storage~140                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.935      ;
; -8.973  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|op20               ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0] ; clk50        ; clk50       ; 1.000        ; 0.428      ; 10.402     ;
; -8.957  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; storage~141                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.901      ;
; -8.957  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; storage~142                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.901      ;
; -8.957  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; storage~143                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.901      ;
; -8.957  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; storage~145                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.901      ;
; -8.957  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; storage~146                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.901      ;
; -8.957  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; storage~147                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.901      ;
; -8.957  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; storage~144                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.901      ;
; -8.957  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; storage~140                                         ; clk50        ; clk50       ; 1.000        ; -0.057     ; 9.901      ;
; -8.943  ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~632                      ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0] ; clk50        ; clk50       ; 1.000        ; -0.072     ; 9.872      ;
; -8.936  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; timer_load_storage[1]                               ; clk50        ; clk50       ; 1.000        ; -0.061     ; 9.876      ;
; -8.936  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; timer_load_storage[2]                               ; clk50        ; clk50       ; 1.000        ; -0.061     ; 9.876      ;
; -8.936  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; timer_load_storage[6]                               ; clk50        ; clk50       ; 1.000        ; -0.061     ; 9.876      ;
; -8.936  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; timer_load_storage[3]                               ; clk50        ; clk50       ; 1.000        ; -0.061     ; 9.876      ;
; -8.936  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; timer_load_storage[7]                               ; clk50        ; clk50       ; 1.000        ; -0.061     ; 9.876      ;
; -8.936  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; timer_load_storage[12]                              ; clk50        ; clk50       ; 1.000        ; -0.061     ; 9.876      ;
; -8.936  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; timer_load_storage[5]                               ; clk50        ; clk50       ; 1.000        ; -0.061     ; 9.876      ;
; -8.918  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; timer_load_storage[1]                               ; clk50        ; clk50       ; 1.000        ; -0.061     ; 9.858      ;
; -8.918  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; timer_load_storage[2]                               ; clk50        ; clk50       ; 1.000        ; -0.061     ; 9.858      ;
; -8.918  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; timer_load_storage[6]                               ; clk50        ; clk50       ; 1.000        ; -0.061     ; 9.858      ;
; -8.918  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; timer_load_storage[3]                               ; clk50        ; clk50       ; 1.000        ; -0.061     ; 9.858      ;
; -8.918  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; timer_load_storage[7]                               ; clk50        ; clk50       ; 1.000        ; -0.061     ; 9.858      ;
; -8.918  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; timer_load_storage[12]                              ; clk50        ; clk50       ; 1.000        ; -0.061     ; 9.858      ;
; -8.918  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; timer_load_storage[5]                               ; clk50        ; clk50       ; 1.000        ; -0.061     ; 9.858      ;
+---------+----------------------------------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk50'                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.436 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[31]        ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[31]        ; clk50        ; clk50       ; 0.000        ; 0.098      ; 0.746      ;
; 0.452 ; state                                                                   ; state                                                                   ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; uart_tx_fifo_consume[3]                                                 ; uart_tx_fifo_consume[3]                                                 ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx_fifo_consume[2]                                                 ; uart_tx_fifo_consume[2]                                                 ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx_fifo_produce[3]                                                 ; uart_tx_fifo_produce[3]                                                 ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx_fifo_produce[2]                                                 ; uart_tx_fifo_produce[2]                                                 ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx_fifo_produce[1]                                                 ; uart_tx_fifo_produce[1]                                                 ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx_fifo_consume[1]                                                 ; uart_tx_fifo_consume[1]                                                 ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rs232phytx_state                                                        ; rs232phytx_state                                                        ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tx_count[2]                                                             ; tx_count[2]                                                             ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tx_count[3]                                                             ; tx_count[3]                                                             ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_tx_fifo_readable                                                   ; uart_tx_fifo_readable                                                   ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; tx_count[1]                                                             ; tx_count[1]                                                             ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx_fifo_consume[3]                                                 ; uart_rx_fifo_consume[3]                                                 ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx_fifo_consume[2]                                                 ; uart_rx_fifo_consume[2]                                                 ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx_fifo_produce[3]                                                 ; uart_rx_fifo_produce[3]                                                 ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx_fifo_produce[2]                                                 ; uart_rx_fifo_produce[2]                                                 ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx_fifo_produce[1]                                                 ; uart_rx_fifo_produce[1]                                                 ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx_fifo_consume[1]                                                 ; uart_rx_fifo_consume[1]                                                 ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|pc_plus_offset_cy_r ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|pc_plus_offset_cy_r ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_alu:alu|cmp_r                 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_alu:alu|cmp_r                 ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_mem_if:mem_if|signbit         ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_mem_if:mem_if|signbit         ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mcause31              ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mcause31              ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mstatus_mie           ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mstatus_mie           ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mstatus_mpie          ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mstatus_mpie          ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; timer_en_storage                                                        ; timer_en_storage                                                        ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; timer_pending_r                                                         ; timer_pending_r                                                         ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; timer_enable_storage                                                    ; timer_enable_storage                                                    ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; timer_update_value_storage                                              ; timer_update_value_storage                                              ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx_fifo_readable                                                   ; uart_rx_fifo_readable                                                   ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; uart_rx_pending                                                         ; uart_rx_pending                                                         ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rx_count[3]                                                             ; rx_count[3]                                                             ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rs232phyrx_state                                                        ; rs232phyrx_state                                                        ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rx_count[2]                                                             ; rx_count[2]                                                             ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; rx_count[1]                                                             ; rx_count[1]                                                             ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|ibus_cyc          ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|ibus_cyc          ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|c_r             ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|c_r             ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; grant                                                                   ; grant                                                                   ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt[2]          ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt[2]          ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt[3]          ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt[3]          ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; uart_tx_fifo_produce[0]                                                 ; uart_tx_fifo_produce[0]                                                 ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; uart_tx_fifo_consume[0]                                                 ; uart_tx_fifo_consume[0]                                                 ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; tx_count[0]                                                             ; tx_count[0]                                                             ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; uart_rx_fifo_produce[0]                                                 ; uart_rx_fifo_produce[0]                                                 ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; uart_rx_fifo_consume[0]                                                 ; uart_rx_fifo_consume[0]                                                 ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; ram_bus_ram_bus_ack                                                     ; ram_bus_ram_bus_ack                                                     ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; basesoc_ram_bus_ack                                                     ; basesoc_ram_bus_ack                                                     ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; rx_count[0]                                                             ; rx_count[0]                                                             ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.758      ;
; 0.501 ; storage_1_dat1[7]                                                       ; interface4_dat_r[7]                                                     ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; storage_1_dat1[2]                                                       ; interface4_dat_r[2]                                                     ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; multiregimpl10[2]                                                       ; multiregimpl11[2]                                                       ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; multiregimpl10[4]                                                       ; multiregimpl11[4]                                                       ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; rx_count[0]                                                             ; rx_count[1]                                                             ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[1]       ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[0]       ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[28]        ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[27]        ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mcause3_0[1]          ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mcause3_0[0]          ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; multiregimpl10[0]                                                       ; multiregimpl11[0]                                                       ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.795      ;
; 0.511 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[20]        ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[19]        ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.803      ;
; 0.518 ; uart_tx_fifo_consume[1]                                                 ; uart_tx_fifo_consume[2]                                                 ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.811      ;
; 0.519 ; uart_tx_fifo_consume[1]                                                 ; uart_tx_fifo_consume[3]                                                 ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.812      ;
; 0.524 ; uart_tx_fifo_consume[0]                                                 ; uart_tx_fifo_consume[1]                                                 ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.817      ;
; 0.526 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[14]      ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[13]      ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.818      ;
; 0.527 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[29]      ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[28]      ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[11]      ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[10]      ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[6]       ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[5]       ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.819      ;
; 0.528 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[19]      ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[18]      ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[10]      ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[9]       ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[8]       ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[7]       ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[3]       ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[2]       ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.820      ;
; 0.530 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[9]       ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[8]       ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.822      ;
; 0.542 ; uart_rx_fifo_readable                                                   ; uart_rx_pending                                                         ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.835      ;
; 0.550 ; rx_tick                                                                 ; rs232phyrx_state                                                        ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.843      ;
; 0.567 ; rx_tick                                                                 ; rx_count[0]                                                             ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.860      ;
; 0.573 ; uart_tx_fifo_produce[0]                                                 ; uart_tx_fifo_produce[3]                                                 ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.866      ;
; 0.574 ; uart_tx_fifo_produce[0]                                                 ; uart_tx_fifo_produce[2]                                                 ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.867      ;
; 0.576 ; uart_tx_fifo_produce[0]                                                 ; uart_tx_fifo_produce[1]                                                 ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.869      ;
; 0.577 ; uart_rx_fifo_produce[1]                                                 ; uart_rx_fifo_produce[3]                                                 ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.870      ;
; 0.578 ; uart_rx_fifo_produce[1]                                                 ; uart_rx_fifo_produce[2]                                                 ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.871      ;
; 0.624 ; scratch_storage[3]                                                      ; interface0_dat_r1[3]                                                    ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.917      ;
; 0.639 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[19]       ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[18]       ; clk50        ; clk50       ; 0.000        ; 0.099      ; 0.950      ;
; 0.641 ; tx_data[4]                                                              ; tx_data[3]                                                              ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; tx_data[6]                                                              ; tx_data[5]                                                              ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm30_25[2]     ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm30_25[1]     ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.934      ;
; 0.642 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm19_12_20[1]  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm19_12_20[0]  ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.935      ;
; 0.643 ; tx_data[2]                                                              ; tx_data[1]                                                              ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.937      ;
; 0.643 ; tx_data[3]                                                              ; tx_data[2]                                                              ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.937      ;
; 0.643 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm30_25[3]     ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm30_25[2]     ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm30_25[5]     ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm30_25[4]     ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.936      ;
; 0.644 ; tx_data[1]                                                              ; tx_data[0]                                                              ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.938      ;
; 0.644 ; storage_1_dat1[4]                                                       ; interface4_dat_r[4]                                                     ; clk50        ; clk50       ; 0.000        ; 0.082      ; 0.938      ;
; 0.646 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mcause3_0[3]          ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mcause3_0[2]          ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.938      ;
; 0.649 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[18]       ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[17]       ; clk50        ; clk50       ; 0.000        ; 0.099      ; 0.960      ;
; 0.649 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm24_20[4]     ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm24_20[3]     ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.942      ;
; 0.650 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm19_12_20[8]  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm19_12_20[7]  ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.943      ;
; 0.667 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm11_7[3]      ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm11_7[2]      ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.960      ;
; 0.667 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[18]      ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[17]      ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.959      ;
; 0.667 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[4]       ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[3]       ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.959      ;
; 0.667 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[13]       ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[12]       ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.960      ;
; 0.667 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm19_12_20[7]  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm19_12_20[6]  ; clk50        ; clk50       ; 0.000        ; 0.081      ; 0.960      ;
; 0.668 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[5]       ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[4]       ; clk50        ; clk50       ; 0.000        ; 0.080      ; 0.960      ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 93.59 MHz ; 93.59 MHz       ; clk50      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk50 ; -9.685 ; -13520.855        ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk50 ; 0.385 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk50 ; -3.201 ; -3229.948                       ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk50'                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.685 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|funct3[2]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; clk50        ; clk50       ; 1.000        ; 0.391      ; 11.078     ;
; -9.681 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|funct3[1]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; clk50        ; clk50       ; 1.000        ; 0.391      ; 11.074     ;
; -9.673 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|funct3[2]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; clk50        ; clk50       ; 1.000        ; 0.399      ; 11.074     ;
; -9.669 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|funct3[1]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; clk50        ; clk50       ; 1.000        ; 0.399      ; 11.070     ;
; -9.334 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|funct3[0]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; clk50        ; clk50       ; 1.000        ; 0.391      ; 10.727     ;
; -9.322 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|funct3[0]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; clk50        ; clk50       ; 1.000        ; 0.399      ; 10.723     ;
; -9.291 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; clk50        ; clk50       ; 1.000        ; 0.398      ; 10.691     ;
; -9.279 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; clk50        ; clk50       ; 1.000        ; 0.406      ; 10.687     ;
; -9.122 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[2]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; clk50        ; clk50       ; 1.000        ; 0.398      ; 10.522     ;
; -9.110 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[2]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; clk50        ; clk50       ; 1.000        ; 0.406      ; 10.518     ;
; -9.091 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|misalign_trap_sync_r ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; clk50        ; clk50       ; 1.000        ; 0.396      ; 10.489     ;
; -9.081 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|op26               ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; clk50        ; clk50       ; 1.000        ; 0.398      ; 10.481     ;
; -9.079 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|misalign_trap_sync_r ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; clk50        ; clk50       ; 1.000        ; 0.404      ; 10.485     ;
; -9.011 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|op26               ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; clk50        ; clk50       ; 1.000        ; 0.406      ; 10.419     ;
; -8.995 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|op21               ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; clk50        ; clk50       ; 1.000        ; 0.398      ; 10.395     ;
; -8.842 ; serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rcnt[0]                   ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; clk50        ; clk50       ; 1.000        ; 0.367      ; 10.211     ;
; -8.837 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|op21               ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; clk50        ; clk50       ; 1.000        ; 0.406      ; 10.245     ;
; -8.747 ; serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rcnt[0]                   ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; clk50        ; clk50       ; 1.000        ; 0.375      ; 10.124     ;
; -8.640 ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~682                      ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; clk50        ; clk50       ; 1.000        ; -0.083     ; 9.559      ;
; -8.633 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|op20               ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; clk50        ; clk50       ; 1.000        ; 0.398      ; 10.033     ;
; -8.550 ; serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rcnt[3]                   ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; clk50        ; clk50       ; 1.000        ; 0.375      ; 9.927      ;
; -8.523 ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~632                      ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; clk50        ; clk50       ; 1.000        ; -0.059     ; 9.466      ;
; -8.455 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[2]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~569  ; clk50        ; clk50       ; 1.000        ; 0.375      ; 9.832      ;
; -8.446 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|op20               ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; clk50        ; clk50       ; 1.000        ; 0.406      ; 9.854      ;
; -8.442 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm24_20[1]        ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; clk50        ; clk50       ; 1.000        ; 0.395      ; 9.839      ;
; -8.442 ; serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rcnt[4]                   ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; clk50        ; clk50       ; 1.000        ; 0.367      ; 9.811      ;
; -8.429 ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~569  ; clk50        ; clk50       ; 1.000        ; -0.123     ; 9.308      ;
; -8.424 ; serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rcnt[2]                   ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; clk50        ; clk50       ; 1.000        ; 0.367      ; 9.793      ;
; -8.394 ; serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rcnt[2]                   ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; clk50        ; clk50       ; 1.000        ; 0.375      ; 9.771      ;
; -8.394 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~569  ; clk50        ; clk50       ; 1.000        ; 0.380      ; 9.776      ;
; -8.384 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~569  ; clk50        ; clk50       ; 1.000        ; 0.380      ; 9.766      ;
; -8.367 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; timer_load_storage[1]                                  ; clk50        ; clk50       ; 1.000        ; -0.054     ; 9.315      ;
; -8.367 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; timer_load_storage[2]                                  ; clk50        ; clk50       ; 1.000        ; -0.054     ; 9.315      ;
; -8.367 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; timer_load_storage[6]                                  ; clk50        ; clk50       ; 1.000        ; -0.054     ; 9.315      ;
; -8.367 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; timer_load_storage[3]                                  ; clk50        ; clk50       ; 1.000        ; -0.054     ; 9.315      ;
; -8.367 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; timer_load_storage[7]                                  ; clk50        ; clk50       ; 1.000        ; -0.054     ; 9.315      ;
; -8.367 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; timer_load_storage[12]                                 ; clk50        ; clk50       ; 1.000        ; -0.054     ; 9.315      ;
; -8.367 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; timer_load_storage[5]                                  ; clk50        ; clk50       ; 1.000        ; -0.054     ; 9.315      ;
; -8.367 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~569  ; clk50        ; clk50       ; 1.000        ; 0.380      ; 9.749      ;
; -8.365 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[2]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~953  ; clk50        ; clk50       ; 1.000        ; 0.375      ; 9.742      ;
; -8.360 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[2]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~267  ; clk50        ; clk50       ; 1.000        ; -0.082     ; 9.280      ;
; -8.352 ; serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rcnt[1]                   ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; clk50        ; clk50       ; 1.000        ; 0.367      ; 9.721      ;
; -8.352 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; timer_load_storage[1]                                  ; clk50        ; clk50       ; 1.000        ; -0.054     ; 9.300      ;
; -8.352 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; timer_load_storage[2]                                  ; clk50        ; clk50       ; 1.000        ; -0.054     ; 9.300      ;
; -8.352 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; timer_load_storage[6]                                  ; clk50        ; clk50       ; 1.000        ; -0.054     ; 9.300      ;
; -8.352 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; timer_load_storage[3]                                  ; clk50        ; clk50       ; 1.000        ; -0.054     ; 9.300      ;
; -8.352 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; timer_load_storage[7]                                  ; clk50        ; clk50       ; 1.000        ; -0.054     ; 9.300      ;
; -8.352 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; timer_load_storage[12]                                 ; clk50        ; clk50       ; 1.000        ; -0.054     ; 9.300      ;
; -8.352 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; timer_load_storage[5]                                  ; clk50        ; clk50       ; 1.000        ; -0.054     ; 9.300      ;
; -8.349 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm19_12_20[5]     ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; clk50        ; clk50       ; 1.000        ; 0.395      ; 9.746      ;
; -8.342 ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~548                      ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; clk50        ; clk50       ; 1.000        ; 0.372      ; 9.716      ;
; -8.339 ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~953  ; clk50        ; clk50       ; 1.000        ; -0.123     ; 9.218      ;
; -8.334 ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~267  ; clk50        ; clk50       ; 1.000        ; -0.580     ; 8.756      ;
; -8.333 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[2]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1033 ; clk50        ; clk50       ; 1.000        ; 0.376      ; 9.711      ;
; -8.328 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[2]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~363  ; clk50        ; clk50       ; 1.000        ; -0.082     ; 9.248      ;
; -8.326 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[2]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~247  ; clk50        ; clk50       ; 1.000        ; 0.369      ; 9.697      ;
; -8.325 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[2]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~93   ; clk50        ; clk50       ; 1.000        ; 0.381      ; 9.708      ;
; -8.320 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; timer_load_storage[1]                                  ; clk50        ; clk50       ; 1.000        ; -0.054     ; 9.268      ;
; -8.320 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; timer_load_storage[2]                                  ; clk50        ; clk50       ; 1.000        ; -0.054     ; 9.268      ;
; -8.320 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; timer_load_storage[6]                                  ; clk50        ; clk50       ; 1.000        ; -0.054     ; 9.268      ;
; -8.320 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; timer_load_storage[3]                                  ; clk50        ; clk50       ; 1.000        ; -0.054     ; 9.268      ;
; -8.320 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; timer_load_storage[7]                                  ; clk50        ; clk50       ; 1.000        ; -0.054     ; 9.268      ;
; -8.320 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; timer_load_storage[12]                                 ; clk50        ; clk50       ; 1.000        ; -0.054     ; 9.268      ;
; -8.320 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; timer_load_storage[5]                                  ; clk50        ; clk50       ; 1.000        ; -0.054     ; 9.268      ;
; -8.318 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; storage~102                                            ; clk50        ; clk50       ; 1.000        ; -0.050     ; 9.270      ;
; -8.318 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; storage~103                                            ; clk50        ; clk50       ; 1.000        ; -0.050     ; 9.270      ;
; -8.318 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; storage~107                                            ; clk50        ; clk50       ; 1.000        ; -0.050     ; 9.270      ;
; -8.318 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; storage~104                                            ; clk50        ; clk50       ; 1.000        ; -0.050     ; 9.270      ;
; -8.312 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[2]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~161  ; clk50        ; clk50       ; 1.000        ; 0.381      ; 9.695      ;
; -8.309 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; storage~44                                             ; clk50        ; clk50       ; 1.000        ; -0.051     ; 9.260      ;
; -8.307 ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1033 ; clk50        ; clk50       ; 1.000        ; -0.122     ; 9.187      ;
; -8.305 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; storage~151                                            ; clk50        ; clk50       ; 1.000        ; -0.050     ; 9.257      ;
; -8.305 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; storage~152                                            ; clk50        ; clk50       ; 1.000        ; -0.050     ; 9.257      ;
; -8.305 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; storage~153                                            ; clk50        ; clk50       ; 1.000        ; -0.050     ; 9.257      ;
; -8.305 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; storage~155                                            ; clk50        ; clk50       ; 1.000        ; -0.050     ; 9.257      ;
; -8.305 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; storage~156                                            ; clk50        ; clk50       ; 1.000        ; -0.050     ; 9.257      ;
; -8.305 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; storage~157                                            ; clk50        ; clk50       ; 1.000        ; -0.050     ; 9.257      ;
; -8.305 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; storage~154                                            ; clk50        ; clk50       ; 1.000        ; -0.050     ; 9.257      ;
; -8.305 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; storage~150                                            ; clk50        ; clk50       ; 1.000        ; -0.050     ; 9.257      ;
; -8.304 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~953  ; clk50        ; clk50       ; 1.000        ; 0.380      ; 9.686      ;
; -8.303 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; storage~102                                            ; clk50        ; clk50       ; 1.000        ; -0.050     ; 9.255      ;
; -8.303 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; storage~103                                            ; clk50        ; clk50       ; 1.000        ; -0.050     ; 9.255      ;
; -8.303 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; storage~107                                            ; clk50        ; clk50       ; 1.000        ; -0.050     ; 9.255      ;
; -8.303 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; storage~104                                            ; clk50        ; clk50       ; 1.000        ; -0.050     ; 9.255      ;
; -8.302 ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~363  ; clk50        ; clk50       ; 1.000        ; -0.580     ; 8.724      ;
; -8.300 ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~247  ; clk50        ; clk50       ; 1.000        ; -0.129     ; 9.173      ;
; -8.299 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~267  ; clk50        ; clk50       ; 1.000        ; -0.077     ; 9.224      ;
; -8.299 ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]                        ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~93   ; clk50        ; clk50       ; 1.000        ; -0.117     ; 9.184      ;
; -8.294 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; storage~44                                             ; clk50        ; clk50       ; 1.000        ; -0.051     ; 9.245      ;
; -8.294 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~953  ; clk50        ; clk50       ; 1.000        ; 0.380      ; 9.676      ;
; -8.290 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; storage~151                                            ; clk50        ; clk50       ; 1.000        ; -0.050     ; 9.242      ;
; -8.290 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; storage~152                                            ; clk50        ; clk50       ; 1.000        ; -0.050     ; 9.242      ;
; -8.290 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; storage~153                                            ; clk50        ; clk50       ; 1.000        ; -0.050     ; 9.242      ;
; -8.290 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; storage~155                                            ; clk50        ; clk50       ; 1.000        ; -0.050     ; 9.242      ;
; -8.290 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; storage~156                                            ; clk50        ; clk50       ; 1.000        ; -0.050     ; 9.242      ;
; -8.290 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; storage~157                                            ; clk50        ; clk50       ; 1.000        ; -0.050     ; 9.242      ;
; -8.290 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; storage~154                                            ; clk50        ; clk50       ; 1.000        ; -0.050     ; 9.242      ;
; -8.290 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; storage~150                                            ; clk50        ; clk50       ; 1.000        ; -0.050     ; 9.242      ;
; -8.289 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[2]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~655  ; clk50        ; clk50       ; 1.000        ; -0.063     ; 9.228      ;
; -8.289 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~267  ; clk50        ; clk50       ; 1.000        ; -0.077     ; 9.214      ;
+--------+----------------------------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk50'                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.385 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[31]        ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[31]        ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.669      ;
; 0.400 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_mem_if:mem_if|signbit         ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_mem_if:mem_if|signbit         ; clk50        ; clk50       ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; uart_tx_fifo_consume[3]                                                 ; uart_tx_fifo_consume[3]                                                 ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx_fifo_consume[2]                                                 ; uart_tx_fifo_consume[2]                                                 ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx_fifo_produce[3]                                                 ; uart_tx_fifo_produce[3]                                                 ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx_fifo_produce[2]                                                 ; uart_tx_fifo_produce[2]                                                 ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx_fifo_produce[1]                                                 ; uart_tx_fifo_produce[1]                                                 ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx_fifo_consume[1]                                                 ; uart_tx_fifo_consume[1]                                                 ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rs232phytx_state                                                        ; rs232phytx_state                                                        ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tx_count[2]                                                             ; tx_count[2]                                                             ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tx_count[3]                                                             ; tx_count[3]                                                             ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_tx_fifo_readable                                                   ; uart_tx_fifo_readable                                                   ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; tx_count[1]                                                             ; tx_count[1]                                                             ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; state                                                                   ; state                                                                   ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx_fifo_consume[3]                                                 ; uart_rx_fifo_consume[3]                                                 ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx_fifo_consume[2]                                                 ; uart_rx_fifo_consume[2]                                                 ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx_fifo_produce[3]                                                 ; uart_rx_fifo_produce[3]                                                 ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx_fifo_produce[2]                                                 ; uart_rx_fifo_produce[2]                                                 ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx_fifo_produce[1]                                                 ; uart_rx_fifo_produce[1]                                                 ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx_fifo_consume[1]                                                 ; uart_rx_fifo_consume[1]                                                 ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|pc_plus_offset_cy_r ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|pc_plus_offset_cy_r ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; timer_enable_storage                                                    ; timer_enable_storage                                                    ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx_fifo_readable                                                   ; uart_rx_fifo_readable                                                   ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; uart_rx_pending                                                         ; uart_rx_pending                                                         ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rx_count[3]                                                             ; rx_count[3]                                                             ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rs232phyrx_state                                                        ; rs232phyrx_state                                                        ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rx_count[2]                                                             ; rx_count[2]                                                             ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; rx_count[1]                                                             ; rx_count[1]                                                             ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|ibus_cyc          ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|ibus_cyc          ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|c_r             ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|c_r             ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_alu:alu|cmp_r                 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_alu:alu|cmp_r                 ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mcause31              ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mcause31              ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mstatus_mie           ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mstatus_mie           ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mstatus_mpie          ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mstatus_mpie          ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; timer_en_storage                                                        ; timer_en_storage                                                        ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; timer_pending_r                                                         ; timer_pending_r                                                         ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; timer_update_value_storage                                              ; timer_update_value_storage                                              ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; grant                                                                   ; grant                                                                   ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt[2]          ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt[2]          ; clk50        ; clk50       ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt[3]          ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt[3]          ; clk50        ; clk50       ; 0.000        ; 0.071      ; 0.669      ;
; 0.416 ; uart_tx_fifo_produce[0]                                                 ; uart_tx_fifo_produce[0]                                                 ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; uart_tx_fifo_consume[0]                                                 ; uart_tx_fifo_consume[0]                                                 ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; tx_count[0]                                                             ; tx_count[0]                                                             ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; uart_rx_fifo_produce[0]                                                 ; uart_rx_fifo_produce[0]                                                 ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; uart_rx_fifo_consume[0]                                                 ; uart_rx_fifo_consume[0]                                                 ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; ram_bus_ram_bus_ack                                                     ; ram_bus_ram_bus_ack                                                     ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; basesoc_ram_bus_ack                                                     ; basesoc_ram_bus_ack                                                     ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; rx_count[0]                                                             ; rx_count[0]                                                             ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.684      ;
; 0.462 ; rx_count[0]                                                             ; rx_count[1]                                                             ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.730      ;
; 0.470 ; multiregimpl10[2]                                                       ; multiregimpl11[2]                                                       ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mcause3_0[1]          ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mcause3_0[0]          ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; storage_1_dat1[7]                                                       ; interface4_dat_r[7]                                                     ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; storage_1_dat1[2]                                                       ; interface4_dat_r[2]                                                     ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[1]       ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[0]       ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[28]        ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[27]        ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; multiregimpl10[4]                                                       ; multiregimpl11[4]                                                       ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; multiregimpl10[0]                                                       ; multiregimpl11[0]                                                       ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.738      ;
; 0.477 ; uart_tx_fifo_consume[1]                                                 ; uart_tx_fifo_consume[2]                                                 ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; uart_tx_fifo_consume[1]                                                 ; uart_tx_fifo_consume[3]                                                 ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.746      ;
; 0.481 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[20]        ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[19]        ; clk50        ; clk50       ; 0.000        ; 0.071      ; 0.747      ;
; 0.485 ; uart_tx_fifo_consume[0]                                                 ; uart_tx_fifo_consume[1]                                                 ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.753      ;
; 0.491 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[14]      ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[13]      ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.758      ;
; 0.492 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[29]      ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[28]      ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[10]      ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[9]       ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[11]      ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[10]      ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[6]       ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[5]       ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.759      ;
; 0.493 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[19]      ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[18]      ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[8]       ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[7]       ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[3]       ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[2]       ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.760      ;
; 0.495 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[9]       ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[8]       ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.762      ;
; 0.507 ; rx_tick                                                                 ; rs232phyrx_state                                                        ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.775      ;
; 0.508 ; uart_rx_fifo_readable                                                   ; uart_rx_pending                                                         ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.776      ;
; 0.525 ; uart_tx_fifo_produce[0]                                                 ; uart_tx_fifo_produce[3]                                                 ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.793      ;
; 0.526 ; uart_tx_fifo_produce[0]                                                 ; uart_tx_fifo_produce[2]                                                 ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.794      ;
; 0.527 ; uart_tx_fifo_produce[0]                                                 ; uart_tx_fifo_produce[1]                                                 ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.795      ;
; 0.529 ; uart_rx_fifo_produce[1]                                                 ; uart_rx_fifo_produce[3]                                                 ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.797      ;
; 0.529 ; rx_tick                                                                 ; rx_count[0]                                                             ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.797      ;
; 0.530 ; uart_rx_fifo_produce[1]                                                 ; uart_rx_fifo_produce[2]                                                 ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.798      ;
; 0.579 ; scratch_storage[3]                                                      ; interface0_dat_r1[3]                                                    ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.846      ;
; 0.597 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[19]       ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[18]       ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.881      ;
; 0.597 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm30_25[2]     ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm30_25[1]     ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.865      ;
; 0.598 ; tx_data[4]                                                              ; tx_data[3]                                                              ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; tx_data[6]                                                              ; tx_data[5]                                                              ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.866      ;
; 0.600 ; tx_data[2]                                                              ; tx_data[1]                                                              ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; tx_data[3]                                                              ; tx_data[2]                                                              ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm19_12_20[1]  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm19_12_20[0]  ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.867      ;
; 0.600 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm30_25[3]     ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm30_25[2]     ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm30_25[5]     ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm30_25[4]     ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.868      ;
; 0.601 ; tx_data[1]                                                              ; tx_data[0]                                                              ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.869      ;
; 0.601 ; storage_1_dat1[4]                                                       ; interface4_dat_r[4]                                                     ; clk50        ; clk50       ; 0.000        ; 0.073      ; 0.869      ;
; 0.602 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mcause3_0[3]          ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mcause3_0[2]          ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.869      ;
; 0.604 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[18]       ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[17]       ; clk50        ; clk50       ; 0.000        ; 0.089      ; 0.888      ;
; 0.607 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm24_20[4]     ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm24_20[3]     ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.874      ;
; 0.608 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm19_12_20[8]  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm19_12_20[7]  ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.875      ;
; 0.620 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[18]      ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[17]      ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.887      ;
; 0.620 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[5]       ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[4]       ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.887      ;
; 0.620 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[4]       ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[3]       ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.887      ;
; 0.620 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[13]       ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[12]       ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.887      ;
; 0.620 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm19_12_20[7]  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm19_12_20[6]  ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.887      ;
; 0.620 ; timer_value[20]                                                         ; timer_value_status[20]                                                  ; clk50        ; clk50       ; 0.000        ; 0.072      ; 0.887      ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk50 ; -4.044 ; -5429.285         ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk50 ; 0.179 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; clk50 ; -3.000 ; -2798.672                       ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk50'                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                  ; To Node                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.044 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|funct3[2]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; clk50        ; clk50       ; 1.000        ; 0.162      ; 5.193      ;
; -4.035 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|funct3[1]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; clk50        ; clk50       ; 1.000        ; 0.162      ; 5.184      ;
; -4.016 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|funct3[2]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; clk50        ; clk50       ; 1.000        ; 0.172      ; 5.175      ;
; -4.007 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|funct3[1]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; clk50        ; clk50       ; 1.000        ; 0.172      ; 5.166      ;
; -3.889 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|funct3[0]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; clk50        ; clk50       ; 1.000        ; 0.162      ; 5.038      ;
; -3.861 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|funct3[0]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; clk50        ; clk50       ; 1.000        ; 0.172      ; 5.020      ;
; -3.818 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; clk50        ; clk50       ; 1.000        ; 0.169      ; 4.974      ;
; -3.787 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|op26               ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; clk50        ; clk50       ; 1.000        ; 0.169      ; 4.943      ;
; -3.785 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; clk50        ; clk50       ; 1.000        ; 0.179      ; 4.951      ;
; -3.763 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|misalign_trap_sync_r ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; clk50        ; clk50       ; 1.000        ; 0.168      ; 4.918      ;
; -3.753 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[2]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; clk50        ; clk50       ; 1.000        ; 0.169      ; 4.909      ;
; -3.738 ; serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rcnt[0]                   ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; clk50        ; clk50       ; 1.000        ; 0.147      ; 4.872      ;
; -3.734 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|misalign_trap_sync_r ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; clk50        ; clk50       ; 1.000        ; 0.178      ; 4.899      ;
; -3.725 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[2]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; clk50        ; clk50       ; 1.000        ; 0.179      ; 4.891      ;
; -3.708 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|op21               ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; clk50        ; clk50       ; 1.000        ; 0.179      ; 4.874      ;
; -3.684 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|op21               ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[1]    ; clk50        ; clk50       ; 1.000        ; 0.169      ; 4.840      ;
; -3.661 ; serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rcnt[0]                   ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; clk50        ; clk50       ; 1.000        ; 0.157      ; 4.805      ;
; -3.658 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~953  ; clk50        ; clk50       ; 1.000        ; 0.169      ; 4.814      ;
; -3.651 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~93   ; clk50        ; clk50       ; 1.000        ; 0.173      ; 4.811      ;
; -3.639 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~85   ; clk50        ; clk50       ; 1.000        ; 0.187      ; 4.813      ;
; -3.639 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~953  ; clk50        ; clk50       ; 1.000        ; 0.169      ; 4.795      ;
; -3.635 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1033 ; clk50        ; clk50       ; 1.000        ; 0.170      ; 4.792      ;
; -3.632 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1097 ; clk50        ; clk50       ; 1.000        ; 0.184      ; 4.803      ;
; -3.632 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~93   ; clk50        ; clk50       ; 1.000        ; 0.173      ; 4.792      ;
; -3.630 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~953  ; clk50        ; clk50       ; 1.000        ; 0.169      ; 4.786      ;
; -3.627 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|op26               ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; clk50        ; clk50       ; 1.000        ; 0.179      ; 4.793      ;
; -3.623 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~93   ; clk50        ; clk50       ; 1.000        ; 0.173      ; 4.783      ;
; -3.620 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1055 ; clk50        ; clk50       ; 1.000        ; 0.172      ; 4.779      ;
; -3.620 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~85   ; clk50        ; clk50       ; 1.000        ; 0.187      ; 4.794      ;
; -3.619 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~247  ; clk50        ; clk50       ; 1.000        ; 0.165      ; 4.771      ;
; -3.619 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~953  ; clk50        ; clk50       ; 1.000        ; 0.169      ; 4.775      ;
; -3.616 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1033 ; clk50        ; clk50       ; 1.000        ; 0.170      ; 4.773      ;
; -3.613 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1097 ; clk50        ; clk50       ; 1.000        ; 0.184      ; 4.784      ;
; -3.612 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~981  ; clk50        ; clk50       ; 1.000        ; 0.173      ; 4.772      ;
; -3.612 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~93   ; clk50        ; clk50       ; 1.000        ; 0.173      ; 4.772      ;
; -3.611 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~231  ; clk50        ; clk50       ; 1.000        ; 0.180      ; 4.778      ;
; -3.611 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~85   ; clk50        ; clk50       ; 1.000        ; 0.187      ; 4.785      ;
; -3.607 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1051 ; clk50        ; clk50       ; 1.000        ; 0.187      ; 4.781      ;
; -3.607 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1033 ; clk50        ; clk50       ; 1.000        ; 0.170      ; 4.764      ;
; -3.604 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1097 ; clk50        ; clk50       ; 1.000        ; 0.184      ; 4.775      ;
; -3.601 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~363  ; clk50        ; clk50       ; 1.000        ; -0.041     ; 4.547      ;
; -3.601 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~581  ; clk50        ; clk50       ; 1.000        ; 0.173      ; 4.761      ;
; -3.601 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1055 ; clk50        ; clk50       ; 1.000        ; 0.172      ; 4.760      ;
; -3.600 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~85   ; clk50        ; clk50       ; 1.000        ; 0.187      ; 4.774      ;
; -3.600 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~247  ; clk50        ; clk50       ; 1.000        ; 0.165      ; 4.752      ;
; -3.597 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~569  ; clk50        ; clk50       ; 1.000        ; 0.169      ; 4.753      ;
; -3.596 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1033 ; clk50        ; clk50       ; 1.000        ; 0.170      ; 4.753      ;
; -3.595 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~267  ; clk50        ; clk50       ; 1.000        ; -0.041     ; 4.541      ;
; -3.594 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~597  ; clk50        ; clk50       ; 1.000        ; 0.187      ; 4.768      ;
; -3.593 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~147  ; clk50        ; clk50       ; 1.000        ; 0.171      ; 4.751      ;
; -3.593 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~161  ; clk50        ; clk50       ; 1.000        ; 0.171      ; 4.751      ;
; -3.593 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1097 ; clk50        ; clk50       ; 1.000        ; 0.184      ; 4.764      ;
; -3.593 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~981  ; clk50        ; clk50       ; 1.000        ; 0.173      ; 4.753      ;
; -3.592 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~231  ; clk50        ; clk50       ; 1.000        ; 0.180      ; 4.759      ;
; -3.592 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1055 ; clk50        ; clk50       ; 1.000        ; 0.172      ; 4.751      ;
; -3.591 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~247  ; clk50        ; clk50       ; 1.000        ; 0.165      ; 4.743      ;
; -3.588 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1051 ; clk50        ; clk50       ; 1.000        ; 0.187      ; 4.762      ;
; -3.587 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~173  ; clk50        ; clk50       ; 1.000        ; 0.166      ; 4.740      ;
; -3.587 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[2]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~953  ; clk50        ; clk50       ; 1.000        ; 0.169      ; 4.743      ;
; -3.586 ; serv_rf_top:serv_rf_top|serv_rf_ram_if:rf_ram_if|rcnt[3]                   ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; clk50        ; clk50       ; 1.000        ; 0.157      ; 4.730      ;
; -3.585 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~987  ; clk50        ; clk50       ; 1.000        ; 0.147      ; 4.719      ;
; -3.584 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~981  ; clk50        ; clk50       ; 1.000        ; 0.173      ; 4.744      ;
; -3.583 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|op20               ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|rdata[0]    ; clk50        ; clk50       ; 1.000        ; 0.179      ; 4.749      ;
; -3.583 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~231  ; clk50        ; clk50       ; 1.000        ; 0.180      ; 4.750      ;
; -3.582 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~101  ; clk50        ; clk50       ; 1.000        ; 0.172      ; 4.741      ;
; -3.582 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~363  ; clk50        ; clk50       ; 1.000        ; -0.041     ; 4.528      ;
; -3.582 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~581  ; clk50        ; clk50       ; 1.000        ; 0.173      ; 4.742      ;
; -3.581 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~229  ; clk50        ; clk50       ; 1.000        ; 0.165      ; 4.733      ;
; -3.581 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1055 ; clk50        ; clk50       ; 1.000        ; 0.172      ; 4.740      ;
; -3.580 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[2]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~93   ; clk50        ; clk50       ; 1.000        ; 0.173      ; 4.740      ;
; -3.580 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~247  ; clk50        ; clk50       ; 1.000        ; 0.165      ; 4.732      ;
; -3.579 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~705  ; clk50        ; clk50       ; 1.000        ; 0.171      ; 4.737      ;
; -3.579 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1051 ; clk50        ; clk50       ; 1.000        ; 0.187      ; 4.753      ;
; -3.578 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~151  ; clk50        ; clk50       ; 1.000        ; 0.185      ; 4.750      ;
; -3.578 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~569  ; clk50        ; clk50       ; 1.000        ; 0.169      ; 4.734      ;
; -3.577 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~245  ; clk50        ; clk50       ; 1.000        ; 0.179      ; 4.743      ;
; -3.577 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~419  ; clk50        ; clk50       ; 1.000        ; 0.185      ; 4.749      ;
; -3.576 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~687  ; clk50        ; clk50       ; 1.000        ; -0.031     ; 4.532      ;
; -3.576 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~267  ; clk50        ; clk50       ; 1.000        ; -0.041     ; 4.522      ;
; -3.575 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~597  ; clk50        ; clk50       ; 1.000        ; 0.187      ; 4.749      ;
; -3.574 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~147  ; clk50        ; clk50       ; 1.000        ; 0.171      ; 4.732      ;
; -3.574 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~161  ; clk50        ; clk50       ; 1.000        ; 0.171      ; 4.732      ;
; -3.573 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1087 ; clk50        ; clk50       ; 1.000        ; 0.172      ; 4.732      ;
; -3.573 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1019 ; clk50        ; clk50       ; 1.000        ; 0.169      ; 4.729      ;
; -3.573 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~981  ; clk50        ; clk50       ; 1.000        ; 0.173      ; 4.733      ;
; -3.573 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~363  ; clk50        ; clk50       ; 1.000        ; -0.041     ; 4.519      ;
; -3.573 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~581  ; clk50        ; clk50       ; 1.000        ; 0.173      ; 4.733      ;
; -3.572 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~621  ; clk50        ; clk50       ; 1.000        ; 0.170      ; 4.729      ;
; -3.572 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~231  ; clk50        ; clk50       ; 1.000        ; 0.180      ; 4.739      ;
; -3.570 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~69   ; clk50        ; clk50       ; 1.000        ; 0.181      ; 4.738      ;
; -3.569 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~569  ; clk50        ; clk50       ; 1.000        ; 0.169      ; 4.725      ;
; -3.568 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~655  ; clk50        ; clk50       ; 1.000        ; -0.031     ; 4.524      ;
; -3.568 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[2]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~85   ; clk50        ; clk50       ; 1.000        ; 0.187      ; 4.742      ;
; -3.568 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[3]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1051 ; clk50        ; clk50       ; 1.000        ; 0.187      ; 4.742      ;
; -3.568 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~173  ; clk50        ; clk50       ; 1.000        ; 0.166      ; 4.721      ;
; -3.567 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~853  ; clk50        ; clk50       ; 1.000        ; 0.170      ; 4.724      ;
; -3.567 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[1]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~267  ; clk50        ; clk50       ; 1.000        ; -0.041     ; 4.513      ;
; -3.566 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~1085 ; clk50        ; clk50       ; 1.000        ; 0.169      ; 4.722      ;
; -3.566 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_decode:decode|opcode[4]          ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~549  ; clk50        ; clk50       ; 1.000        ; -0.015     ; 4.538      ;
; -3.566 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt_r[0]           ; serv_rf_top:serv_rf_top|serv_rf_ram:rf_ram|memory~987  ; clk50        ; clk50       ; 1.000        ; 0.147      ; 4.700      ;
+--------+----------------------------------------------------------------------------+--------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk50'                                                                                                                                                                                              ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.179 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[31]        ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[31]        ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; uart_tx_fifo_produce[3]                                                 ; uart_tx_fifo_produce[3]                                                 ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx_fifo_produce[2]                                                 ; uart_tx_fifo_produce[2]                                                 ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_tx_fifo_produce[1]                                                 ; uart_tx_fifo_produce[1]                                                 ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; state                                                                   ; state                                                                   ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx_fifo_produce[3]                                                 ; uart_rx_fifo_produce[3]                                                 ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx_fifo_produce[2]                                                 ; uart_rx_fifo_produce[2]                                                 ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_rx_fifo_produce[1]                                                 ; uart_rx_fifo_produce[1]                                                 ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_mem_if:mem_if|signbit         ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_mem_if:mem_if|signbit         ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; uart_tx_fifo_consume[3]                                                 ; uart_tx_fifo_consume[3]                                                 ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx_fifo_consume[2]                                                 ; uart_tx_fifo_consume[2]                                                 ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx_fifo_consume[1]                                                 ; uart_tx_fifo_consume[1]                                                 ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rs232phytx_state                                                        ; rs232phytx_state                                                        ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tx_count[2]                                                             ; tx_count[2]                                                             ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tx_count[3]                                                             ; tx_count[3]                                                             ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_tx_fifo_readable                                                   ; uart_tx_fifo_readable                                                   ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; tx_count[1]                                                             ; tx_count[1]                                                             ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx_fifo_consume[3]                                                 ; uart_rx_fifo_consume[3]                                                 ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx_fifo_consume[2]                                                 ; uart_rx_fifo_consume[2]                                                 ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx_fifo_consume[1]                                                 ; uart_rx_fifo_consume[1]                                                 ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|ibus_cyc          ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|ibus_cyc          ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|pc_plus_offset_cy_r ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|pc_plus_offset_cy_r ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|c_r             ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|c_r             ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_alu:alu|cmp_r                 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_alu:alu|cmp_r                 ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mcause31              ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mcause31              ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mstatus_mie           ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mstatus_mie           ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mstatus_mpie          ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mstatus_mpie          ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; timer_en_storage                                                        ; timer_en_storage                                                        ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; timer_pending_r                                                         ; timer_pending_r                                                         ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; timer_enable_storage                                                    ; timer_enable_storage                                                    ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; timer_update_value_storage                                              ; timer_update_value_storage                                              ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; grant                                                                   ; grant                                                                   ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt[2]          ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt[2]          ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt[3]          ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_state:state|o_cnt[3]          ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx_fifo_readable                                                   ; uart_rx_fifo_readable                                                   ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_rx_pending                                                         ; uart_rx_pending                                                         ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rx_count[3]                                                             ; rx_count[3]                                                             ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rs232phyrx_state                                                        ; rs232phyrx_state                                                        ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rx_count[2]                                                             ; rx_count[2]                                                             ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rx_count[1]                                                             ; rx_count[1]                                                             ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; uart_tx_fifo_produce[0]                                                 ; uart_tx_fifo_produce[0]                                                 ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; multiregimpl10[2]                                                       ; multiregimpl11[2]                                                       ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_rx_fifo_produce[0]                                                 ; uart_rx_fifo_produce[0]                                                 ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; multiregimpl10[4]                                                       ; multiregimpl11[4]                                                       ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; multiregimpl10[0]                                                       ; multiregimpl11[0]                                                       ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; uart_tx_fifo_consume[0]                                                 ; uart_tx_fifo_consume[0]                                                 ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; tx_count[0]                                                             ; tx_count[0]                                                             ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; storage_1_dat1[7]                                                       ; interface4_dat_r[7]                                                     ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; storage_1_dat1[2]                                                       ; interface4_dat_r[2]                                                     ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; uart_rx_fifo_consume[0]                                                 ; uart_rx_fifo_consume[0]                                                 ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[1]       ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[0]       ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[28]        ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[27]        ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mcause3_0[1]          ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mcause3_0[0]          ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; ram_bus_ram_bus_ack                                                     ; ram_bus_ram_bus_ack                                                     ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; basesoc_ram_bus_ack                                                     ; basesoc_ram_bus_ack                                                     ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; rx_count[0]                                                             ; rx_count[0]                                                             ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.314      ;
; 0.200 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[20]        ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[19]        ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.320      ;
; 0.203 ; rx_count[0]                                                             ; rx_count[1]                                                             ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.323      ;
; 0.204 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[14]      ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[13]      ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.324      ;
; 0.205 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[29]      ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[28]      ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[10]      ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[9]       ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[11]      ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[10]      ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[6]       ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[5]       ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[19]      ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[18]      ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[8]       ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[7]       ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[3]       ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[2]       ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.326      ;
; 0.208 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[9]       ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_ctrl:ctrl|o_ibus_adr[8]       ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.328      ;
; 0.210 ; uart_tx_fifo_consume[1]                                                 ; uart_tx_fifo_consume[2]                                                 ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.330      ;
; 0.211 ; uart_tx_fifo_consume[1]                                                 ; uart_tx_fifo_consume[3]                                                 ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.331      ;
; 0.214 ; uart_tx_fifo_consume[0]                                                 ; uart_tx_fifo_consume[1]                                                 ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.334      ;
; 0.214 ; uart_rx_fifo_readable                                                   ; uart_rx_pending                                                         ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.334      ;
; 0.226 ; rx_tick                                                                 ; rx_count[0]                                                             ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.346      ;
; 0.230 ; rx_tick                                                                 ; rs232phyrx_state                                                        ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.350      ;
; 0.235 ; uart_tx_fifo_produce[0]                                                 ; uart_tx_fifo_produce[3]                                                 ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.356      ;
; 0.235 ; uart_tx_fifo_produce[0]                                                 ; uart_tx_fifo_produce[2]                                                 ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.356      ;
; 0.237 ; uart_tx_fifo_produce[0]                                                 ; uart_tx_fifo_produce[1]                                                 ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.358      ;
; 0.239 ; uart_rx_fifo_produce[1]                                                 ; uart_rx_fifo_produce[3]                                                 ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.360      ;
; 0.239 ; uart_rx_fifo_produce[1]                                                 ; uart_rx_fifo_produce[2]                                                 ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.360      ;
; 0.252 ; scratch_storage[3]                                                      ; interface0_dat_r1[3]                                                    ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.372      ;
; 0.252 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm30_25[2]     ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm30_25[1]     ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.372      ;
; 0.253 ; tx_data[4]                                                              ; tx_data[3]                                                              ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; tx_data[6]                                                              ; tx_data[5]                                                              ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm19_12_20[1]  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm19_12_20[0]  ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; storage_1_dat1[4]                                                       ; interface4_dat_r[4]                                                     ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[19]       ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[18]       ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.382      ;
; 0.255 ; tx_data[2]                                                              ; tx_data[1]                                                              ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; tx_data[3]                                                              ; tx_data[2]                                                              ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm30_25[3]     ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm30_25[2]     ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm30_25[5]     ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm30_25[4]     ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.375      ;
; 0.256 ; tx_data[1]                                                              ; tx_data[0]                                                              ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.376      ;
; 0.256 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mcause3_0[3]          ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_csr:csr|mcause3_0[2]          ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.376      ;
; 0.257 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[18]       ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg2:bufreg2|dat[17]       ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.385      ;
; 0.258 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm24_20[4]     ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm24_20[3]     ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.378      ;
; 0.259 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[13]        ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[12]        ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.387      ;
; 0.259 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[9]         ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[8]         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.387      ;
; 0.259 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[7]         ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[6]         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.387      ;
; 0.259 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm19_12_20[8]  ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm19_12_20[7]  ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.379      ;
; 0.261 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[10]        ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_bufreg:bufreg|data[9]         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.389      ;
; 0.263 ; timer_reload_storage[20]                                                ; interface3_dat_r[20]                                                    ; clk50        ; clk50       ; 0.000        ; 0.037      ; 0.384      ;
; 0.264 ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm11_7[3]      ; serv_rf_top:serv_rf_top|serv_top:cpu|serv_immdec:immdec|imm11_7[2]      ; clk50        ; clk50       ; 0.000        ; 0.036      ; 0.384      ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+------------------+------------+-------+----------+---------+---------------------+
; Clock            ; Setup      ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+------------+-------+----------+---------+---------------------+
; Worst-case Slack ; -10.226    ; 0.179 ; N/A      ; N/A     ; -3.201              ;
;  clk50           ; -10.226    ; 0.179 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS  ; -14484.383 ; 0.0   ; 0.0      ; 0.0     ; -3229.948           ;
;  clk50           ; -14484.383 ; 0.000 ; N/A      ; N/A     ; -3229.948           ;
+------------------+------------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; gpio_out_gpio_out0 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out_gpio_out1 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out_gpio_out2 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out_gpio_out3 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out_gpio_out4 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out_gpio_out5 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out_gpio_out6 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; gpio_out_gpio_out7 ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; serial_tx          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; clk50                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; reset                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio_in_gpio_in0        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio_in_gpio_in5        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio_in_gpio_in4        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio_in_gpio_in6        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio_in_gpio_in1        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio_in_gpio_in2        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio_in_gpio_in3        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; gpio_in_gpio_in7        ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; serial_rx               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; gpio_out_gpio_out0 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; gpio_out_gpio_out1 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; gpio_out_gpio_out2 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; gpio_out_gpio_out3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; gpio_out_gpio_out4 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; gpio_out_gpio_out5 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; gpio_out_gpio_out6 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; gpio_out_gpio_out7 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; serial_tx          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; gpio_out_gpio_out0 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out_gpio_out1 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out_gpio_out2 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out_gpio_out3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out_gpio_out4 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out_gpio_out5 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out_gpio_out6 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; gpio_out_gpio_out7 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; serial_tx          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; gpio_out_gpio_out0 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio_out_gpio_out1 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio_out_gpio_out2 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio_out_gpio_out3 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio_out_gpio_out4 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio_out_gpio_out5 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio_out_gpio_out6 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; gpio_out_gpio_out7 ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; serial_tx          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+--------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk50      ; clk50    ; 462433   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk50      ; clk50    ; 462433   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 10    ; 10   ;
; Unconstrained Input Port Paths  ; 11    ; 11   ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 9     ; 9    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk50  ; clk50 ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                               ;
+------------------+--------------------------------------------------------------------------------------+
; Input Port       ; Comment                                                                              ;
+------------------+--------------------------------------------------------------------------------------+
; gpio_in_gpio_in0 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_in_gpio_in1 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_in_gpio_in2 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_in_gpio_in3 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_in_gpio_in4 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_in_gpio_in5 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_in_gpio_in6 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_in_gpio_in7 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; serial_rx        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------+
; Output Port        ; Comment                                                                               ;
+--------------------+---------------------------------------------------------------------------------------+
; gpio_out_gpio_out0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out_gpio_out1 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out_gpio_out2 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out_gpio_out3 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out_gpio_out4 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out_gpio_out5 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out_gpio_out6 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out_gpio_out7 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; serial_tx          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                               ;
+------------------+--------------------------------------------------------------------------------------+
; Input Port       ; Comment                                                                              ;
+------------------+--------------------------------------------------------------------------------------+
; gpio_in_gpio_in0 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_in_gpio_in1 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_in_gpio_in2 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_in_gpio_in3 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_in_gpio_in4 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_in_gpio_in5 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_in_gpio_in6 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_in_gpio_in7 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset            ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; serial_rx        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                 ;
+--------------------+---------------------------------------------------------------------------------------+
; Output Port        ; Comment                                                                               ;
+--------------------+---------------------------------------------------------------------------------------+
; gpio_out_gpio_out0 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out_gpio_out1 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out_gpio_out2 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out_gpio_out3 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out_gpio_out4 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out_gpio_out5 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out_gpio_out6 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; gpio_out_gpio_out7 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; serial_tx          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Copyright (C) 2025  Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Altera and sold by Altera or its authorized distributors.  Please
    Info: refer to the Altera Software License Subscription Agreements 
    Info: on the Quartus Prime software download page.
    Info: Processing started: Sat Aug 16 14:30:16 2025
Info: Command: quartus_sta omdazz_c4_platform -c omdazz_c4_platform
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: 'omdazz_c4_platform.sdc'
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk50 clk50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -10.226
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.226          -14484.383 clk50 
Info (332146): Worst-case hold slack is 0.436
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.436               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201           -3229.948 clk50 
Info (332114): Report Metastability: Found 10 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.685
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.685          -13520.855 clk50 
Info (332146): Worst-case hold slack is 0.385
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.385               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201           -3229.948 clk50 
Info (332114): Report Metastability: Found 10 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.044
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.044           -5429.285 clk50 
Info (332146): Worst-case hold slack is 0.179
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.179               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -2798.672 clk50 
Info (332114): Report Metastability: Found 10 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4982 megabytes
    Info: Processing ended: Sat Aug 16 14:30:44 2025
    Info: Elapsed time: 00:00:28
    Info: Total CPU time (on all processors): 00:00:03


