###############################################################
#  Generated by:      Cadence Innovus 21.13-s100_1
#  OS:                Linux x86_64(Host ID ic21)
#  Generated on:      Tue Mar  4 18:36:43 2025
#  Design:            sha256
#  Command:           report_timing > ../timing_0.2_400.rpt
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   read_data[30] (v) checked with  leading edge of 'clk'
Beginpoint: address[5]    (^) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: view_tc
Other End Arrival Time          0.000
- External Delay              300.000
+ Phase Shift                 400.000
= Required Time               100.000
- Arrival Time                179.500
= Slack Time                  -79.500
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     = Beginpoint Arrival Time            1.000
     +-------------------------------------------------------------------------------------------+ 
     |     Instance     |       Arc       |          Cell          |  Delay | Arrival | Required | 
     |                  |                 |                        |        |  Time   |   Time   | 
     |------------------+-----------------+------------------------+--------+---------+----------| 
     |                  | address[5] ^    |                        |        |   1.000 |  -78.500 | 
     | FE_RC_1748_0_dup | A ^ -> Y ^      | OR2x2_ASAP7_75t_SL     | 25.700 |  26.700 |  -52.800 | 
     | FE_RC_2478_0     | A ^ -> Y ^      | OR3x1_ASAP7_75t_SL     | 13.700 |  40.400 |  -39.100 | 
     | g18402__9906     | B ^ -> Y v      | NOR2x1p5_ASAP7_75t_SL  | 13.800 |  54.200 |  -25.300 | 
     | g18375__4296     | B v -> Y v      | AND2x6_ASAP7_75t_SL    | 28.100 |  82.300 |    2.800 | 
     | FE_OCPC871_n_884 | A v -> Y v      | BUFx12f_ASAP7_75t_SL   | 27.100 | 109.400 |   29.900 | 
     | g18205__4296     | A2 v -> Y ^     | AOI22x1_ASAP7_75t_SL   | 15.600 | 125.000 |   45.500 | 
     | FE_RC_2854_0     | B ^ -> Y ^      | AND3x2_ASAP7_75t_SL    | 21.500 | 146.500 |   67.000 | 
     | FE_RC_3032_0     | C ^ -> Y v      | NAND4xp75_ASAP7_75t_SL | 24.600 | 171.100 |   91.600 | 
     |                  | read_data[30] v |                        |  8.400 | 179.500 |  100.000 | 
     +-------------------------------------------------------------------------------------------+ 

