Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Apr 21 19:50:53 2019
| Host         : EmbSys18 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Testing_HDMI_wrapper_timing_summary_routed.rpt -pb Testing_HDMI_wrapper_timing_summary_routed.pb -rpx Testing_HDMI_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Testing_HDMI_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 119 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.073        0.000                      0                  180        0.120        0.000                      0                  180        1.500        0.000                       0                   127  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                  ------------         ----------      --------------
sys_clk                                {0.000 4.000}        8.000           125.000         
  clk_out1_Testing_HDMI_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clk_out2_Testing_HDMI_clk_wiz_0_0    {0.000 2.000}        4.000           250.000         
  clkfbout_Testing_HDMI_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         
sys_clk_pin                            {0.000 4.000}        8.000           125.000         
  clk_out1_Testing_HDMI_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clk_out2_Testing_HDMI_clk_wiz_0_0_1  {0.000 2.000}        4.000           250.000         
  clkfbout_Testing_HDMI_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_Testing_HDMI_clk_wiz_0_0         30.234        0.000                      0                  141        0.214        0.000                      0                  141       19.500        0.000                       0                    86  
  clk_out2_Testing_HDMI_clk_wiz_0_0          1.585        0.000                      0                   39        0.232        0.000                      0                   39        1.500        0.000                       0                    37  
  clkfbout_Testing_HDMI_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                              2.000        0.000                       0                     1  
  clk_out1_Testing_HDMI_clk_wiz_0_0_1       30.236        0.000                      0                  141        0.214        0.000                      0                  141       19.500        0.000                       0                    86  
  clk_out2_Testing_HDMI_clk_wiz_0_0_1        1.586        0.000                      0                   39        0.232        0.000                      0                   39        1.500        0.000                       0                    37  
  clkfbout_Testing_HDMI_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                           To Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                           --------                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_Testing_HDMI_clk_wiz_0_0_1  clk_out1_Testing_HDMI_clk_wiz_0_0         30.234        0.000                      0                  141        0.124        0.000                      0                  141  
clk_out1_Testing_HDMI_clk_wiz_0_0    clk_out2_Testing_HDMI_clk_wiz_0_0          1.073        0.000                      0                   30        0.120        0.000                      0                   30  
clk_out1_Testing_HDMI_clk_wiz_0_0_1  clk_out2_Testing_HDMI_clk_wiz_0_0          1.074        0.000                      0                   30        0.122        0.000                      0                   30  
clk_out2_Testing_HDMI_clk_wiz_0_0_1  clk_out2_Testing_HDMI_clk_wiz_0_0          1.585        0.000                      0                   39        0.169        0.000                      0                   39  
clk_out1_Testing_HDMI_clk_wiz_0_0    clk_out1_Testing_HDMI_clk_wiz_0_0_1       30.234        0.000                      0                  141        0.124        0.000                      0                  141  
clk_out1_Testing_HDMI_clk_wiz_0_0    clk_out2_Testing_HDMI_clk_wiz_0_0_1        1.073        0.000                      0                   30        0.120        0.000                      0                   30  
clk_out2_Testing_HDMI_clk_wiz_0_0    clk_out2_Testing_HDMI_clk_wiz_0_0_1        1.585        0.000                      0                   39        0.169        0.000                      0                   39  
clk_out1_Testing_HDMI_clk_wiz_0_0_1  clk_out2_Testing_HDMI_clk_wiz_0_0_1        1.074        0.000                      0                   30        0.122        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       30.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.234ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.688ns  (logic 1.510ns (15.587%)  route 8.178ns (84.413%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.035    -0.681    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/Q
                         net (fo=13, routed)          1.407     1.243    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[2]
    SLICE_X108Y128       LUT3 (Prop_lut3_I1_O)        0.124     1.367 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.943     2.310    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X107Y128       LUT6 (Prop_lut6_I1_O)        0.124     2.434 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.278     3.712    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X107Y125       LUT4 (Prop_lut4_I0_O)        0.124     3.836 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6/O
                         net (fo=4, routed)           1.127     4.963    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6_n_0
    SLICE_X108Y127       LUT6 (Prop_lut6_I0_O)        0.124     5.087 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3/O
                         net (fo=4, routed)           0.740     5.827    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3_n_0
    SLICE_X106Y125       LUT5 (Prop_lut5_I3_O)        0.124     5.951 f  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_17/O
                         net (fo=3, routed)           1.088     7.039    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_17_n_0
    SLICE_X108Y126       LUT6 (Prop_lut6_I5_O)        0.124     7.163 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_14/O
                         net (fo=1, routed)           0.789     7.952    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_14_n_0
    SLICE_X107Y126       LUT6 (Prop_lut6_I4_O)        0.124     8.076 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4/O
                         net (fo=2, routed)           0.806     8.882    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X107Y127       LUT6 (Prop_lut6_I4_O)        0.124     9.006 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000     9.006    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2_n_0
    SLICE_X107Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.843    38.674    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X107Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/C
                         clock pessimism              0.625    39.300    
                         clock uncertainty           -0.090    39.210    
    SLICE_X107Y127       FDRE (Setup_fdre_C_D)        0.031    39.241    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.241    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                 30.234    

Slack (MET) :             30.458ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.465ns  (logic 1.510ns (15.954%)  route 7.955ns (84.046%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.035    -0.681    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/Q
                         net (fo=13, routed)          1.407     1.243    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[2]
    SLICE_X108Y128       LUT3 (Prop_lut3_I1_O)        0.124     1.367 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.943     2.310    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X107Y128       LUT6 (Prop_lut6_I1_O)        0.124     2.434 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.278     3.712    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X107Y125       LUT4 (Prop_lut4_I0_O)        0.124     3.836 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6/O
                         net (fo=4, routed)           1.127     4.963    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6_n_0
    SLICE_X108Y127       LUT6 (Prop_lut6_I0_O)        0.124     5.087 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3/O
                         net (fo=4, routed)           0.740     5.827    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3_n_0
    SLICE_X106Y125       LUT5 (Prop_lut5_I3_O)        0.124     5.951 f  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_17/O
                         net (fo=3, routed)           1.088     7.039    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_17_n_0
    SLICE_X108Y126       LUT6 (Prop_lut6_I5_O)        0.124     7.163 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_14/O
                         net (fo=1, routed)           0.789     7.952    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_14_n_0
    SLICE_X107Y126       LUT6 (Prop_lut6_I4_O)        0.124     8.076 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4/O
                         net (fo=2, routed)           0.583     8.659    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X106Y127       LUT6 (Prop_lut6_I4_O)        0.124     8.783 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1/O
                         net (fo=1, routed)           0.000     8.783    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1_n_0
    SLICE_X106Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.843    38.674    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X106Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
                         clock pessimism              0.625    39.300    
                         clock uncertainty           -0.090    39.210    
    SLICE_X106Y127       FDRE (Setup_fdre_C_D)        0.032    39.242    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.242    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                 30.458    

Slack (MET) :             31.267ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.699ns  (logic 1.414ns (16.254%)  route 7.285ns (83.746%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.035    -0.681    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/Q
                         net (fo=13, routed)          1.407     1.243    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[2]
    SLICE_X108Y128       LUT3 (Prop_lut3_I1_O)        0.124     1.367 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.943     2.310    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X107Y128       LUT6 (Prop_lut6_I1_O)        0.124     2.434 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.278     3.712    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X107Y125       LUT4 (Prop_lut4_I0_O)        0.124     3.836 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6/O
                         net (fo=4, routed)           1.127     4.963    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6_n_0
    SLICE_X108Y127       LUT6 (Prop_lut6_I0_O)        0.124     5.087 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3/O
                         net (fo=4, routed)           0.736     5.823    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3_n_0
    SLICE_X106Y125       LUT6 (Prop_lut6_I2_O)        0.124     5.947 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6/O
                         net (fo=5, routed)           0.829     6.776    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6_n_0
    SLICE_X106Y126       LUT6 (Prop_lut6_I2_O)        0.124     6.900 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_2/O
                         net (fo=2, routed)           0.966     7.866    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_2_n_0
    SLICE_X106Y127       LUT4 (Prop_lut4_I3_O)        0.152     8.018 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     8.018    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1_n_0
    SLICE_X106Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.843    38.674    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X106Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/C
                         clock pessimism              0.625    39.300    
                         clock uncertainty           -0.090    39.210    
    SLICE_X106Y127       FDRE (Setup_fdre_C_D)        0.075    39.285    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.285    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                 31.267    

Slack (MET) :             31.340ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.533ns  (logic 1.931ns (22.629%)  route 6.602ns (77.371%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.044    -0.672    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.456    -0.216 f  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/Q
                         net (fo=9, routed)           1.308     1.092    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[3]
    SLICE_X111Y128       LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0/O
                         net (fo=1, routed)           0.831     2.046    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0_n_0
    SLICE_X111Y129       LUT6 (Prop_lut6_I0_O)        0.124     2.170 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.529     2.699    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X111Y129       LUT5 (Prop_lut5_I4_O)        0.124     2.823 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_2/O
                         net (fo=7, routed)           0.820     3.643    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_2_n_0
    SLICE_X107Y129       LUT6 (Prop_lut6_I2_O)        0.124     3.767 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.664     4.431    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y129       LUT2 (Prop_lut2_I1_O)        0.154     4.585 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.779     5.364    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X108Y128       LUT3 (Prop_lut3_I2_O)        0.353     5.717 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.076     6.794    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X106Y128       LUT6 (Prop_lut6_I5_O)        0.348     7.142 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_4__0/O
                         net (fo=3, routed)           0.595     7.737    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_4__0_n_0
    SLICE_X106Y129       LUT3 (Prop_lut3_I1_O)        0.124     7.861 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     7.861    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0_n_0
    SLICE_X106Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.846    38.677    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/C
                         clock pessimism              0.584    39.262    
                         clock uncertainty           -0.090    39.172    
    SLICE_X106Y129       FDRE (Setup_fdre_C_D)        0.029    39.201    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.201    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                 31.340    

Slack (MET) :             31.353ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.522ns  (logic 1.931ns (22.659%)  route 6.591ns (77.341%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.044    -0.672    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.456    -0.216 f  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/Q
                         net (fo=9, routed)           1.308     1.092    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[3]
    SLICE_X111Y128       LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0/O
                         net (fo=1, routed)           0.831     2.046    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0_n_0
    SLICE_X111Y129       LUT6 (Prop_lut6_I0_O)        0.124     2.170 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.529     2.699    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X111Y129       LUT5 (Prop_lut5_I4_O)        0.124     2.823 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_2/O
                         net (fo=7, routed)           0.820     3.643    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_2_n_0
    SLICE_X107Y129       LUT6 (Prop_lut6_I2_O)        0.124     3.767 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.664     4.431    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y129       LUT2 (Prop_lut2_I1_O)        0.154     4.585 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.779     5.364    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X108Y128       LUT3 (Prop_lut3_I2_O)        0.353     5.717 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.076     6.794    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X106Y128       LUT6 (Prop_lut6_I5_O)        0.348     7.142 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_4__0/O
                         net (fo=3, routed)           0.584     7.726    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_4__0_n_0
    SLICE_X106Y129       LUT6 (Prop_lut6_I4_O)        0.124     7.850 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     7.850    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X106Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.846    38.677    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.584    39.262    
                         clock uncertainty           -0.090    39.172    
    SLICE_X106Y129       FDRE (Setup_fdre_C_D)        0.031    39.203    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.203    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                 31.353    

Slack (MET) :             31.360ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.559ns  (logic 1.957ns (22.864%)  route 6.602ns (77.136%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.044    -0.672    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.456    -0.216 f  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/Q
                         net (fo=9, routed)           1.308     1.092    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[3]
    SLICE_X111Y128       LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0/O
                         net (fo=1, routed)           0.831     2.046    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0_n_0
    SLICE_X111Y129       LUT6 (Prop_lut6_I0_O)        0.124     2.170 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.529     2.699    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X111Y129       LUT5 (Prop_lut5_I4_O)        0.124     2.823 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_2/O
                         net (fo=7, routed)           0.820     3.643    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_2_n_0
    SLICE_X107Y129       LUT6 (Prop_lut6_I2_O)        0.124     3.767 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.664     4.431    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y129       LUT2 (Prop_lut2_I1_O)        0.154     4.585 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.779     5.364    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X108Y128       LUT3 (Prop_lut3_I2_O)        0.353     5.717 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.076     6.794    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X106Y128       LUT6 (Prop_lut6_I5_O)        0.348     7.142 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_4__0/O
                         net (fo=3, routed)           0.595     7.737    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_4__0_n_0
    SLICE_X106Y129       LUT5 (Prop_lut5_I1_O)        0.150     7.887 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     7.887    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0_n_0
    SLICE_X106Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.846    38.677    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                         clock pessimism              0.584    39.262    
                         clock uncertainty           -0.090    39.172    
    SLICE_X106Y129       FDRE (Setup_fdre_C_D)        0.075    39.247    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.247    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                 31.360    

Slack (MET) :             31.404ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.406ns  (logic 1.386ns (16.488%)  route 7.020ns (83.512%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.035    -0.681    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/Q
                         net (fo=13, routed)          1.407     1.243    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[2]
    SLICE_X108Y128       LUT3 (Prop_lut3_I1_O)        0.124     1.367 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.943     2.310    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X107Y128       LUT6 (Prop_lut6_I1_O)        0.124     2.434 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.278     3.712    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X107Y125       LUT4 (Prop_lut4_I0_O)        0.124     3.836 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6/O
                         net (fo=4, routed)           1.127     4.963    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6_n_0
    SLICE_X108Y127       LUT6 (Prop_lut6_I0_O)        0.124     5.087 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3/O
                         net (fo=4, routed)           0.736     5.823    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3_n_0
    SLICE_X106Y125       LUT6 (Prop_lut6_I2_O)        0.124     5.947 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6/O
                         net (fo=5, routed)           0.420     6.368    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6_n_0
    SLICE_X107Y126       LUT3 (Prop_lut3_I1_O)        0.124     6.492 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0/O
                         net (fo=3, routed)           0.730     7.221    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0_n_0
    SLICE_X106Y127       LUT2 (Prop_lut2_I1_O)        0.124     7.345 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_1/O
                         net (fo=1, routed)           0.379     7.725    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_1_n_0
    SLICE_X106Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.843    38.674    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X106Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[0]/C
                         clock pessimism              0.625    39.300    
                         clock uncertainty           -0.090    39.210    
    SLICE_X106Y127       FDRE (Setup_fdre_C_D)       -0.081    39.129    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         39.129    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                 31.404    

Slack (MET) :             31.516ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.086ns  (logic 1.836ns (22.705%)  route 6.250ns (77.295%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.044    -0.672    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.456    -0.216 f  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/Q
                         net (fo=9, routed)           1.308     1.092    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[3]
    SLICE_X111Y128       LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0/O
                         net (fo=1, routed)           0.831     2.046    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0_n_0
    SLICE_X111Y129       LUT6 (Prop_lut6_I0_O)        0.124     2.170 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.529     2.699    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X111Y129       LUT5 (Prop_lut5_I4_O)        0.124     2.823 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_2/O
                         net (fo=7, routed)           0.820     3.643    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_2_n_0
    SLICE_X107Y129       LUT6 (Prop_lut6_I2_O)        0.124     3.767 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.664     4.431    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y129       LUT2 (Prop_lut2_I1_O)        0.154     4.585 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.779     5.364    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X108Y128       LUT3 (Prop_lut3_I2_O)        0.353     5.717 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.673     6.390    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X110Y128       LUT3 (Prop_lut3_I0_O)        0.377     6.767 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_1__1/O
                         net (fo=1, routed)           0.647     7.414    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_1__1_n_0
    SLICE_X110Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.848    38.679    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
                         clock pessimism              0.624    39.304    
                         clock uncertainty           -0.090    39.214    
    SLICE_X110Y128       FDRE (Setup_fdre_C_D)       -0.284    38.930    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         38.930    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                 31.516    

Slack (MET) :             31.533ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.386ns  (logic 1.622ns (19.341%)  route 6.764ns (80.659%))
  Logic Levels:           7  (LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.035    -0.681    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/Q
                         net (fo=13, routed)          1.407     1.243    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[2]
    SLICE_X108Y128       LUT3 (Prop_lut3_I1_O)        0.124     1.367 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.943     2.310    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X107Y128       LUT6 (Prop_lut6_I1_O)        0.124     2.434 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.278     3.712    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X107Y125       LUT4 (Prop_lut4_I0_O)        0.124     3.836 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6/O
                         net (fo=4, routed)           0.975     4.811    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6_n_0
    SLICE_X108Y127       LUT6 (Prop_lut6_I5_O)        0.124     4.935 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.578     5.513    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X106Y127       LUT5 (Prop_lut5_I4_O)        0.124     5.637 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2/O
                         net (fo=1, routed)           0.655     6.292    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2_n_0
    SLICE_X107Y127       LUT4 (Prop_lut4_I3_O)        0.152     6.444 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1/O
                         net (fo=15, routed)          0.929     7.373    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1_n_0
    SLICE_X109Y126       LUT4 (Prop_lut4_I3_O)        0.332     7.705 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_1__0/O
                         net (fo=1, routed)           0.000     7.705    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_1__0_n_0
    SLICE_X109Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.842    38.673    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/C
                         clock pessimism              0.625    39.299    
                         clock uncertainty           -0.090    39.209    
    SLICE_X109Y126       FDRE (Setup_fdre_C_D)        0.029    39.238    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                         39.238    
                         arrival time                          -7.705    
  -------------------------------------------------------------------
                         slack                                 31.533    

Slack (MET) :             31.551ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.414ns  (logic 1.650ns (19.609%)  route 6.764ns (80.391%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.035    -0.681    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/Q
                         net (fo=13, routed)          1.407     1.243    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[2]
    SLICE_X108Y128       LUT3 (Prop_lut3_I1_O)        0.124     1.367 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.943     2.310    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X107Y128       LUT6 (Prop_lut6_I1_O)        0.124     2.434 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.278     3.712    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X107Y125       LUT4 (Prop_lut4_I0_O)        0.124     3.836 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6/O
                         net (fo=4, routed)           0.975     4.811    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6_n_0
    SLICE_X108Y127       LUT6 (Prop_lut6_I5_O)        0.124     4.935 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.578     5.513    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X106Y127       LUT5 (Prop_lut5_I4_O)        0.124     5.637 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2/O
                         net (fo=1, routed)           0.655     6.292    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2_n_0
    SLICE_X107Y127       LUT4 (Prop_lut4_I3_O)        0.152     6.444 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1/O
                         net (fo=15, routed)          0.929     7.373    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1_n_0
    SLICE_X109Y126       LUT2 (Prop_lut2_I1_O)        0.360     7.733 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[3]_i_1__0/O
                         net (fo=1, routed)           0.000     7.733    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[3]_i_1__0_n_0
    SLICE_X109Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.842    38.673    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
                         clock pessimism              0.625    39.299    
                         clock uncertainty           -0.090    39.209    
    SLICE_X109Y126       FDRE (Setup_fdre_C_D)        0.075    39.284    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         39.284    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                 31.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.909%)  route 0.135ns (42.091%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/Q
                         net (fo=10, routed)          0.135    -0.249    Testing_HDMI_i/HDMI_test_0/inst/encode_B/CD[0]
    SLICE_X111Y127       LUT4 (Prop_lut4_I3_O)        0.045    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_1_n_0
    SLICE_X111Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.981    -0.759    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X111Y127       FDRE (Hold_fdre_C_D)         0.092    -0.418    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.981%)  route 0.135ns (42.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.707    -0.524    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X106Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/Q
                         net (fo=4, routed)           0.135    -0.248    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]
    SLICE_X107Y127       LUT6 (Prop_lut6_I3_O)        0.045    -0.203 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.203    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2_n_0
    SLICE_X107Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X107Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/C
                         clock pessimism              0.251    -0.511    
    SLICE_X107Y127       FDRE (Hold_fdre_C_D)         0.092    -0.419    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.328%)  route 0.143ns (40.672%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.164    -0.361 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.143    -0.218    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]_0
    SLICE_X112Y127       LUT6 (Prop_lut6_I1_O)        0.045    -0.173 r  Testing_HDMI_i/HDMI_test_0/inst/vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.173    Testing_HDMI_i/HDMI_test_0/inst/vSync0
    SLICE_X112Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.981    -0.759    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/C
                         clock pessimism              0.249    -0.510    
    SLICE_X112Y127       FDRE (Hold_fdre_C_D)         0.121    -0.389    Testing_HDMI_i/HDMI_test_0/inst/vSync_reg
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.189ns (51.733%)  route 0.176ns (48.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/Q
                         net (fo=10, routed)          0.176    -0.208    Testing_HDMI_i/HDMI_test_0/inst/encode_B/CD[0]
    SLICE_X112Y127       LUT4 (Prop_lut4_I2_O)        0.048    -0.160 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.160    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_1__0_n_0
    SLICE_X112Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.981    -0.759    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X112Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X112Y127       FDRE (Hold_fdre_C_D)         0.131    -0.379    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.708    -0.523    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.143    -0.239    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X110Y128       LUT5 (Prop_lut5_I1_O)        0.045    -0.194 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.194    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_1__1_n_0
    SLICE_X110Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.982    -0.758    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
                         clock pessimism              0.248    -0.510    
    SLICE_X110Y128       FDRE (Hold_fdre_C_D)         0.091    -0.419    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.334%)  route 0.176ns (48.666%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 f  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/Q
                         net (fo=10, routed)          0.176    -0.208    Testing_HDMI_i/HDMI_test_0/inst/encode_B/CD[0]
    SLICE_X112Y127       LUT4 (Prop_lut4_I3_O)        0.045    -0.163 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.163    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[4]_i_1__1_n_0
    SLICE_X112Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.981    -0.759    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X112Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X112Y127       FDRE (Hold_fdre_C_D)         0.121    -0.389    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.822%)  route 0.101ns (29.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.148    -0.377 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/Q
                         net (fo=4, routed)           0.101    -0.276    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]_0
    SLICE_X112Y126       LUT6 (Prop_lut6_I3_O)        0.098    -0.178 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.178    Testing_HDMI_i/HDMI_test_0/inst/CounterY[9]_i_2_n_0
    SLICE_X112Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
                         clock pessimism              0.236    -0.525    
    SLICE_X112Y126       FDRE (Hold_fdre_C_D)         0.121    -0.404    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.679%)  route 0.167ns (47.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.708    -0.523    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          0.167    -0.215    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X109Y128       LUT6 (Prop_lut6_I3_O)        0.045    -0.170 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.170    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[4]_i_1__0_n_0
    SLICE_X109Y128       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y128       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/C
                         clock pessimism              0.271    -0.490    
    SLICE_X109Y128       FDSE (Hold_fdse_C_D)         0.092    -0.398    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.189ns (53.360%)  route 0.165ns (46.640%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 f  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/Q
                         net (fo=10, routed)          0.165    -0.219    Testing_HDMI_i/HDMI_test_0/inst/encode_B/CD[0]
    SLICE_X111Y127       LUT4 (Prop_lut4_I3_O)        0.048    -0.171 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.171    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[6]_i_1__0_n_0
    SLICE_X111Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.981    -0.759    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X111Y127       FDRE (Hold_fdre_C_D)         0.107    -0.403    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.214%)  route 0.157ns (45.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/Q
                         net (fo=13, routed)          0.157    -0.227    Testing_HDMI_i/HDMI_test_0/inst/encode_B/DrawArea
    SLICE_X113Y127       LUT3 (Prop_lut3_I1_O)        0.045    -0.182 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[1]_i_1_n_0
    SLICE_X113Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.981    -0.759    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X113Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X113Y127       FDRE (Hold_fdre_C_D)         0.091    -0.419    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Testing_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y124   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y123   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y123   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y123   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y127   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y126   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y126   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X113Y126   Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y124   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y123   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y123   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y123   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y129   Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y129   Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y129   Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y129   Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y130   Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y130   Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y124   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y124   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y123   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y123   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y123   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y123   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y123   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y123   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y127   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y127   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.580ns (30.170%)  route 1.342ns (69.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 2.674 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.037    -0.679    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.456    -0.223 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.428    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X111Y125       LUT4 (Prop_lut4_I0_O)        0.124     0.552 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.691     1.243    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.843     2.674    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.646     3.321    
                         clock uncertainty           -0.063     3.257    
    SLICE_X111Y125       FDRE (Setup_fdre_C_R)       -0.429     2.828    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.828    
                         arrival time                          -1.243    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.580ns (30.170%)  route 1.342ns (69.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 2.674 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.037    -0.679    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.456    -0.223 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.428    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X111Y125       LUT4 (Prop_lut4_I0_O)        0.124     0.552 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.691     1.243    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.843     2.674    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.646     3.321    
                         clock uncertainty           -0.063     3.257    
    SLICE_X111Y125       FDRE (Setup_fdre_C_R)       -0.429     2.828    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.828    
                         arrival time                          -1.243    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.580ns (30.170%)  route 1.342ns (69.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 2.674 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.037    -0.679    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.456    -0.223 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.428    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X111Y125       LUT4 (Prop_lut4_I0_O)        0.124     0.552 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.691     1.243    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.843     2.674    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.646     3.321    
                         clock uncertainty           -0.063     3.257    
    SLICE_X111Y125       FDRE (Setup_fdre_C_R)       -0.429     2.828    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.828    
                         arrival time                          -1.243    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.580ns (30.170%)  route 1.342ns (69.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 2.674 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.037    -0.679    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.456    -0.223 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.428    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X111Y125       LUT4 (Prop_lut4_I0_O)        0.124     0.552 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.691     1.243    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.843     2.674    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.646     3.321    
                         clock uncertainty           -0.063     3.257    
    SLICE_X111Y125       FDRE (Setup_fdre_C_R)       -0.429     2.828    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.828    
                         arrival time                          -1.243    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             2.145ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.580ns (33.843%)  route 1.134ns (66.157%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.037    -0.679    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.456    -0.223 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.428    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X111Y125       LUT4 (Prop_lut4_I0_O)        0.124     0.552 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.483     1.034    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.845     2.676    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                         clock pessimism              0.624     3.301    
                         clock uncertainty           -0.063     3.237    
    SLICE_X111Y126       FDRE (Setup_fdre_C_D)       -0.058     3.179    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          3.179    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                  2.145    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 0.580ns (34.892%)  route 1.082ns (65.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 2.674 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.039    -0.677    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.456    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.082     0.861    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y127       LUT3 (Prop_lut3_I1_O)        0.124     0.985 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.985    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.843     2.674    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.584     3.259    
                         clock uncertainty           -0.063     3.195    
    SLICE_X109Y127       FDRE (Setup_fdre_C_D)        0.031     3.226    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          3.226    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.256ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.692ns  (logic 0.610ns (36.046%)  route 1.082ns (63.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 2.674 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.039    -0.677    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.456    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.082     0.861    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y127       LUT3 (Prop_lut3_I1_O)        0.154     1.015 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.015    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.843     2.674    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.584     3.259    
                         clock uncertainty           -0.063     3.195    
    SLICE_X109Y127       FDRE (Setup_fdre_C_D)        0.075     3.270    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          3.270    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                  2.256    

Slack (MET) :             2.332ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.718ns (45.596%)  route 0.857ns (54.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.038    -0.678    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y127       FDRE (Prop_fdre_C_Q)         0.419    -0.259 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/Q
                         net (fo=1, routed)           0.857     0.597    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[8]
    SLICE_X110Y126       LUT3 (Prop_lut3_I2_O)        0.299     0.896 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.896    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.845     2.676    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.584     3.261    
                         clock uncertainty           -0.063     3.197    
    SLICE_X110Y126       FDRE (Setup_fdre_C_D)        0.031     3.228    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          3.228    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.580ns (35.722%)  route 1.044ns (64.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.039    -0.677    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.456    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/Q
                         net (fo=1, routed)           1.044     0.822    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[1]
    SLICE_X111Y126       LUT3 (Prop_lut3_I2_O)        0.124     0.946 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     0.946    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1_n_0
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.845     2.676    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.646     3.323    
                         clock uncertainty           -0.063     3.259    
    SLICE_X111Y126       FDRE (Setup_fdre_C_D)        0.029     3.288    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          3.288    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                  2.342    

Slack (MET) :             2.383ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.605ns (38.655%)  route 0.960ns (61.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 2.674 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.039    -0.677    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDRE (Prop_fdre_C_Q)         0.456    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/Q
                         net (fo=1, routed)           0.960     0.739    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[9]
    SLICE_X109Y127       LUT3 (Prop_lut3_I2_O)        0.149     0.888 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     0.888    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.843     2.674    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
                         clock pessimism              0.584     3.259    
                         clock uncertainty           -0.063     3.195    
    SLICE_X109Y127       FDRE (Setup_fdre_C_D)        0.075     3.270    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          3.270    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                  2.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.232ns (68.497%)  route 0.107ns (31.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           0.107    -0.290    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[7]
    SLICE_X110Y126       LUT3 (Prop_lut3_I2_O)        0.104    -0.186 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.236    -0.525    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.107    -0.418    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.190ns (53.748%)  route 0.164ns (46.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.164    -0.221    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X110Y126       LUT3 (Prop_lut3_I1_O)        0.049    -0.172 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.249    -0.512    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.107    -0.405    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.707    -0.524    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/Q
                         net (fo=1, routed)           0.159    -0.224    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[6]
    SLICE_X109Y127       LUT3 (Prop_lut3_I2_O)        0.042    -0.182 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.238    -0.524    
    SLICE_X109Y127       FDRE (Hold_fdre_C_D)         0.107    -0.417    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.219%)  route 0.164ns (46.781%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.164    -0.221    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X110Y126       LUT2 (Prop_lut2_I0_O)        0.045    -0.176 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[9]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/C
                         clock pessimism              0.249    -0.512    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.092    -0.420    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.178    -0.207    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X111Y125       LUT2 (Prop_lut2_I0_O)        0.042    -0.165 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1_n_0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.236    -0.526    
    SLICE_X111Y125       FDRE (Hold_fdre_C_D)         0.107    -0.419    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.184ns (50.535%)  route 0.180ns (49.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.180    -0.205    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X111Y125       LUT4 (Prop_lut4_I1_O)        0.043    -0.162 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.162    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2_n_0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.236    -0.526    
    SLICE_X111Y125       FDRE (Hold_fdre_C_D)         0.107    -0.419    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.178    -0.207    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X111Y125       LUT1 (Prop_lut1_I0_O)        0.045    -0.162 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]_i_1_n_0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.236    -0.526    
    SLICE_X111Y125       FDRE (Hold_fdre_C_D)         0.091    -0.435    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.805%)  route 0.180ns (49.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.180    -0.205    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X111Y125       LUT3 (Prop_lut3_I0_O)        0.045    -0.160 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1_n_0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.236    -0.526    
    SLICE_X111Y125       FDRE (Hold_fdre_C_D)         0.092    -0.434    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.223ns (56.438%)  route 0.172ns (43.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/Q
                         net (fo=1, routed)           0.172    -0.225    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[9]
    SLICE_X110Y126       LUT3 (Prop_lut3_I2_O)        0.095    -0.130 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.249    -0.512    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.107    -0.405    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.366%)  route 0.215ns (53.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.707    -0.524    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/Q
                         net (fo=1, routed)           0.215    -0.168    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[4]
    SLICE_X110Y126       LUT3 (Prop_lut3_I2_O)        0.045    -0.123 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.271    -0.490    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.092    -0.398    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_Testing_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y17   Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X111Y125   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X111Y125   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X111Y125   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X111Y125   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X110Y127   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X110Y126   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X110Y126   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X109Y127   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y127   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y127   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y127   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y127   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y127   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y127   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y127   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y127   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y126   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y126   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y125   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y125   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y125   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y125   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y125   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y125   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y125   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y125   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y127   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y127   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Testing_HDMI_clk_wiz_0_0
  To Clock:  clkfbout_Testing_HDMI_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Testing_HDMI_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   Testing_HDMI_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       30.236ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.236ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.688ns  (logic 1.510ns (15.587%)  route 8.178ns (84.413%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.035    -0.681    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/Q
                         net (fo=13, routed)          1.407     1.243    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[2]
    SLICE_X108Y128       LUT3 (Prop_lut3_I1_O)        0.124     1.367 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.943     2.310    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X107Y128       LUT6 (Prop_lut6_I1_O)        0.124     2.434 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.278     3.712    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X107Y125       LUT4 (Prop_lut4_I0_O)        0.124     3.836 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6/O
                         net (fo=4, routed)           1.127     4.963    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6_n_0
    SLICE_X108Y127       LUT6 (Prop_lut6_I0_O)        0.124     5.087 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3/O
                         net (fo=4, routed)           0.740     5.827    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3_n_0
    SLICE_X106Y125       LUT5 (Prop_lut5_I3_O)        0.124     5.951 f  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_17/O
                         net (fo=3, routed)           1.088     7.039    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_17_n_0
    SLICE_X108Y126       LUT6 (Prop_lut6_I5_O)        0.124     7.163 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_14/O
                         net (fo=1, routed)           0.789     7.952    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_14_n_0
    SLICE_X107Y126       LUT6 (Prop_lut6_I4_O)        0.124     8.076 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4/O
                         net (fo=2, routed)           0.806     8.882    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X107Y127       LUT6 (Prop_lut6_I4_O)        0.124     9.006 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000     9.006    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2_n_0
    SLICE_X107Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.843    38.674    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X107Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/C
                         clock pessimism              0.625    39.300    
                         clock uncertainty           -0.088    39.212    
    SLICE_X107Y127       FDRE (Setup_fdre_C_D)        0.031    39.243    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.243    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                 30.236    

Slack (MET) :             30.460ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.465ns  (logic 1.510ns (15.954%)  route 7.955ns (84.046%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.035    -0.681    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/Q
                         net (fo=13, routed)          1.407     1.243    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[2]
    SLICE_X108Y128       LUT3 (Prop_lut3_I1_O)        0.124     1.367 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.943     2.310    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X107Y128       LUT6 (Prop_lut6_I1_O)        0.124     2.434 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.278     3.712    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X107Y125       LUT4 (Prop_lut4_I0_O)        0.124     3.836 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6/O
                         net (fo=4, routed)           1.127     4.963    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6_n_0
    SLICE_X108Y127       LUT6 (Prop_lut6_I0_O)        0.124     5.087 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3/O
                         net (fo=4, routed)           0.740     5.827    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3_n_0
    SLICE_X106Y125       LUT5 (Prop_lut5_I3_O)        0.124     5.951 f  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_17/O
                         net (fo=3, routed)           1.088     7.039    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_17_n_0
    SLICE_X108Y126       LUT6 (Prop_lut6_I5_O)        0.124     7.163 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_14/O
                         net (fo=1, routed)           0.789     7.952    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_14_n_0
    SLICE_X107Y126       LUT6 (Prop_lut6_I4_O)        0.124     8.076 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4/O
                         net (fo=2, routed)           0.583     8.659    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X106Y127       LUT6 (Prop_lut6_I4_O)        0.124     8.783 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1/O
                         net (fo=1, routed)           0.000     8.783    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1_n_0
    SLICE_X106Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.843    38.674    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X106Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
                         clock pessimism              0.625    39.300    
                         clock uncertainty           -0.088    39.212    
    SLICE_X106Y127       FDRE (Setup_fdre_C_D)        0.032    39.244    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.244    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                 30.460    

Slack (MET) :             31.269ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.699ns  (logic 1.414ns (16.254%)  route 7.285ns (83.746%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.035    -0.681    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/Q
                         net (fo=13, routed)          1.407     1.243    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[2]
    SLICE_X108Y128       LUT3 (Prop_lut3_I1_O)        0.124     1.367 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.943     2.310    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X107Y128       LUT6 (Prop_lut6_I1_O)        0.124     2.434 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.278     3.712    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X107Y125       LUT4 (Prop_lut4_I0_O)        0.124     3.836 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6/O
                         net (fo=4, routed)           1.127     4.963    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6_n_0
    SLICE_X108Y127       LUT6 (Prop_lut6_I0_O)        0.124     5.087 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3/O
                         net (fo=4, routed)           0.736     5.823    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3_n_0
    SLICE_X106Y125       LUT6 (Prop_lut6_I2_O)        0.124     5.947 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6/O
                         net (fo=5, routed)           0.829     6.776    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6_n_0
    SLICE_X106Y126       LUT6 (Prop_lut6_I2_O)        0.124     6.900 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_2/O
                         net (fo=2, routed)           0.966     7.866    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_2_n_0
    SLICE_X106Y127       LUT4 (Prop_lut4_I3_O)        0.152     8.018 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     8.018    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1_n_0
    SLICE_X106Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.843    38.674    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X106Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/C
                         clock pessimism              0.625    39.300    
                         clock uncertainty           -0.088    39.212    
    SLICE_X106Y127       FDRE (Setup_fdre_C_D)        0.075    39.287    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.287    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                 31.269    

Slack (MET) :             31.342ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.533ns  (logic 1.931ns (22.629%)  route 6.602ns (77.371%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.044    -0.672    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.456    -0.216 f  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/Q
                         net (fo=9, routed)           1.308     1.092    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[3]
    SLICE_X111Y128       LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0/O
                         net (fo=1, routed)           0.831     2.046    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0_n_0
    SLICE_X111Y129       LUT6 (Prop_lut6_I0_O)        0.124     2.170 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.529     2.699    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X111Y129       LUT5 (Prop_lut5_I4_O)        0.124     2.823 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_2/O
                         net (fo=7, routed)           0.820     3.643    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_2_n_0
    SLICE_X107Y129       LUT6 (Prop_lut6_I2_O)        0.124     3.767 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.664     4.431    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y129       LUT2 (Prop_lut2_I1_O)        0.154     4.585 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.779     5.364    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X108Y128       LUT3 (Prop_lut3_I2_O)        0.353     5.717 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.076     6.794    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X106Y128       LUT6 (Prop_lut6_I5_O)        0.348     7.142 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_4__0/O
                         net (fo=3, routed)           0.595     7.737    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_4__0_n_0
    SLICE_X106Y129       LUT3 (Prop_lut3_I1_O)        0.124     7.861 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     7.861    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0_n_0
    SLICE_X106Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.846    38.677    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/C
                         clock pessimism              0.584    39.262    
                         clock uncertainty           -0.088    39.174    
    SLICE_X106Y129       FDRE (Setup_fdre_C_D)        0.029    39.203    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.203    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                 31.342    

Slack (MET) :             31.355ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.522ns  (logic 1.931ns (22.659%)  route 6.591ns (77.341%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.044    -0.672    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.456    -0.216 f  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/Q
                         net (fo=9, routed)           1.308     1.092    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[3]
    SLICE_X111Y128       LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0/O
                         net (fo=1, routed)           0.831     2.046    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0_n_0
    SLICE_X111Y129       LUT6 (Prop_lut6_I0_O)        0.124     2.170 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.529     2.699    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X111Y129       LUT5 (Prop_lut5_I4_O)        0.124     2.823 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_2/O
                         net (fo=7, routed)           0.820     3.643    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_2_n_0
    SLICE_X107Y129       LUT6 (Prop_lut6_I2_O)        0.124     3.767 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.664     4.431    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y129       LUT2 (Prop_lut2_I1_O)        0.154     4.585 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.779     5.364    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X108Y128       LUT3 (Prop_lut3_I2_O)        0.353     5.717 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.076     6.794    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X106Y128       LUT6 (Prop_lut6_I5_O)        0.348     7.142 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_4__0/O
                         net (fo=3, routed)           0.584     7.726    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_4__0_n_0
    SLICE_X106Y129       LUT6 (Prop_lut6_I4_O)        0.124     7.850 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     7.850    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X106Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.846    38.677    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.584    39.262    
                         clock uncertainty           -0.088    39.174    
    SLICE_X106Y129       FDRE (Setup_fdre_C_D)        0.031    39.205    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.205    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                 31.355    

Slack (MET) :             31.362ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.559ns  (logic 1.957ns (22.864%)  route 6.602ns (77.136%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.044    -0.672    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.456    -0.216 f  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/Q
                         net (fo=9, routed)           1.308     1.092    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[3]
    SLICE_X111Y128       LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0/O
                         net (fo=1, routed)           0.831     2.046    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0_n_0
    SLICE_X111Y129       LUT6 (Prop_lut6_I0_O)        0.124     2.170 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.529     2.699    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X111Y129       LUT5 (Prop_lut5_I4_O)        0.124     2.823 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_2/O
                         net (fo=7, routed)           0.820     3.643    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_2_n_0
    SLICE_X107Y129       LUT6 (Prop_lut6_I2_O)        0.124     3.767 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.664     4.431    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y129       LUT2 (Prop_lut2_I1_O)        0.154     4.585 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.779     5.364    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X108Y128       LUT3 (Prop_lut3_I2_O)        0.353     5.717 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.076     6.794    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X106Y128       LUT6 (Prop_lut6_I5_O)        0.348     7.142 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_4__0/O
                         net (fo=3, routed)           0.595     7.737    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_4__0_n_0
    SLICE_X106Y129       LUT5 (Prop_lut5_I1_O)        0.150     7.887 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     7.887    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0_n_0
    SLICE_X106Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.846    38.677    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                         clock pessimism              0.584    39.262    
                         clock uncertainty           -0.088    39.174    
    SLICE_X106Y129       FDRE (Setup_fdre_C_D)        0.075    39.249    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.249    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                 31.362    

Slack (MET) :             31.406ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.406ns  (logic 1.386ns (16.488%)  route 7.020ns (83.512%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.035    -0.681    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/Q
                         net (fo=13, routed)          1.407     1.243    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[2]
    SLICE_X108Y128       LUT3 (Prop_lut3_I1_O)        0.124     1.367 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.943     2.310    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X107Y128       LUT6 (Prop_lut6_I1_O)        0.124     2.434 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.278     3.712    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X107Y125       LUT4 (Prop_lut4_I0_O)        0.124     3.836 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6/O
                         net (fo=4, routed)           1.127     4.963    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6_n_0
    SLICE_X108Y127       LUT6 (Prop_lut6_I0_O)        0.124     5.087 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3/O
                         net (fo=4, routed)           0.736     5.823    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3_n_0
    SLICE_X106Y125       LUT6 (Prop_lut6_I2_O)        0.124     5.947 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6/O
                         net (fo=5, routed)           0.420     6.368    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6_n_0
    SLICE_X107Y126       LUT3 (Prop_lut3_I1_O)        0.124     6.492 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0/O
                         net (fo=3, routed)           0.730     7.221    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0_n_0
    SLICE_X106Y127       LUT2 (Prop_lut2_I1_O)        0.124     7.345 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_1/O
                         net (fo=1, routed)           0.379     7.725    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_1_n_0
    SLICE_X106Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.843    38.674    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X106Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[0]/C
                         clock pessimism              0.625    39.300    
                         clock uncertainty           -0.088    39.212    
    SLICE_X106Y127       FDRE (Setup_fdre_C_D)       -0.081    39.131    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         39.131    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                 31.406    

Slack (MET) :             31.518ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.086ns  (logic 1.836ns (22.705%)  route 6.250ns (77.295%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.044    -0.672    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.456    -0.216 f  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/Q
                         net (fo=9, routed)           1.308     1.092    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[3]
    SLICE_X111Y128       LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0/O
                         net (fo=1, routed)           0.831     2.046    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0_n_0
    SLICE_X111Y129       LUT6 (Prop_lut6_I0_O)        0.124     2.170 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.529     2.699    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X111Y129       LUT5 (Prop_lut5_I4_O)        0.124     2.823 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_2/O
                         net (fo=7, routed)           0.820     3.643    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_2_n_0
    SLICE_X107Y129       LUT6 (Prop_lut6_I2_O)        0.124     3.767 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.664     4.431    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y129       LUT2 (Prop_lut2_I1_O)        0.154     4.585 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.779     5.364    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X108Y128       LUT3 (Prop_lut3_I2_O)        0.353     5.717 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.673     6.390    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X110Y128       LUT3 (Prop_lut3_I0_O)        0.377     6.767 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_1__1/O
                         net (fo=1, routed)           0.647     7.414    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_1__1_n_0
    SLICE_X110Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.848    38.679    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
                         clock pessimism              0.624    39.304    
                         clock uncertainty           -0.088    39.216    
    SLICE_X110Y128       FDRE (Setup_fdre_C_D)       -0.284    38.932    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         38.932    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                 31.518    

Slack (MET) :             31.535ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.386ns  (logic 1.622ns (19.341%)  route 6.764ns (80.659%))
  Logic Levels:           7  (LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.035    -0.681    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/Q
                         net (fo=13, routed)          1.407     1.243    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[2]
    SLICE_X108Y128       LUT3 (Prop_lut3_I1_O)        0.124     1.367 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.943     2.310    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X107Y128       LUT6 (Prop_lut6_I1_O)        0.124     2.434 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.278     3.712    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X107Y125       LUT4 (Prop_lut4_I0_O)        0.124     3.836 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6/O
                         net (fo=4, routed)           0.975     4.811    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6_n_0
    SLICE_X108Y127       LUT6 (Prop_lut6_I5_O)        0.124     4.935 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.578     5.513    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X106Y127       LUT5 (Prop_lut5_I4_O)        0.124     5.637 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2/O
                         net (fo=1, routed)           0.655     6.292    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2_n_0
    SLICE_X107Y127       LUT4 (Prop_lut4_I3_O)        0.152     6.444 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1/O
                         net (fo=15, routed)          0.929     7.373    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1_n_0
    SLICE_X109Y126       LUT4 (Prop_lut4_I3_O)        0.332     7.705 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_1__0/O
                         net (fo=1, routed)           0.000     7.705    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_1__0_n_0
    SLICE_X109Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.842    38.673    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/C
                         clock pessimism              0.625    39.299    
                         clock uncertainty           -0.088    39.211    
    SLICE_X109Y126       FDRE (Setup_fdre_C_D)        0.029    39.240    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                         39.240    
                         arrival time                          -7.705    
  -------------------------------------------------------------------
                         slack                                 31.535    

Slack (MET) :             31.553ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.414ns  (logic 1.650ns (19.609%)  route 6.764ns (80.391%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.035    -0.681    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/Q
                         net (fo=13, routed)          1.407     1.243    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[2]
    SLICE_X108Y128       LUT3 (Prop_lut3_I1_O)        0.124     1.367 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.943     2.310    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X107Y128       LUT6 (Prop_lut6_I1_O)        0.124     2.434 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.278     3.712    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X107Y125       LUT4 (Prop_lut4_I0_O)        0.124     3.836 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6/O
                         net (fo=4, routed)           0.975     4.811    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6_n_0
    SLICE_X108Y127       LUT6 (Prop_lut6_I5_O)        0.124     4.935 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.578     5.513    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X106Y127       LUT5 (Prop_lut5_I4_O)        0.124     5.637 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2/O
                         net (fo=1, routed)           0.655     6.292    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2_n_0
    SLICE_X107Y127       LUT4 (Prop_lut4_I3_O)        0.152     6.444 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1/O
                         net (fo=15, routed)          0.929     7.373    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1_n_0
    SLICE_X109Y126       LUT2 (Prop_lut2_I1_O)        0.360     7.733 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[3]_i_1__0/O
                         net (fo=1, routed)           0.000     7.733    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[3]_i_1__0_n_0
    SLICE_X109Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.842    38.673    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
                         clock pessimism              0.625    39.299    
                         clock uncertainty           -0.088    39.211    
    SLICE_X109Y126       FDRE (Setup_fdre_C_D)        0.075    39.286    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         39.286    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                 31.553    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.909%)  route 0.135ns (42.091%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/Q
                         net (fo=10, routed)          0.135    -0.249    Testing_HDMI_i/HDMI_test_0/inst/encode_B/CD[0]
    SLICE_X111Y127       LUT4 (Prop_lut4_I3_O)        0.045    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_1_n_0
    SLICE_X111Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.981    -0.759    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X111Y127       FDRE (Hold_fdre_C_D)         0.092    -0.418    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.981%)  route 0.135ns (42.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.707    -0.524    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X106Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/Q
                         net (fo=4, routed)           0.135    -0.248    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]
    SLICE_X107Y127       LUT6 (Prop_lut6_I3_O)        0.045    -0.203 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.203    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2_n_0
    SLICE_X107Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X107Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/C
                         clock pessimism              0.251    -0.511    
    SLICE_X107Y127       FDRE (Hold_fdre_C_D)         0.092    -0.419    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.328%)  route 0.143ns (40.672%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.164    -0.361 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.143    -0.218    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]_0
    SLICE_X112Y127       LUT6 (Prop_lut6_I1_O)        0.045    -0.173 r  Testing_HDMI_i/HDMI_test_0/inst/vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.173    Testing_HDMI_i/HDMI_test_0/inst/vSync0
    SLICE_X112Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.981    -0.759    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/C
                         clock pessimism              0.249    -0.510    
    SLICE_X112Y127       FDRE (Hold_fdre_C_D)         0.121    -0.389    Testing_HDMI_i/HDMI_test_0/inst/vSync_reg
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.189ns (51.733%)  route 0.176ns (48.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/Q
                         net (fo=10, routed)          0.176    -0.208    Testing_HDMI_i/HDMI_test_0/inst/encode_B/CD[0]
    SLICE_X112Y127       LUT4 (Prop_lut4_I2_O)        0.048    -0.160 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.160    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_1__0_n_0
    SLICE_X112Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.981    -0.759    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X112Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X112Y127       FDRE (Hold_fdre_C_D)         0.131    -0.379    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.708    -0.523    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.143    -0.239    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X110Y128       LUT5 (Prop_lut5_I1_O)        0.045    -0.194 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.194    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_1__1_n_0
    SLICE_X110Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.982    -0.758    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
                         clock pessimism              0.248    -0.510    
    SLICE_X110Y128       FDRE (Hold_fdre_C_D)         0.091    -0.419    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.334%)  route 0.176ns (48.666%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 f  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/Q
                         net (fo=10, routed)          0.176    -0.208    Testing_HDMI_i/HDMI_test_0/inst/encode_B/CD[0]
    SLICE_X112Y127       LUT4 (Prop_lut4_I3_O)        0.045    -0.163 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.163    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[4]_i_1__1_n_0
    SLICE_X112Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.981    -0.759    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X112Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X112Y127       FDRE (Hold_fdre_C_D)         0.121    -0.389    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.822%)  route 0.101ns (29.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.148    -0.377 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/Q
                         net (fo=4, routed)           0.101    -0.276    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]_0
    SLICE_X112Y126       LUT6 (Prop_lut6_I3_O)        0.098    -0.178 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.178    Testing_HDMI_i/HDMI_test_0/inst/CounterY[9]_i_2_n_0
    SLICE_X112Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
                         clock pessimism              0.236    -0.525    
    SLICE_X112Y126       FDRE (Hold_fdre_C_D)         0.121    -0.404    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.679%)  route 0.167ns (47.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.708    -0.523    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          0.167    -0.215    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X109Y128       LUT6 (Prop_lut6_I3_O)        0.045    -0.170 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.170    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[4]_i_1__0_n_0
    SLICE_X109Y128       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y128       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/C
                         clock pessimism              0.271    -0.490    
    SLICE_X109Y128       FDSE (Hold_fdse_C_D)         0.092    -0.398    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.189ns (53.360%)  route 0.165ns (46.640%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 f  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/Q
                         net (fo=10, routed)          0.165    -0.219    Testing_HDMI_i/HDMI_test_0/inst/encode_B/CD[0]
    SLICE_X111Y127       LUT4 (Prop_lut4_I3_O)        0.048    -0.171 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.171    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[6]_i_1__0_n_0
    SLICE_X111Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.981    -0.759    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X111Y127       FDRE (Hold_fdre_C_D)         0.107    -0.403    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.214%)  route 0.157ns (45.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/Q
                         net (fo=13, routed)          0.157    -0.227    Testing_HDMI_i/HDMI_test_0/inst/encode_B/DrawArea
    SLICE_X113Y127       LUT3 (Prop_lut3_I1_O)        0.045    -0.182 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[1]_i_1_n_0
    SLICE_X113Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.981    -0.759    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X113Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/C
                         clock pessimism              0.249    -0.510    
    SLICE_X113Y127       FDRE (Hold_fdre_C_D)         0.091    -0.419    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Testing_HDMI_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X110Y124   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y123   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y123   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X109Y123   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y127   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y126   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X112Y126   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X113Y126   Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y124   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y123   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y123   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y123   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y129   Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X111Y129   Testing_HDMI_i/HDMI_test_0/inst/blue_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y129   Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y129   Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y130   Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y130   Testing_HDMI_i/HDMI_test_0/inst/encode_B/balance_acc_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y124   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y124   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y123   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y123   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y123   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y123   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y123   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X109Y123   Testing_HDMI_i/HDMI_test_0/inst/CounterX_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y127   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X112Y127   Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.232ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.580ns (30.170%)  route 1.342ns (69.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 2.674 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.037    -0.679    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.456    -0.223 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.428    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X111Y125       LUT4 (Prop_lut4_I0_O)        0.124     0.552 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.691     1.243    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.843     2.674    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.646     3.321    
                         clock uncertainty           -0.063     3.258    
    SLICE_X111Y125       FDRE (Setup_fdre_C_R)       -0.429     2.829    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.829    
                         arrival time                          -1.243    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.580ns (30.170%)  route 1.342ns (69.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 2.674 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.037    -0.679    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.456    -0.223 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.428    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X111Y125       LUT4 (Prop_lut4_I0_O)        0.124     0.552 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.691     1.243    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.843     2.674    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.646     3.321    
                         clock uncertainty           -0.063     3.258    
    SLICE_X111Y125       FDRE (Setup_fdre_C_R)       -0.429     2.829    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.829    
                         arrival time                          -1.243    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.580ns (30.170%)  route 1.342ns (69.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 2.674 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.037    -0.679    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.456    -0.223 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.428    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X111Y125       LUT4 (Prop_lut4_I0_O)        0.124     0.552 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.691     1.243    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.843     2.674    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.646     3.321    
                         clock uncertainty           -0.063     3.258    
    SLICE_X111Y125       FDRE (Setup_fdre_C_R)       -0.429     2.829    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.829    
                         arrival time                          -1.243    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             1.586ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.580ns (30.170%)  route 1.342ns (69.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 2.674 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.037    -0.679    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.456    -0.223 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.428    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X111Y125       LUT4 (Prop_lut4_I0_O)        0.124     0.552 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.691     1.243    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.843     2.674    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.646     3.321    
                         clock uncertainty           -0.063     3.258    
    SLICE_X111Y125       FDRE (Setup_fdre_C_R)       -0.429     2.829    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.829    
                         arrival time                          -1.243    
  -------------------------------------------------------------------
                         slack                                  1.586    

Slack (MET) :             2.146ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.580ns (33.843%)  route 1.134ns (66.157%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.037    -0.679    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.456    -0.223 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.428    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X111Y125       LUT4 (Prop_lut4_I0_O)        0.124     0.552 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.483     1.034    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.845     2.676    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                         clock pessimism              0.624     3.301    
                         clock uncertainty           -0.063     3.238    
    SLICE_X111Y126       FDRE (Setup_fdre_C_D)       -0.058     3.180    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          3.180    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                  2.146    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 0.580ns (34.892%)  route 1.082ns (65.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 2.674 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.039    -0.677    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.456    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.082     0.861    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y127       LUT3 (Prop_lut3_I1_O)        0.124     0.985 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.985    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.843     2.674    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.584     3.259    
                         clock uncertainty           -0.063     3.196    
    SLICE_X109Y127       FDRE (Setup_fdre_C_D)        0.031     3.227    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          3.227    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.256ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.692ns  (logic 0.610ns (36.046%)  route 1.082ns (63.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 2.674 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.039    -0.677    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.456    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.082     0.861    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y127       LUT3 (Prop_lut3_I1_O)        0.154     1.015 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.015    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.843     2.674    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.584     3.259    
                         clock uncertainty           -0.063     3.196    
    SLICE_X109Y127       FDRE (Setup_fdre_C_D)        0.075     3.271    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          3.271    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                  2.256    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.718ns (45.596%)  route 0.857ns (54.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.038    -0.678    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y127       FDRE (Prop_fdre_C_Q)         0.419    -0.259 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/Q
                         net (fo=1, routed)           0.857     0.597    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[8]
    SLICE_X110Y126       LUT3 (Prop_lut3_I2_O)        0.299     0.896 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.896    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.845     2.676    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.584     3.261    
                         clock uncertainty           -0.063     3.198    
    SLICE_X110Y126       FDRE (Setup_fdre_C_D)        0.031     3.229    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          3.229    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                  2.333    

Slack (MET) :             2.343ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.580ns (35.722%)  route 1.044ns (64.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.039    -0.677    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.456    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/Q
                         net (fo=1, routed)           1.044     0.822    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[1]
    SLICE_X111Y126       LUT3 (Prop_lut3_I2_O)        0.124     0.946 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     0.946    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1_n_0
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.845     2.676    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.646     3.323    
                         clock uncertainty           -0.063     3.260    
    SLICE_X111Y126       FDRE (Setup_fdre_C_D)        0.029     3.289    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          3.289    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                  2.343    

Slack (MET) :             2.383ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.605ns (38.655%)  route 0.960ns (61.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 2.674 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.039    -0.677    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDRE (Prop_fdre_C_Q)         0.456    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/Q
                         net (fo=1, routed)           0.960     0.739    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[9]
    SLICE_X109Y127       LUT3 (Prop_lut3_I2_O)        0.149     0.888 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     0.888    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.843     2.674    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
                         clock pessimism              0.584     3.259    
                         clock uncertainty           -0.063     3.196    
    SLICE_X109Y127       FDRE (Setup_fdre_C_D)        0.075     3.271    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          3.271    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                  2.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.232ns (68.497%)  route 0.107ns (31.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           0.107    -0.290    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[7]
    SLICE_X110Y126       LUT3 (Prop_lut3_I2_O)        0.104    -0.186 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.236    -0.525    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.107    -0.418    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.190ns (53.748%)  route 0.164ns (46.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.164    -0.221    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X110Y126       LUT3 (Prop_lut3_I1_O)        0.049    -0.172 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.249    -0.512    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.107    -0.405    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.707    -0.524    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/Q
                         net (fo=1, routed)           0.159    -0.224    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[6]
    SLICE_X109Y127       LUT3 (Prop_lut3_I2_O)        0.042    -0.182 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.238    -0.524    
    SLICE_X109Y127       FDRE (Hold_fdre_C_D)         0.107    -0.417    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.219%)  route 0.164ns (46.781%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.164    -0.221    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X110Y126       LUT2 (Prop_lut2_I0_O)        0.045    -0.176 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[9]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/C
                         clock pessimism              0.249    -0.512    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.092    -0.420    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.178    -0.207    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X111Y125       LUT2 (Prop_lut2_I0_O)        0.042    -0.165 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1_n_0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.236    -0.526    
    SLICE_X111Y125       FDRE (Hold_fdre_C_D)         0.107    -0.419    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.184ns (50.535%)  route 0.180ns (49.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.180    -0.205    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X111Y125       LUT4 (Prop_lut4_I1_O)        0.043    -0.162 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.162    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2_n_0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.236    -0.526    
    SLICE_X111Y125       FDRE (Hold_fdre_C_D)         0.107    -0.419    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.178    -0.207    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X111Y125       LUT1 (Prop_lut1_I0_O)        0.045    -0.162 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]_i_1_n_0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.236    -0.526    
    SLICE_X111Y125       FDRE (Hold_fdre_C_D)         0.091    -0.435    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.805%)  route 0.180ns (49.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.180    -0.205    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X111Y125       LUT3 (Prop_lut3_I0_O)        0.045    -0.160 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1_n_0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.236    -0.526    
    SLICE_X111Y125       FDRE (Hold_fdre_C_D)         0.092    -0.434    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.223ns (56.438%)  route 0.172ns (43.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/Q
                         net (fo=1, routed)           0.172    -0.225    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[9]
    SLICE_X110Y126       LUT3 (Prop_lut3_I2_O)        0.095    -0.130 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.249    -0.512    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.107    -0.405    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.366%)  route 0.215ns (53.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.707    -0.524    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/Q
                         net (fo=1, routed)           0.215    -0.168    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[4]
    SLICE_X110Y126       LUT3 (Prop_lut3_I2_O)        0.045    -0.123 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.271    -0.490    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.092    -0.398    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_Testing_HDMI_clk_wiz_0_0_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y17   Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X111Y125   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X111Y125   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X111Y125   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X111Y125   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X110Y127   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X110Y126   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X110Y126   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         4.000       3.000      SLICE_X109Y127   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y127   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y127   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y127   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y127   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y127   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y127   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y127   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y127   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y126   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y126   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y125   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y125   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y125   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y125   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y125   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y125   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y125   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X111Y125   Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y127   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.000       1.500      SLICE_X110Y127   Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clkfbout_Testing_HDMI_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Testing_HDMI_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   Testing_HDMI_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       30.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.234ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.688ns  (logic 1.510ns (15.587%)  route 8.178ns (84.413%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.035    -0.681    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/Q
                         net (fo=13, routed)          1.407     1.243    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[2]
    SLICE_X108Y128       LUT3 (Prop_lut3_I1_O)        0.124     1.367 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.943     2.310    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X107Y128       LUT6 (Prop_lut6_I1_O)        0.124     2.434 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.278     3.712    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X107Y125       LUT4 (Prop_lut4_I0_O)        0.124     3.836 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6/O
                         net (fo=4, routed)           1.127     4.963    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6_n_0
    SLICE_X108Y127       LUT6 (Prop_lut6_I0_O)        0.124     5.087 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3/O
                         net (fo=4, routed)           0.740     5.827    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3_n_0
    SLICE_X106Y125       LUT5 (Prop_lut5_I3_O)        0.124     5.951 f  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_17/O
                         net (fo=3, routed)           1.088     7.039    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_17_n_0
    SLICE_X108Y126       LUT6 (Prop_lut6_I5_O)        0.124     7.163 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_14/O
                         net (fo=1, routed)           0.789     7.952    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_14_n_0
    SLICE_X107Y126       LUT6 (Prop_lut6_I4_O)        0.124     8.076 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4/O
                         net (fo=2, routed)           0.806     8.882    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X107Y127       LUT6 (Prop_lut6_I4_O)        0.124     9.006 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000     9.006    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2_n_0
    SLICE_X107Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.843    38.674    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X107Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/C
                         clock pessimism              0.625    39.300    
                         clock uncertainty           -0.090    39.210    
    SLICE_X107Y127       FDRE (Setup_fdre_C_D)        0.031    39.241    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.241    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                 30.234    

Slack (MET) :             30.458ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        9.465ns  (logic 1.510ns (15.954%)  route 7.955ns (84.046%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.035    -0.681    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/Q
                         net (fo=13, routed)          1.407     1.243    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[2]
    SLICE_X108Y128       LUT3 (Prop_lut3_I1_O)        0.124     1.367 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.943     2.310    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X107Y128       LUT6 (Prop_lut6_I1_O)        0.124     2.434 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.278     3.712    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X107Y125       LUT4 (Prop_lut4_I0_O)        0.124     3.836 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6/O
                         net (fo=4, routed)           1.127     4.963    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6_n_0
    SLICE_X108Y127       LUT6 (Prop_lut6_I0_O)        0.124     5.087 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3/O
                         net (fo=4, routed)           0.740     5.827    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3_n_0
    SLICE_X106Y125       LUT5 (Prop_lut5_I3_O)        0.124     5.951 f  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_17/O
                         net (fo=3, routed)           1.088     7.039    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_17_n_0
    SLICE_X108Y126       LUT6 (Prop_lut6_I5_O)        0.124     7.163 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_14/O
                         net (fo=1, routed)           0.789     7.952    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_14_n_0
    SLICE_X107Y126       LUT6 (Prop_lut6_I4_O)        0.124     8.076 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4/O
                         net (fo=2, routed)           0.583     8.659    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X106Y127       LUT6 (Prop_lut6_I4_O)        0.124     8.783 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1/O
                         net (fo=1, routed)           0.000     8.783    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1_n_0
    SLICE_X106Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.843    38.674    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X106Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
                         clock pessimism              0.625    39.300    
                         clock uncertainty           -0.090    39.210    
    SLICE_X106Y127       FDRE (Setup_fdre_C_D)        0.032    39.242    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.242    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                 30.458    

Slack (MET) :             31.267ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.699ns  (logic 1.414ns (16.254%)  route 7.285ns (83.746%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.035    -0.681    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/Q
                         net (fo=13, routed)          1.407     1.243    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[2]
    SLICE_X108Y128       LUT3 (Prop_lut3_I1_O)        0.124     1.367 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.943     2.310    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X107Y128       LUT6 (Prop_lut6_I1_O)        0.124     2.434 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.278     3.712    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X107Y125       LUT4 (Prop_lut4_I0_O)        0.124     3.836 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6/O
                         net (fo=4, routed)           1.127     4.963    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6_n_0
    SLICE_X108Y127       LUT6 (Prop_lut6_I0_O)        0.124     5.087 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3/O
                         net (fo=4, routed)           0.736     5.823    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3_n_0
    SLICE_X106Y125       LUT6 (Prop_lut6_I2_O)        0.124     5.947 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6/O
                         net (fo=5, routed)           0.829     6.776    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6_n_0
    SLICE_X106Y126       LUT6 (Prop_lut6_I2_O)        0.124     6.900 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_2/O
                         net (fo=2, routed)           0.966     7.866    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_2_n_0
    SLICE_X106Y127       LUT4 (Prop_lut4_I3_O)        0.152     8.018 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     8.018    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1_n_0
    SLICE_X106Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.843    38.674    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X106Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/C
                         clock pessimism              0.625    39.300    
                         clock uncertainty           -0.090    39.210    
    SLICE_X106Y127       FDRE (Setup_fdre_C_D)        0.075    39.285    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.285    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                 31.267    

Slack (MET) :             31.340ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.533ns  (logic 1.931ns (22.629%)  route 6.602ns (77.371%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.044    -0.672    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.456    -0.216 f  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/Q
                         net (fo=9, routed)           1.308     1.092    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[3]
    SLICE_X111Y128       LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0/O
                         net (fo=1, routed)           0.831     2.046    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0_n_0
    SLICE_X111Y129       LUT6 (Prop_lut6_I0_O)        0.124     2.170 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.529     2.699    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X111Y129       LUT5 (Prop_lut5_I4_O)        0.124     2.823 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_2/O
                         net (fo=7, routed)           0.820     3.643    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_2_n_0
    SLICE_X107Y129       LUT6 (Prop_lut6_I2_O)        0.124     3.767 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.664     4.431    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y129       LUT2 (Prop_lut2_I1_O)        0.154     4.585 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.779     5.364    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X108Y128       LUT3 (Prop_lut3_I2_O)        0.353     5.717 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.076     6.794    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X106Y128       LUT6 (Prop_lut6_I5_O)        0.348     7.142 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_4__0/O
                         net (fo=3, routed)           0.595     7.737    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_4__0_n_0
    SLICE_X106Y129       LUT3 (Prop_lut3_I1_O)        0.124     7.861 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     7.861    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0_n_0
    SLICE_X106Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.846    38.677    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/C
                         clock pessimism              0.584    39.262    
                         clock uncertainty           -0.090    39.172    
    SLICE_X106Y129       FDRE (Setup_fdre_C_D)        0.029    39.201    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.201    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                 31.340    

Slack (MET) :             31.353ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.522ns  (logic 1.931ns (22.659%)  route 6.591ns (77.341%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.044    -0.672    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.456    -0.216 f  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/Q
                         net (fo=9, routed)           1.308     1.092    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[3]
    SLICE_X111Y128       LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0/O
                         net (fo=1, routed)           0.831     2.046    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0_n_0
    SLICE_X111Y129       LUT6 (Prop_lut6_I0_O)        0.124     2.170 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.529     2.699    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X111Y129       LUT5 (Prop_lut5_I4_O)        0.124     2.823 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_2/O
                         net (fo=7, routed)           0.820     3.643    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_2_n_0
    SLICE_X107Y129       LUT6 (Prop_lut6_I2_O)        0.124     3.767 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.664     4.431    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y129       LUT2 (Prop_lut2_I1_O)        0.154     4.585 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.779     5.364    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X108Y128       LUT3 (Prop_lut3_I2_O)        0.353     5.717 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.076     6.794    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X106Y128       LUT6 (Prop_lut6_I5_O)        0.348     7.142 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_4__0/O
                         net (fo=3, routed)           0.584     7.726    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_4__0_n_0
    SLICE_X106Y129       LUT6 (Prop_lut6_I4_O)        0.124     7.850 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     7.850    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X106Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.846    38.677    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.584    39.262    
                         clock uncertainty           -0.090    39.172    
    SLICE_X106Y129       FDRE (Setup_fdre_C_D)        0.031    39.203    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.203    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                 31.353    

Slack (MET) :             31.360ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.559ns  (logic 1.957ns (22.864%)  route 6.602ns (77.136%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.044    -0.672    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.456    -0.216 f  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/Q
                         net (fo=9, routed)           1.308     1.092    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[3]
    SLICE_X111Y128       LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0/O
                         net (fo=1, routed)           0.831     2.046    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0_n_0
    SLICE_X111Y129       LUT6 (Prop_lut6_I0_O)        0.124     2.170 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.529     2.699    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X111Y129       LUT5 (Prop_lut5_I4_O)        0.124     2.823 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_2/O
                         net (fo=7, routed)           0.820     3.643    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_2_n_0
    SLICE_X107Y129       LUT6 (Prop_lut6_I2_O)        0.124     3.767 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.664     4.431    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y129       LUT2 (Prop_lut2_I1_O)        0.154     4.585 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.779     5.364    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X108Y128       LUT3 (Prop_lut3_I2_O)        0.353     5.717 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.076     6.794    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X106Y128       LUT6 (Prop_lut6_I5_O)        0.348     7.142 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_4__0/O
                         net (fo=3, routed)           0.595     7.737    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_4__0_n_0
    SLICE_X106Y129       LUT5 (Prop_lut5_I1_O)        0.150     7.887 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     7.887    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0_n_0
    SLICE_X106Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.846    38.677    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                         clock pessimism              0.584    39.262    
                         clock uncertainty           -0.090    39.172    
    SLICE_X106Y129       FDRE (Setup_fdre_C_D)        0.075    39.247    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.247    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                 31.360    

Slack (MET) :             31.404ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.406ns  (logic 1.386ns (16.488%)  route 7.020ns (83.512%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.035    -0.681    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/Q
                         net (fo=13, routed)          1.407     1.243    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[2]
    SLICE_X108Y128       LUT3 (Prop_lut3_I1_O)        0.124     1.367 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.943     2.310    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X107Y128       LUT6 (Prop_lut6_I1_O)        0.124     2.434 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.278     3.712    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X107Y125       LUT4 (Prop_lut4_I0_O)        0.124     3.836 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6/O
                         net (fo=4, routed)           1.127     4.963    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6_n_0
    SLICE_X108Y127       LUT6 (Prop_lut6_I0_O)        0.124     5.087 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3/O
                         net (fo=4, routed)           0.736     5.823    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3_n_0
    SLICE_X106Y125       LUT6 (Prop_lut6_I2_O)        0.124     5.947 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6/O
                         net (fo=5, routed)           0.420     6.368    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6_n_0
    SLICE_X107Y126       LUT3 (Prop_lut3_I1_O)        0.124     6.492 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0/O
                         net (fo=3, routed)           0.730     7.221    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0_n_0
    SLICE_X106Y127       LUT2 (Prop_lut2_I1_O)        0.124     7.345 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_1/O
                         net (fo=1, routed)           0.379     7.725    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_1_n_0
    SLICE_X106Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.843    38.674    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X106Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[0]/C
                         clock pessimism              0.625    39.300    
                         clock uncertainty           -0.090    39.210    
    SLICE_X106Y127       FDRE (Setup_fdre_C_D)       -0.081    39.129    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         39.129    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                 31.404    

Slack (MET) :             31.516ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.086ns  (logic 1.836ns (22.705%)  route 6.250ns (77.295%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.044    -0.672    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.456    -0.216 f  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/Q
                         net (fo=9, routed)           1.308     1.092    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[3]
    SLICE_X111Y128       LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0/O
                         net (fo=1, routed)           0.831     2.046    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0_n_0
    SLICE_X111Y129       LUT6 (Prop_lut6_I0_O)        0.124     2.170 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.529     2.699    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X111Y129       LUT5 (Prop_lut5_I4_O)        0.124     2.823 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_2/O
                         net (fo=7, routed)           0.820     3.643    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_2_n_0
    SLICE_X107Y129       LUT6 (Prop_lut6_I2_O)        0.124     3.767 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.664     4.431    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y129       LUT2 (Prop_lut2_I1_O)        0.154     4.585 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.779     5.364    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X108Y128       LUT3 (Prop_lut3_I2_O)        0.353     5.717 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.673     6.390    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X110Y128       LUT3 (Prop_lut3_I0_O)        0.377     6.767 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_1__1/O
                         net (fo=1, routed)           0.647     7.414    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_1__1_n_0
    SLICE_X110Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.848    38.679    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
                         clock pessimism              0.624    39.304    
                         clock uncertainty           -0.090    39.214    
    SLICE_X110Y128       FDRE (Setup_fdre_C_D)       -0.284    38.930    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         38.930    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                 31.516    

Slack (MET) :             31.533ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.386ns  (logic 1.622ns (19.341%)  route 6.764ns (80.659%))
  Logic Levels:           7  (LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.035    -0.681    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/Q
                         net (fo=13, routed)          1.407     1.243    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[2]
    SLICE_X108Y128       LUT3 (Prop_lut3_I1_O)        0.124     1.367 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.943     2.310    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X107Y128       LUT6 (Prop_lut6_I1_O)        0.124     2.434 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.278     3.712    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X107Y125       LUT4 (Prop_lut4_I0_O)        0.124     3.836 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6/O
                         net (fo=4, routed)           0.975     4.811    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6_n_0
    SLICE_X108Y127       LUT6 (Prop_lut6_I5_O)        0.124     4.935 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.578     5.513    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X106Y127       LUT5 (Prop_lut5_I4_O)        0.124     5.637 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2/O
                         net (fo=1, routed)           0.655     6.292    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2_n_0
    SLICE_X107Y127       LUT4 (Prop_lut4_I3_O)        0.152     6.444 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1/O
                         net (fo=15, routed)          0.929     7.373    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1_n_0
    SLICE_X109Y126       LUT4 (Prop_lut4_I3_O)        0.332     7.705 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_1__0/O
                         net (fo=1, routed)           0.000     7.705    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_1__0_n_0
    SLICE_X109Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.842    38.673    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/C
                         clock pessimism              0.625    39.299    
                         clock uncertainty           -0.090    39.209    
    SLICE_X109Y126       FDRE (Setup_fdre_C_D)        0.029    39.238    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                         39.238    
                         arrival time                          -7.705    
  -------------------------------------------------------------------
                         slack                                 31.533    

Slack (MET) :             31.551ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.414ns  (logic 1.650ns (19.609%)  route 6.764ns (80.391%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.035    -0.681    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/Q
                         net (fo=13, routed)          1.407     1.243    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[2]
    SLICE_X108Y128       LUT3 (Prop_lut3_I1_O)        0.124     1.367 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.943     2.310    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X107Y128       LUT6 (Prop_lut6_I1_O)        0.124     2.434 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.278     3.712    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X107Y125       LUT4 (Prop_lut4_I0_O)        0.124     3.836 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6/O
                         net (fo=4, routed)           0.975     4.811    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6_n_0
    SLICE_X108Y127       LUT6 (Prop_lut6_I5_O)        0.124     4.935 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.578     5.513    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X106Y127       LUT5 (Prop_lut5_I4_O)        0.124     5.637 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2/O
                         net (fo=1, routed)           0.655     6.292    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2_n_0
    SLICE_X107Y127       LUT4 (Prop_lut4_I3_O)        0.152     6.444 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1/O
                         net (fo=15, routed)          0.929     7.373    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1_n_0
    SLICE_X109Y126       LUT2 (Prop_lut2_I1_O)        0.360     7.733 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[3]_i_1__0/O
                         net (fo=1, routed)           0.000     7.733    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[3]_i_1__0_n_0
    SLICE_X109Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.842    38.673    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
                         clock pessimism              0.625    39.299    
                         clock uncertainty           -0.090    39.209    
    SLICE_X109Y126       FDRE (Setup_fdre_C_D)        0.075    39.284    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         39.284    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                 31.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.909%)  route 0.135ns (42.091%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/Q
                         net (fo=10, routed)          0.135    -0.249    Testing_HDMI_i/HDMI_test_0/inst/encode_B/CD[0]
    SLICE_X111Y127       LUT4 (Prop_lut4_I3_O)        0.045    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_1_n_0
    SLICE_X111Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.981    -0.759    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.090    -0.420    
    SLICE_X111Y127       FDRE (Hold_fdre_C_D)         0.092    -0.328    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.981%)  route 0.135ns (42.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.707    -0.524    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X106Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/Q
                         net (fo=4, routed)           0.135    -0.248    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]
    SLICE_X107Y127       LUT6 (Prop_lut6_I3_O)        0.045    -0.203 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.203    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2_n_0
    SLICE_X107Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X107Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/C
                         clock pessimism              0.251    -0.511    
                         clock uncertainty            0.090    -0.421    
    SLICE_X107Y127       FDRE (Hold_fdre_C_D)         0.092    -0.329    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.328%)  route 0.143ns (40.672%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.164    -0.361 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.143    -0.218    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]_0
    SLICE_X112Y127       LUT6 (Prop_lut6_I1_O)        0.045    -0.173 r  Testing_HDMI_i/HDMI_test_0/inst/vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.173    Testing_HDMI_i/HDMI_test_0/inst/vSync0
    SLICE_X112Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.981    -0.759    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.090    -0.420    
    SLICE_X112Y127       FDRE (Hold_fdre_C_D)         0.121    -0.299    Testing_HDMI_i/HDMI_test_0/inst/vSync_reg
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.189ns (51.733%)  route 0.176ns (48.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/Q
                         net (fo=10, routed)          0.176    -0.208    Testing_HDMI_i/HDMI_test_0/inst/encode_B/CD[0]
    SLICE_X112Y127       LUT4 (Prop_lut4_I2_O)        0.048    -0.160 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.160    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_1__0_n_0
    SLICE_X112Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.981    -0.759    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X112Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.090    -0.420    
    SLICE_X112Y127       FDRE (Hold_fdre_C_D)         0.131    -0.289    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.708    -0.523    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.143    -0.239    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X110Y128       LUT5 (Prop_lut5_I1_O)        0.045    -0.194 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.194    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_1__1_n_0
    SLICE_X110Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.982    -0.758    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.090    -0.420    
    SLICE_X110Y128       FDRE (Hold_fdre_C_D)         0.091    -0.329    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.334%)  route 0.176ns (48.666%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 f  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/Q
                         net (fo=10, routed)          0.176    -0.208    Testing_HDMI_i/HDMI_test_0/inst/encode_B/CD[0]
    SLICE_X112Y127       LUT4 (Prop_lut4_I3_O)        0.045    -0.163 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.163    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[4]_i_1__1_n_0
    SLICE_X112Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.981    -0.759    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X112Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.090    -0.420    
    SLICE_X112Y127       FDRE (Hold_fdre_C_D)         0.121    -0.299    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.822%)  route 0.101ns (29.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.148    -0.377 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/Q
                         net (fo=4, routed)           0.101    -0.276    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]_0
    SLICE_X112Y126       LUT6 (Prop_lut6_I3_O)        0.098    -0.178 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.178    Testing_HDMI_i/HDMI_test_0/inst/CounterY[9]_i_2_n_0
    SLICE_X112Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
                         clock pessimism              0.236    -0.525    
                         clock uncertainty            0.090    -0.435    
    SLICE_X112Y126       FDRE (Hold_fdre_C_D)         0.121    -0.314    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.679%)  route 0.167ns (47.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.708    -0.523    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          0.167    -0.215    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X109Y128       LUT6 (Prop_lut6_I3_O)        0.045    -0.170 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.170    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[4]_i_1__0_n_0
    SLICE_X109Y128       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y128       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/C
                         clock pessimism              0.271    -0.490    
                         clock uncertainty            0.090    -0.400    
    SLICE_X109Y128       FDSE (Hold_fdse_C_D)         0.092    -0.308    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.189ns (53.360%)  route 0.165ns (46.640%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 f  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/Q
                         net (fo=10, routed)          0.165    -0.219    Testing_HDMI_i/HDMI_test_0/inst/encode_B/CD[0]
    SLICE_X111Y127       LUT4 (Prop_lut4_I3_O)        0.048    -0.171 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.171    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[6]_i_1__0_n_0
    SLICE_X111Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.981    -0.759    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.090    -0.420    
    SLICE_X111Y127       FDRE (Hold_fdre_C_D)         0.107    -0.313    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.214%)  route 0.157ns (45.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/Q
                         net (fo=13, routed)          0.157    -0.227    Testing_HDMI_i/HDMI_test_0/inst/encode_B/DrawArea
    SLICE_X113Y127       LUT3 (Prop_lut3_I1_O)        0.045    -0.182 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[1]_i_1_n_0
    SLICE_X113Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.981    -0.759    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X113Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.090    -0.420    
    SLICE_X113Y127       FDRE (Hold_fdre_C_D)         0.091    -0.329    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.147    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.580ns (24.672%)  route 1.771ns (75.328%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 2.677 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.040    -0.676    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y127       FDRE (Prop_fdre_C_Q)         0.456    -0.220 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.771     1.550    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_4
    SLICE_X110Y127       LUT3 (Prop_lut3_I0_O)        0.124     1.674 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.674    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.846     2.677    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.249     2.926    
                         clock uncertainty           -0.210     2.716    
    SLICE_X110Y127       FDRE (Setup_fdre_C_D)        0.031     2.747    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          2.747    
                         arrival time                          -1.674    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.610ns (26.535%)  route 1.689ns (73.465%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 2.674 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.041    -0.675    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y128       FDRE (Prop_fdre_C_Q)         0.456    -0.219 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.689     1.470    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_2
    SLICE_X109Y127       LUT3 (Prop_lut3_I0_O)        0.154     1.624 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.624    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.843     2.674    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.249     2.923    
                         clock uncertainty           -0.210     2.713    
    SLICE_X109Y127       FDRE (Setup_fdre_C_D)        0.075     2.788    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          2.788    
                         arrival time                          -1.624    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.207ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.716ns (32.284%)  route 1.502ns (67.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 2.677 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.040    -0.676    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y127       FDRE (Prop_fdre_C_Q)         0.419    -0.257 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.502     1.244    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_2
    SLICE_X110Y127       LUT3 (Prop_lut3_I0_O)        0.297     1.541 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.541    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.846     2.677    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.249     2.926    
                         clock uncertainty           -0.210     2.716    
    SLICE_X110Y127       FDRE (Setup_fdre_C_D)        0.032     2.748    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          2.748    
                         arrival time                          -1.541    
  -------------------------------------------------------------------
                         slack                                  1.207    

Slack (MET) :             1.255ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.718ns (33.083%)  route 1.452ns (66.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.037    -0.679    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y126       FDRE (Prop_fdre_C_Q)         0.419    -0.260 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/Q
                         net (fo=1, routed)           1.452     1.192    Testing_HDMI_i/HDMI_test_0/inst/TMDS[3]
    SLICE_X111Y126       LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     1.491    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1_n_0
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.845     2.676    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.249     2.925    
                         clock uncertainty           -0.210     2.715    
    SLICE_X111Y126       FDRE (Setup_fdre_C_D)        0.031     2.746    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          2.746    
                         arrival time                          -1.491    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.350ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.580ns (27.986%)  route 1.492ns (72.014%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.038    -0.678    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X106Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y127       FDRE (Prop_fdre_C_Q)         0.456    -0.222 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/Q
                         net (fo=1, routed)           1.492     1.270    Testing_HDMI_i/HDMI_test_0/inst/TMDS[0]
    SLICE_X111Y126       LUT3 (Prop_lut3_I0_O)        0.124     1.394 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.394    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1_n_0
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.845     2.676    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.249     2.925    
                         clock uncertainty           -0.210     2.715    
    SLICE_X111Y126       FDRE (Setup_fdre_C_D)        0.029     2.744    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          2.744    
                         arrival time                          -1.394    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.606ns (29.114%)  route 1.475ns (70.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.037    -0.679    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y126       FDRE (Prop_fdre_C_Q)         0.456    -0.223 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.475     1.252    Testing_HDMI_i/HDMI_test_0/inst/TMDS[5]
    SLICE_X110Y126       LUT3 (Prop_lut3_I0_O)        0.150     1.402 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.402    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.845     2.676    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.249     2.925    
                         clock uncertainty           -0.210     2.715    
    SLICE_X110Y126       FDRE (Setup_fdre_C_D)        0.075     2.790    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          2.790    
                         arrival time                          -1.402    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.407ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.606ns (29.393%)  route 1.456ns (70.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.038    -0.678    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X107Y127       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y127       FDSE (Prop_fdse_C_Q)         0.456    -0.222 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.456     1.233    Testing_HDMI_i/HDMI_test_0/inst/TMDS[2]
    SLICE_X111Y126       LUT3 (Prop_lut3_I0_O)        0.150     1.383 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.383    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1_n_0
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.845     2.676    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.249     2.925    
                         clock uncertainty           -0.210     2.715    
    SLICE_X111Y126       FDRE (Setup_fdre_C_D)        0.075     2.790    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          2.790    
                         arrival time                          -1.383    
  -------------------------------------------------------------------
                         slack                                  1.407    

Slack (MET) :             1.409ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.642ns (31.947%)  route 1.368ns (68.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 2.674 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.040    -0.676    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X112Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDRE (Prop_fdre_C_Q)         0.518    -0.158 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/Q
                         net (fo=1, routed)           1.368     1.209    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_5
    SLICE_X109Y127       LUT3 (Prop_lut3_I0_O)        0.124     1.333 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     1.333    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.843     2.674    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.249     2.923    
                         clock uncertainty           -0.210     2.713    
    SLICE_X109Y127       FDRE (Setup_fdre_C_D)        0.029     2.742    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          2.742    
                         arrival time                          -1.333    
  -------------------------------------------------------------------
                         slack                                  1.409    

Slack (MET) :             1.409ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.636ns (30.917%)  route 1.421ns (69.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 2.677 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.041    -0.675    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y128       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y128       FDSE (Prop_fdse_C_Q)         0.518    -0.157 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.421     1.264    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_8
    SLICE_X110Y127       LUT3 (Prop_lut3_I0_O)        0.118     1.382 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.382    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1_n_0
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.846     2.677    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.249     2.926    
                         clock uncertainty           -0.210     2.716    
    SLICE_X110Y127       FDRE (Setup_fdre_C_D)        0.075     2.791    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          2.791    
                         arrival time                          -1.382    
  -------------------------------------------------------------------
                         slack                                  1.409    

Slack (MET) :             1.416ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.606ns (29.514%)  route 1.447ns (70.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.037    -0.679    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y126       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y126       FDSE (Prop_fdse_C_Q)         0.456    -0.223 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/Q
                         net (fo=1, routed)           1.447     1.224    Testing_HDMI_i/HDMI_test_0/inst/TMDS[4]
    SLICE_X111Y126       LUT3 (Prop_lut3_I0_O)        0.150     1.374 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.374    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1_n_0
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.845     2.676    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.249     2.925    
                         clock uncertainty           -0.210     2.715    
    SLICE_X111Y126       FDRE (Setup_fdre_C_D)        0.075     2.790    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          2.790    
                         arrival time                          -1.374    
  -------------------------------------------------------------------
                         slack                                  1.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.185ns (24.040%)  route 0.585ns (75.960%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y126       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y126       FDSE (Prop_fdse_C_Q)         0.141    -0.385 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.585     0.200    Testing_HDMI_i/HDMI_test_0/inst/TMDS[6]
    SLICE_X110Y126       LUT3 (Prop_lut3_I0_O)        0.044     0.244 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.244    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.567    -0.194    
                         clock uncertainty            0.210     0.016    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.107     0.123    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.617%)  route 0.570ns (75.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/Q
                         net (fo=1, routed)           0.570     0.185    Testing_HDMI_i/HDMI_test_0/inst/TMDS[1]
    SLICE_X111Y126       LUT3 (Prop_lut3_I0_O)        0.045     0.230 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     0.230    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1_n_0
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/C
                         clock pessimism              0.567    -0.194    
                         clock uncertainty            0.210     0.016    
    SLICE_X111Y126       FDRE (Hold_fdre_C_D)         0.092     0.108    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.530%)  route 0.572ns (75.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.708    -0.523    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/Q
                         net (fo=1, routed)           0.572     0.190    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_0
    SLICE_X110Y126       LUT3 (Prop_lut3_I0_O)        0.045     0.235 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.235    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.567    -0.194    
                         clock uncertainty            0.210     0.016    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.092     0.108    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.209ns (27.520%)  route 0.550ns (72.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.707    -0.524    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y128       FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.550     0.190    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_4
    SLICE_X109Y127       LUT3 (Prop_lut3_I0_O)        0.045     0.235 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.235    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.210     0.015    
    SLICE_X109Y127       FDRE (Hold_fdre_C_D)         0.092     0.107    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.185ns (23.795%)  route 0.592ns (76.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.709    -0.522    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X110Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.592     0.211    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_1
    SLICE_X110Y127       LUT3 (Prop_lut3_I0_O)        0.044     0.255 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     0.255    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.981    -0.759    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.567    -0.192    
                         clock uncertainty            0.210     0.018    
    SLICE_X110Y127       FDRE (Hold_fdre_C_D)         0.107     0.125    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.247ns (31.735%)  route 0.531ns (68.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.707    -0.524    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y128       FDRE (Prop_fdre_C_Q)         0.148    -0.376 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.531     0.155    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_3
    SLICE_X109Y127       LUT3 (Prop_lut3_I0_O)        0.099     0.254 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     0.254    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.210     0.015    
    SLICE_X109Y127       FDRE (Hold_fdre_C_D)         0.107     0.122    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.247ns (32.156%)  route 0.521ns (67.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.708    -0.523    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X112Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDRE (Prop_fdre_C_Q)         0.148    -0.375 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.521     0.146    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_0
    SLICE_X109Y127       LUT2 (Prop_lut2_I1_O)        0.099     0.245 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     0.245    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.210     0.015    
    SLICE_X109Y127       FDRE (Hold_fdre_C_D)         0.092     0.107    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.190ns (24.148%)  route 0.597ns (75.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.708    -0.523    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/Q
                         net (fo=1, routed)           0.597     0.215    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_1
    SLICE_X110Y127       LUT3 (Prop_lut3_I0_O)        0.049     0.264 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     0.264    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1_n_0
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.981    -0.759    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.567    -0.192    
                         clock uncertainty            0.210     0.018    
    SLICE_X110Y127       FDRE (Hold_fdre_C_D)         0.107     0.125    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.184ns (23.277%)  route 0.606ns (76.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.606     0.221    Testing_HDMI_i/HDMI_test_0/inst/TMDS[5]
    SLICE_X110Y126       LUT3 (Prop_lut3_I0_O)        0.043     0.264 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.264    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.567    -0.194    
                         clock uncertainty            0.210     0.016    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.107     0.123    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.903%)  route 0.592ns (76.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.708    -0.523    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.592     0.210    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_6
    SLICE_X110Y126       LUT3 (Prop_lut3_I0_O)        0.045     0.255 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     0.255    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.567    -0.194    
                         clock uncertainty            0.210     0.016    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.092     0.108    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.147    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.074ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.580ns (24.672%)  route 1.771ns (75.328%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 2.677 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.040    -0.676    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y127       FDRE (Prop_fdre_C_Q)         0.456    -0.220 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.771     1.550    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_4
    SLICE_X110Y127       LUT3 (Prop_lut3_I0_O)        0.124     1.674 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.674    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.846     2.677    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.249     2.926    
                         clock uncertainty           -0.208     2.718    
    SLICE_X110Y127       FDRE (Setup_fdre_C_D)        0.031     2.749    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          2.749    
                         arrival time                          -1.674    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.610ns (26.535%)  route 1.689ns (73.465%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 2.674 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.041    -0.675    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y128       FDRE (Prop_fdre_C_Q)         0.456    -0.219 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.689     1.470    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_2
    SLICE_X109Y127       LUT3 (Prop_lut3_I0_O)        0.154     1.624 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.624    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.843     2.674    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.249     2.923    
                         clock uncertainty           -0.208     2.715    
    SLICE_X109Y127       FDRE (Setup_fdre_C_D)        0.075     2.790    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          2.790    
                         arrival time                          -1.624    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.208ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.716ns (32.284%)  route 1.502ns (67.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 2.677 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.040    -0.676    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y127       FDRE (Prop_fdre_C_Q)         0.419    -0.257 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.502     1.244    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_2
    SLICE_X110Y127       LUT3 (Prop_lut3_I0_O)        0.297     1.541 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.541    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.846     2.677    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.249     2.926    
                         clock uncertainty           -0.208     2.718    
    SLICE_X110Y127       FDRE (Setup_fdre_C_D)        0.032     2.750    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          2.750    
                         arrival time                          -1.541    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.257ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.718ns (33.083%)  route 1.452ns (66.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.037    -0.679    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y126       FDRE (Prop_fdre_C_Q)         0.419    -0.260 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/Q
                         net (fo=1, routed)           1.452     1.192    Testing_HDMI_i/HDMI_test_0/inst/TMDS[3]
    SLICE_X111Y126       LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     1.491    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1_n_0
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.845     2.676    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.249     2.925    
                         clock uncertainty           -0.208     2.717    
    SLICE_X111Y126       FDRE (Setup_fdre_C_D)        0.031     2.748    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          2.748    
                         arrival time                          -1.491    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.580ns (27.986%)  route 1.492ns (72.014%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.038    -0.678    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X106Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y127       FDRE (Prop_fdre_C_Q)         0.456    -0.222 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/Q
                         net (fo=1, routed)           1.492     1.270    Testing_HDMI_i/HDMI_test_0/inst/TMDS[0]
    SLICE_X111Y126       LUT3 (Prop_lut3_I0_O)        0.124     1.394 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.394    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1_n_0
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.845     2.676    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.249     2.925    
                         clock uncertainty           -0.208     2.717    
    SLICE_X111Y126       FDRE (Setup_fdre_C_D)        0.029     2.746    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          2.746    
                         arrival time                          -1.394    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.606ns (29.114%)  route 1.475ns (70.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.037    -0.679    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y126       FDRE (Prop_fdre_C_Q)         0.456    -0.223 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.475     1.252    Testing_HDMI_i/HDMI_test_0/inst/TMDS[5]
    SLICE_X110Y126       LUT3 (Prop_lut3_I0_O)        0.150     1.402 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.402    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.845     2.676    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.249     2.925    
                         clock uncertainty           -0.208     2.717    
    SLICE_X110Y126       FDRE (Setup_fdre_C_D)        0.075     2.792    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          2.792    
                         arrival time                          -1.402    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.409ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.606ns (29.393%)  route 1.456ns (70.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.038    -0.678    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X107Y127       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y127       FDSE (Prop_fdse_C_Q)         0.456    -0.222 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.456     1.233    Testing_HDMI_i/HDMI_test_0/inst/TMDS[2]
    SLICE_X111Y126       LUT3 (Prop_lut3_I0_O)        0.150     1.383 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.383    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1_n_0
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.845     2.676    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.249     2.925    
                         clock uncertainty           -0.208     2.717    
    SLICE_X111Y126       FDRE (Setup_fdre_C_D)        0.075     2.792    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          2.792    
                         arrival time                          -1.383    
  -------------------------------------------------------------------
                         slack                                  1.409    

Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.642ns (31.947%)  route 1.368ns (68.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 2.674 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.040    -0.676    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X112Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDRE (Prop_fdre_C_Q)         0.518    -0.158 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/Q
                         net (fo=1, routed)           1.368     1.209    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_5
    SLICE_X109Y127       LUT3 (Prop_lut3_I0_O)        0.124     1.333 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     1.333    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.843     2.674    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.249     2.923    
                         clock uncertainty           -0.208     2.715    
    SLICE_X109Y127       FDRE (Setup_fdre_C_D)        0.029     2.744    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          2.744    
                         arrival time                          -1.333    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.636ns (30.917%)  route 1.421ns (69.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 2.677 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.041    -0.675    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y128       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y128       FDSE (Prop_fdse_C_Q)         0.518    -0.157 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.421     1.264    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_8
    SLICE_X110Y127       LUT3 (Prop_lut3_I0_O)        0.118     1.382 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.382    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1_n_0
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.846     2.677    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.249     2.926    
                         clock uncertainty           -0.208     2.718    
    SLICE_X110Y127       FDRE (Setup_fdre_C_D)        0.075     2.793    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          2.793    
                         arrival time                          -1.382    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.418ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.606ns (29.514%)  route 1.447ns (70.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.037    -0.679    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y126       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y126       FDSE (Prop_fdse_C_Q)         0.456    -0.223 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/Q
                         net (fo=1, routed)           1.447     1.224    Testing_HDMI_i/HDMI_test_0/inst/TMDS[4]
    SLICE_X111Y126       LUT3 (Prop_lut3_I0_O)        0.150     1.374 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.374    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1_n_0
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.845     2.676    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.249     2.925    
                         clock uncertainty           -0.208     2.717    
    SLICE_X111Y126       FDRE (Setup_fdre_C_D)        0.075     2.792    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          2.792    
                         arrival time                          -1.374    
  -------------------------------------------------------------------
                         slack                                  1.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.185ns (24.040%)  route 0.585ns (75.960%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y126       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y126       FDSE (Prop_fdse_C_Q)         0.141    -0.385 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.585     0.200    Testing_HDMI_i/HDMI_test_0/inst/TMDS[6]
    SLICE_X110Y126       LUT3 (Prop_lut3_I0_O)        0.044     0.244 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.244    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.567    -0.194    
                         clock uncertainty            0.208     0.014    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.107     0.121    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.617%)  route 0.570ns (75.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/Q
                         net (fo=1, routed)           0.570     0.185    Testing_HDMI_i/HDMI_test_0/inst/TMDS[1]
    SLICE_X111Y126       LUT3 (Prop_lut3_I0_O)        0.045     0.230 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     0.230    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1_n_0
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/C
                         clock pessimism              0.567    -0.194    
                         clock uncertainty            0.208     0.014    
    SLICE_X111Y126       FDRE (Hold_fdre_C_D)         0.092     0.106    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.530%)  route 0.572ns (75.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.708    -0.523    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/Q
                         net (fo=1, routed)           0.572     0.190    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_0
    SLICE_X110Y126       LUT3 (Prop_lut3_I0_O)        0.045     0.235 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.235    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.567    -0.194    
                         clock uncertainty            0.208     0.014    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.092     0.106    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.209ns (27.520%)  route 0.550ns (72.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.707    -0.524    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y128       FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.550     0.190    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_4
    SLICE_X109Y127       LUT3 (Prop_lut3_I0_O)        0.045     0.235 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.235    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.208     0.013    
    SLICE_X109Y127       FDRE (Hold_fdre_C_D)         0.092     0.105    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.185ns (23.795%)  route 0.592ns (76.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.709    -0.522    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X110Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.592     0.211    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_1
    SLICE_X110Y127       LUT3 (Prop_lut3_I0_O)        0.044     0.255 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     0.255    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.981    -0.759    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.567    -0.192    
                         clock uncertainty            0.208     0.016    
    SLICE_X110Y127       FDRE (Hold_fdre_C_D)         0.107     0.123    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.247ns (31.735%)  route 0.531ns (68.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.707    -0.524    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y128       FDRE (Prop_fdre_C_Q)         0.148    -0.376 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.531     0.155    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_3
    SLICE_X109Y127       LUT3 (Prop_lut3_I0_O)        0.099     0.254 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     0.254    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.208     0.013    
    SLICE_X109Y127       FDRE (Hold_fdre_C_D)         0.107     0.120    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.247ns (32.156%)  route 0.521ns (67.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.708    -0.523    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X112Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDRE (Prop_fdre_C_Q)         0.148    -0.375 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.521     0.146    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_0
    SLICE_X109Y127       LUT2 (Prop_lut2_I1_O)        0.099     0.245 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     0.245    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.208     0.013    
    SLICE_X109Y127       FDRE (Hold_fdre_C_D)         0.092     0.105    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.190ns (24.148%)  route 0.597ns (75.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.708    -0.523    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/Q
                         net (fo=1, routed)           0.597     0.215    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_1
    SLICE_X110Y127       LUT3 (Prop_lut3_I0_O)        0.049     0.264 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     0.264    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1_n_0
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.981    -0.759    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.567    -0.192    
                         clock uncertainty            0.208     0.016    
    SLICE_X110Y127       FDRE (Hold_fdre_C_D)         0.107     0.123    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.184ns (23.277%)  route 0.606ns (76.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.606     0.221    Testing_HDMI_i/HDMI_test_0/inst/TMDS[5]
    SLICE_X110Y126       LUT3 (Prop_lut3_I0_O)        0.043     0.264 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.264    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.567    -0.194    
                         clock uncertainty            0.208     0.014    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.107     0.121    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.903%)  route 0.592ns (76.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.708    -0.523    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.592     0.210    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_6
    SLICE_X110Y126       LUT3 (Prop_lut3_I0_O)        0.045     0.255 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     0.255    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.567    -0.194    
                         clock uncertainty            0.208     0.014    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.092     0.106    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.149    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.580ns (30.170%)  route 1.342ns (69.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 2.674 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.037    -0.679    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.456    -0.223 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.428    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X111Y125       LUT4 (Prop_lut4_I0_O)        0.124     0.552 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.691     1.243    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.843     2.674    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.646     3.321    
                         clock uncertainty           -0.063     3.257    
    SLICE_X111Y125       FDRE (Setup_fdre_C_R)       -0.429     2.828    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.828    
                         arrival time                          -1.243    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.580ns (30.170%)  route 1.342ns (69.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 2.674 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.037    -0.679    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.456    -0.223 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.428    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X111Y125       LUT4 (Prop_lut4_I0_O)        0.124     0.552 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.691     1.243    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.843     2.674    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.646     3.321    
                         clock uncertainty           -0.063     3.257    
    SLICE_X111Y125       FDRE (Setup_fdre_C_R)       -0.429     2.828    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.828    
                         arrival time                          -1.243    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.580ns (30.170%)  route 1.342ns (69.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 2.674 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.037    -0.679    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.456    -0.223 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.428    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X111Y125       LUT4 (Prop_lut4_I0_O)        0.124     0.552 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.691     1.243    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.843     2.674    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.646     3.321    
                         clock uncertainty           -0.063     3.257    
    SLICE_X111Y125       FDRE (Setup_fdre_C_R)       -0.429     2.828    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.828    
                         arrival time                          -1.243    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.580ns (30.170%)  route 1.342ns (69.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 2.674 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.037    -0.679    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.456    -0.223 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.428    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X111Y125       LUT4 (Prop_lut4_I0_O)        0.124     0.552 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.691     1.243    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.843     2.674    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.646     3.321    
                         clock uncertainty           -0.063     3.257    
    SLICE_X111Y125       FDRE (Setup_fdre_C_R)       -0.429     2.828    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.828    
                         arrival time                          -1.243    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             2.145ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.580ns (33.843%)  route 1.134ns (66.157%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.037    -0.679    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.456    -0.223 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.428    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X111Y125       LUT4 (Prop_lut4_I0_O)        0.124     0.552 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.483     1.034    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.845     2.676    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                         clock pessimism              0.624     3.301    
                         clock uncertainty           -0.063     3.237    
    SLICE_X111Y126       FDRE (Setup_fdre_C_D)       -0.058     3.179    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          3.179    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                  2.145    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 0.580ns (34.892%)  route 1.082ns (65.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 2.674 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.039    -0.677    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.456    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.082     0.861    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y127       LUT3 (Prop_lut3_I1_O)        0.124     0.985 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.985    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.843     2.674    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.584     3.259    
                         clock uncertainty           -0.063     3.195    
    SLICE_X109Y127       FDRE (Setup_fdre_C_D)        0.031     3.226    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          3.226    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.256ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.692ns  (logic 0.610ns (36.046%)  route 1.082ns (63.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 2.674 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.039    -0.677    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.456    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.082     0.861    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y127       LUT3 (Prop_lut3_I1_O)        0.154     1.015 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.015    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.843     2.674    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.584     3.259    
                         clock uncertainty           -0.063     3.195    
    SLICE_X109Y127       FDRE (Setup_fdre_C_D)        0.075     3.270    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          3.270    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                  2.256    

Slack (MET) :             2.332ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.718ns (45.596%)  route 0.857ns (54.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.038    -0.678    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y127       FDRE (Prop_fdre_C_Q)         0.419    -0.259 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/Q
                         net (fo=1, routed)           0.857     0.597    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[8]
    SLICE_X110Y126       LUT3 (Prop_lut3_I2_O)        0.299     0.896 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.896    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.845     2.676    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.584     3.261    
                         clock uncertainty           -0.063     3.197    
    SLICE_X110Y126       FDRE (Setup_fdre_C_D)        0.031     3.228    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          3.228    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.580ns (35.722%)  route 1.044ns (64.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.039    -0.677    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.456    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/Q
                         net (fo=1, routed)           1.044     0.822    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[1]
    SLICE_X111Y126       LUT3 (Prop_lut3_I2_O)        0.124     0.946 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     0.946    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1_n_0
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.845     2.676    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.646     3.323    
                         clock uncertainty           -0.063     3.259    
    SLICE_X111Y126       FDRE (Setup_fdre_C_D)        0.029     3.288    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          3.288    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                  2.342    

Slack (MET) :             2.383ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.605ns (38.655%)  route 0.960ns (61.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 2.674 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.039    -0.677    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDRE (Prop_fdre_C_Q)         0.456    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/Q
                         net (fo=1, routed)           0.960     0.739    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[9]
    SLICE_X109Y127       LUT3 (Prop_lut3_I2_O)        0.149     0.888 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     0.888    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.843     2.674    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
                         clock pessimism              0.584     3.259    
                         clock uncertainty           -0.063     3.195    
    SLICE_X109Y127       FDRE (Setup_fdre_C_D)        0.075     3.270    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          3.270    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                  2.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.232ns (68.497%)  route 0.107ns (31.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           0.107    -0.290    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[7]
    SLICE_X110Y126       LUT3 (Prop_lut3_I2_O)        0.104    -0.186 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.236    -0.525    
                         clock uncertainty            0.063    -0.462    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.107    -0.355    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.190ns (53.748%)  route 0.164ns (46.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.164    -0.221    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X110Y126       LUT3 (Prop_lut3_I1_O)        0.049    -0.172 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.249    -0.512    
                         clock uncertainty            0.063    -0.449    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.107    -0.342    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.707    -0.524    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/Q
                         net (fo=1, routed)           0.159    -0.224    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[6]
    SLICE_X109Y127       LUT3 (Prop_lut3_I2_O)        0.042    -0.182 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.238    -0.524    
                         clock uncertainty            0.063    -0.461    
    SLICE_X109Y127       FDRE (Hold_fdre_C_D)         0.107    -0.354    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.219%)  route 0.164ns (46.781%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.164    -0.221    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X110Y126       LUT2 (Prop_lut2_I0_O)        0.045    -0.176 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[9]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/C
                         clock pessimism              0.249    -0.512    
                         clock uncertainty            0.063    -0.449    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.092    -0.357    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.178    -0.207    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X111Y125       LUT2 (Prop_lut2_I0_O)        0.042    -0.165 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1_n_0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.236    -0.526    
                         clock uncertainty            0.063    -0.463    
    SLICE_X111Y125       FDRE (Hold_fdre_C_D)         0.107    -0.356    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.184ns (50.535%)  route 0.180ns (49.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.180    -0.205    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X111Y125       LUT4 (Prop_lut4_I1_O)        0.043    -0.162 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.162    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2_n_0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.236    -0.526    
                         clock uncertainty            0.063    -0.463    
    SLICE_X111Y125       FDRE (Hold_fdre_C_D)         0.107    -0.356    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.178    -0.207    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X111Y125       LUT1 (Prop_lut1_I0_O)        0.045    -0.162 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]_i_1_n_0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.236    -0.526    
                         clock uncertainty            0.063    -0.463    
    SLICE_X111Y125       FDRE (Hold_fdre_C_D)         0.091    -0.372    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.805%)  route 0.180ns (49.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.180    -0.205    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X111Y125       LUT3 (Prop_lut3_I0_O)        0.045    -0.160 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1_n_0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.236    -0.526    
                         clock uncertainty            0.063    -0.463    
    SLICE_X111Y125       FDRE (Hold_fdre_C_D)         0.092    -0.371    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.223ns (56.438%)  route 0.172ns (43.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/Q
                         net (fo=1, routed)           0.172    -0.225    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[9]
    SLICE_X110Y126       LUT3 (Prop_lut3_I2_O)        0.095    -0.130 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.249    -0.512    
                         clock uncertainty            0.063    -0.449    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.107    -0.342    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.366%)  route 0.215ns (53.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.707    -0.524    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/Q
                         net (fo=1, routed)           0.215    -0.168    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[4]
    SLICE_X110Y126       LUT3 (Prop_lut3_I2_O)        0.045    -0.123 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.271    -0.490    
                         clock uncertainty            0.063    -0.427    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.092    -0.335    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.212    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       30.234ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.234ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.688ns  (logic 1.510ns (15.587%)  route 8.178ns (84.413%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.035    -0.681    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/Q
                         net (fo=13, routed)          1.407     1.243    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[2]
    SLICE_X108Y128       LUT3 (Prop_lut3_I1_O)        0.124     1.367 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.943     2.310    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X107Y128       LUT6 (Prop_lut6_I1_O)        0.124     2.434 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.278     3.712    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X107Y125       LUT4 (Prop_lut4_I0_O)        0.124     3.836 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6/O
                         net (fo=4, routed)           1.127     4.963    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6_n_0
    SLICE_X108Y127       LUT6 (Prop_lut6_I0_O)        0.124     5.087 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3/O
                         net (fo=4, routed)           0.740     5.827    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3_n_0
    SLICE_X106Y125       LUT5 (Prop_lut5_I3_O)        0.124     5.951 f  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_17/O
                         net (fo=3, routed)           1.088     7.039    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_17_n_0
    SLICE_X108Y126       LUT6 (Prop_lut6_I5_O)        0.124     7.163 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_14/O
                         net (fo=1, routed)           0.789     7.952    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_14_n_0
    SLICE_X107Y126       LUT6 (Prop_lut6_I4_O)        0.124     8.076 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4/O
                         net (fo=2, routed)           0.806     8.882    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X107Y127       LUT6 (Prop_lut6_I4_O)        0.124     9.006 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000     9.006    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2_n_0
    SLICE_X107Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.843    38.674    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X107Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/C
                         clock pessimism              0.625    39.300    
                         clock uncertainty           -0.090    39.210    
    SLICE_X107Y127       FDRE (Setup_fdre_C_D)        0.031    39.241    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.241    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                 30.234    

Slack (MET) :             30.458ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.465ns  (logic 1.510ns (15.954%)  route 7.955ns (84.046%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.035    -0.681    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/Q
                         net (fo=13, routed)          1.407     1.243    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[2]
    SLICE_X108Y128       LUT3 (Prop_lut3_I1_O)        0.124     1.367 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.943     2.310    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X107Y128       LUT6 (Prop_lut6_I1_O)        0.124     2.434 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.278     3.712    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X107Y125       LUT4 (Prop_lut4_I0_O)        0.124     3.836 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6/O
                         net (fo=4, routed)           1.127     4.963    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6_n_0
    SLICE_X108Y127       LUT6 (Prop_lut6_I0_O)        0.124     5.087 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3/O
                         net (fo=4, routed)           0.740     5.827    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3_n_0
    SLICE_X106Y125       LUT5 (Prop_lut5_I3_O)        0.124     5.951 f  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_17/O
                         net (fo=3, routed)           1.088     7.039    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_17_n_0
    SLICE_X108Y126       LUT6 (Prop_lut6_I5_O)        0.124     7.163 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_14/O
                         net (fo=1, routed)           0.789     7.952    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_14_n_0
    SLICE_X107Y126       LUT6 (Prop_lut6_I4_O)        0.124     8.076 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4/O
                         net (fo=2, routed)           0.583     8.659    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_4_n_0
    SLICE_X106Y127       LUT6 (Prop_lut6_I4_O)        0.124     8.783 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1/O
                         net (fo=1, routed)           0.000     8.783    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_1_n_0
    SLICE_X106Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.843    38.674    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X106Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
                         clock pessimism              0.625    39.300    
                         clock uncertainty           -0.090    39.210    
    SLICE_X106Y127       FDRE (Setup_fdre_C_D)        0.032    39.242    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.242    
                         arrival time                          -8.783    
  -------------------------------------------------------------------
                         slack                                 30.458    

Slack (MET) :             31.267ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.699ns  (logic 1.414ns (16.254%)  route 7.285ns (83.746%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.035    -0.681    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/Q
                         net (fo=13, routed)          1.407     1.243    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[2]
    SLICE_X108Y128       LUT3 (Prop_lut3_I1_O)        0.124     1.367 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.943     2.310    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X107Y128       LUT6 (Prop_lut6_I1_O)        0.124     2.434 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.278     3.712    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X107Y125       LUT4 (Prop_lut4_I0_O)        0.124     3.836 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6/O
                         net (fo=4, routed)           1.127     4.963    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6_n_0
    SLICE_X108Y127       LUT6 (Prop_lut6_I0_O)        0.124     5.087 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3/O
                         net (fo=4, routed)           0.736     5.823    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3_n_0
    SLICE_X106Y125       LUT6 (Prop_lut6_I2_O)        0.124     5.947 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6/O
                         net (fo=5, routed)           0.829     6.776    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6_n_0
    SLICE_X106Y126       LUT6 (Prop_lut6_I2_O)        0.124     6.900 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_2/O
                         net (fo=2, routed)           0.966     7.866    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_2_n_0
    SLICE_X106Y127       LUT4 (Prop_lut4_I3_O)        0.152     8.018 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     8.018    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[1]_i_1_n_0
    SLICE_X106Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.843    38.674    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X106Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]/C
                         clock pessimism              0.625    39.300    
                         clock uncertainty           -0.090    39.210    
    SLICE_X106Y127       FDRE (Setup_fdre_C_D)        0.075    39.285    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.285    
                         arrival time                          -8.018    
  -------------------------------------------------------------------
                         slack                                 31.267    

Slack (MET) :             31.340ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.533ns  (logic 1.931ns (22.629%)  route 6.602ns (77.371%))
  Logic Levels:           8  (LUT2=1 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.044    -0.672    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.456    -0.216 f  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/Q
                         net (fo=9, routed)           1.308     1.092    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[3]
    SLICE_X111Y128       LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0/O
                         net (fo=1, routed)           0.831     2.046    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0_n_0
    SLICE_X111Y129       LUT6 (Prop_lut6_I0_O)        0.124     2.170 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.529     2.699    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X111Y129       LUT5 (Prop_lut5_I4_O)        0.124     2.823 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_2/O
                         net (fo=7, routed)           0.820     3.643    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_2_n_0
    SLICE_X107Y129       LUT6 (Prop_lut6_I2_O)        0.124     3.767 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.664     4.431    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y129       LUT2 (Prop_lut2_I1_O)        0.154     4.585 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.779     5.364    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X108Y128       LUT3 (Prop_lut3_I2_O)        0.353     5.717 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.076     6.794    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X106Y128       LUT6 (Prop_lut6_I5_O)        0.348     7.142 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_4__0/O
                         net (fo=3, routed)           0.595     7.737    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_4__0_n_0
    SLICE_X106Y129       LUT3 (Prop_lut3_I1_O)        0.124     7.861 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     7.861    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[1]_i_1__0_n_0
    SLICE_X106Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.846    38.677    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]/C
                         clock pessimism              0.584    39.262    
                         clock uncertainty           -0.090    39.172    
    SLICE_X106Y129       FDRE (Setup_fdre_C_D)        0.029    39.201    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         39.201    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                 31.340    

Slack (MET) :             31.353ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.522ns  (logic 1.931ns (22.659%)  route 6.591ns (77.341%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.044    -0.672    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.456    -0.216 f  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/Q
                         net (fo=9, routed)           1.308     1.092    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[3]
    SLICE_X111Y128       LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0/O
                         net (fo=1, routed)           0.831     2.046    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0_n_0
    SLICE_X111Y129       LUT6 (Prop_lut6_I0_O)        0.124     2.170 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.529     2.699    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X111Y129       LUT5 (Prop_lut5_I4_O)        0.124     2.823 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_2/O
                         net (fo=7, routed)           0.820     3.643    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_2_n_0
    SLICE_X107Y129       LUT6 (Prop_lut6_I2_O)        0.124     3.767 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.664     4.431    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y129       LUT2 (Prop_lut2_I1_O)        0.154     4.585 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.779     5.364    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X108Y128       LUT3 (Prop_lut3_I2_O)        0.353     5.717 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.076     6.794    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X106Y128       LUT6 (Prop_lut6_I5_O)        0.348     7.142 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_4__0/O
                         net (fo=3, routed)           0.584     7.726    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_4__0_n_0
    SLICE_X106Y129       LUT6 (Prop_lut6_I4_O)        0.124     7.850 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0/O
                         net (fo=1, routed)           0.000     7.850    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_1__0_n_0
    SLICE_X106Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.846    38.677    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]/C
                         clock pessimism              0.584    39.262    
                         clock uncertainty           -0.090    39.172    
    SLICE_X106Y129       FDRE (Setup_fdre_C_D)        0.031    39.203    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         39.203    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                 31.353    

Slack (MET) :             31.360ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.559ns  (logic 1.957ns (22.864%)  route 6.602ns (77.136%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 38.677 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.044    -0.672    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.456    -0.216 f  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/Q
                         net (fo=9, routed)           1.308     1.092    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[3]
    SLICE_X111Y128       LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0/O
                         net (fo=1, routed)           0.831     2.046    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0_n_0
    SLICE_X111Y129       LUT6 (Prop_lut6_I0_O)        0.124     2.170 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.529     2.699    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X111Y129       LUT5 (Prop_lut5_I4_O)        0.124     2.823 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_2/O
                         net (fo=7, routed)           0.820     3.643    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_2_n_0
    SLICE_X107Y129       LUT6 (Prop_lut6_I2_O)        0.124     3.767 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.664     4.431    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y129       LUT2 (Prop_lut2_I1_O)        0.154     4.585 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.779     5.364    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X108Y128       LUT3 (Prop_lut3_I2_O)        0.353     5.717 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          1.076     6.794    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X106Y128       LUT6 (Prop_lut6_I5_O)        0.348     7.142 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_4__0/O
                         net (fo=3, routed)           0.595     7.737    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_4__0_n_0
    SLICE_X106Y129       LUT5 (Prop_lut5_I1_O)        0.150     7.887 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     7.887    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[2]_i_1__0_n_0
    SLICE_X106Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.846    38.677    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X106Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]/C
                         clock pessimism              0.584    39.262    
                         clock uncertainty           -0.090    39.172    
    SLICE_X106Y129       FDRE (Setup_fdre_C_D)        0.075    39.247    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc_reg[2]
  -------------------------------------------------------------------
                         required time                         39.247    
                         arrival time                          -7.887    
  -------------------------------------------------------------------
                         slack                                 31.360    

Slack (MET) :             31.404ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.406ns  (logic 1.386ns (16.488%)  route 7.020ns (83.512%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 38.674 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.035    -0.681    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/Q
                         net (fo=13, routed)          1.407     1.243    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[2]
    SLICE_X108Y128       LUT3 (Prop_lut3_I1_O)        0.124     1.367 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.943     2.310    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X107Y128       LUT6 (Prop_lut6_I1_O)        0.124     2.434 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.278     3.712    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X107Y125       LUT4 (Prop_lut4_I0_O)        0.124     3.836 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6/O
                         net (fo=4, routed)           1.127     4.963    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6_n_0
    SLICE_X108Y127       LUT6 (Prop_lut6_I0_O)        0.124     5.087 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3/O
                         net (fo=4, routed)           0.736     5.823    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_3_n_0
    SLICE_X106Y125       LUT6 (Prop_lut6_I2_O)        0.124     5.947 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6/O
                         net (fo=5, routed)           0.420     6.368    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]_i_6_n_0
    SLICE_X107Y126       LUT3 (Prop_lut3_I1_O)        0.124     6.492 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0/O
                         net (fo=3, routed)           0.730     7.221    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_2__0_n_0
    SLICE_X106Y127       LUT2 (Prop_lut2_I1_O)        0.124     7.345 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_1/O
                         net (fo=1, routed)           0.379     7.725    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[0]_i_1_n_0
    SLICE_X106Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.843    38.674    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X106Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[0]/C
                         clock pessimism              0.625    39.300    
                         clock uncertainty           -0.090    39.210    
    SLICE_X106Y127       FDRE (Setup_fdre_C_D)       -0.081    39.129    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[0]
  -------------------------------------------------------------------
                         required time                         39.129    
                         arrival time                          -7.725    
  -------------------------------------------------------------------
                         slack                                 31.404    

Slack (MET) :             31.516ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.086ns  (logic 1.836ns (22.705%)  route 6.250ns (77.295%))
  Logic Levels:           7  (LUT2=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 38.679 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.672ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.044    -0.672    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y129       FDRE (Prop_fdre_C_Q)         0.456    -0.216 f  Testing_HDMI_i/HDMI_test_0/inst/green_reg[3]/Q
                         net (fo=9, routed)           1.308     1.092    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[3]
    SLICE_X111Y128       LUT6 (Prop_lut6_I0_O)        0.124     1.216 f  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0/O
                         net (fo=1, routed)           0.831     2.046    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_3__0_n_0
    SLICE_X111Y129       LUT6 (Prop_lut6_I0_O)        0.124     2.170 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_2__0/O
                         net (fo=16, routed)          0.529     2.699    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[8]_i_1__0_n_0
    SLICE_X111Y129       LUT5 (Prop_lut5_I4_O)        0.124     2.823 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_2/O
                         net (fo=7, routed)           0.820     3.643    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_2_n_0
    SLICE_X107Y129       LUT6 (Prop_lut6_I2_O)        0.124     3.767 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0/O
                         net (fo=2, routed)           0.664     4.431    Testing_HDMI_i/HDMI_test_0/inst/encode_G/balance_acc[3]_i_6__0_n_0
    SLICE_X106Y129       LUT2 (Prop_lut2_I1_O)        0.154     4.585 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0/O
                         net (fo=6, routed)           0.779     5.364    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_3__0_n_0
    SLICE_X108Y128       LUT3 (Prop_lut3_I2_O)        0.353     5.717 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1/O
                         net (fo=13, routed)          0.673     6.390    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[9]_i_1_n_0
    SLICE_X110Y128       LUT3 (Prop_lut3_I0_O)        0.377     6.767 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_1__1/O
                         net (fo=1, routed)           0.647     7.414    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[7]_i_1__1_n_0
    SLICE_X110Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.848    38.679    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
                         clock pessimism              0.624    39.304    
                         clock uncertainty           -0.090    39.214    
    SLICE_X110Y128       FDRE (Setup_fdre_C_D)       -0.284    38.930    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]
  -------------------------------------------------------------------
                         required time                         38.930    
                         arrival time                          -7.414    
  -------------------------------------------------------------------
                         slack                                 31.516    

Slack (MET) :             31.533ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.386ns  (logic 1.622ns (19.341%)  route 6.764ns (80.659%))
  Logic Levels:           7  (LUT3=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.035    -0.681    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/Q
                         net (fo=13, routed)          1.407     1.243    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[2]
    SLICE_X108Y128       LUT3 (Prop_lut3_I1_O)        0.124     1.367 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.943     2.310    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X107Y128       LUT6 (Prop_lut6_I1_O)        0.124     2.434 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.278     3.712    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X107Y125       LUT4 (Prop_lut4_I0_O)        0.124     3.836 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6/O
                         net (fo=4, routed)           0.975     4.811    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6_n_0
    SLICE_X108Y127       LUT6 (Prop_lut6_I5_O)        0.124     4.935 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.578     5.513    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X106Y127       LUT5 (Prop_lut5_I4_O)        0.124     5.637 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2/O
                         net (fo=1, routed)           0.655     6.292    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2_n_0
    SLICE_X107Y127       LUT4 (Prop_lut4_I3_O)        0.152     6.444 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1/O
                         net (fo=15, routed)          0.929     7.373    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1_n_0
    SLICE_X109Y126       LUT4 (Prop_lut4_I3_O)        0.332     7.705 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_1__0/O
                         net (fo=1, routed)           0.000     7.705    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_1__0_n_0
    SLICE_X109Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.842    38.673    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/C
                         clock pessimism              0.625    39.299    
                         clock uncertainty           -0.090    39.209    
    SLICE_X109Y126       FDRE (Setup_fdre_C_D)        0.029    39.238    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                         39.238    
                         arrival time                          -7.705    
  -------------------------------------------------------------------
                         slack                                 31.533    

Slack (MET) :             31.551ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@40.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.414ns  (logic 1.650ns (19.609%)  route 6.764ns (80.391%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 38.673 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.035    -0.681    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X108Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y125       FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  Testing_HDMI_i/HDMI_test_0/inst/red_reg[2]/Q
                         net (fo=13, routed)          1.407     1.243    Testing_HDMI_i/HDMI_test_0/inst/encode_R/Q[2]
    SLICE_X108Y128       LUT3 (Prop_lut3_I1_O)        0.124     1.367 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0/O
                         net (fo=1, routed)           0.943     2.310    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_4__0_n_0
    SLICE_X107Y128       LUT6 (Prop_lut6_I1_O)        0.124     2.434 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[1]_i_2/O
                         net (fo=13, routed)          1.278     3.712    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[8]_i_1_n_0
    SLICE_X107Y125       LUT4 (Prop_lut4_I0_O)        0.124     3.836 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6/O
                         net (fo=4, routed)           0.975     4.811    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_6_n_0
    SLICE_X108Y127       LUT6 (Prop_lut6_I5_O)        0.124     4.935 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3/O
                         net (fo=3, routed)           0.578     5.513    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_3_n_0
    SLICE_X106Y127       LUT5 (Prop_lut5_I4_O)        0.124     5.637 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2/O
                         net (fo=1, routed)           0.655     6.292    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_2_n_0
    SLICE_X107Y127       LUT4 (Prop_lut4_I3_O)        0.152     6.444 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1/O
                         net (fo=15, routed)          0.929     7.373    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[9]_i_1__1_n_0
    SLICE_X109Y126       LUT2 (Prop_lut2_I1_O)        0.360     7.733 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[3]_i_1__0/O
                         net (fo=1, routed)           0.000     7.733    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS[3]_i_1__0_n_0
    SLICE_X109Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          1.842    38.673    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
                         clock pessimism              0.625    39.299    
                         clock uncertainty           -0.090    39.209    
    SLICE_X109Y126       FDRE (Setup_fdre_C_D)        0.075    39.284    Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]
  -------------------------------------------------------------------
                         required time                         39.284    
                         arrival time                          -7.733    
  -------------------------------------------------------------------
                         slack                                 31.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.909%)  route 0.135ns (42.091%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/Q
                         net (fo=10, routed)          0.135    -0.249    Testing_HDMI_i/HDMI_test_0/inst/encode_B/CD[0]
    SLICE_X111Y127       LUT4 (Prop_lut4_I3_O)        0.045    -0.204 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.204    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[5]_i_1_n_0
    SLICE_X111Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.981    -0.759    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.090    -0.420    
    SLICE_X111Y127       FDRE (Hold_fdre_C_D)         0.092    -0.328    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.981%)  route 0.135ns (42.019%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.707    -0.524    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X106Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[2]/Q
                         net (fo=4, routed)           0.135    -0.248    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[2]
    SLICE_X107Y127       LUT6 (Prop_lut6_I3_O)        0.045    -0.203 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.203    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc[3]_i_2_n_0
    SLICE_X107Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X107Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]/C
                         clock pessimism              0.251    -0.511    
                         clock uncertainty            0.090    -0.421    
    SLICE_X107Y127       FDRE (Hold_fdre_C_D)         0.092    -0.329    Testing_HDMI_i/HDMI_test_0/inst/encode_R/balance_acc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.328%)  route 0.143ns (40.672%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.164    -0.361 f  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/Q
                         net (fo=4, routed)           0.143    -0.218    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]_0
    SLICE_X112Y127       LUT6 (Prop_lut6_I1_O)        0.045    -0.173 r  Testing_HDMI_i/HDMI_test_0/inst/vSync_i_1/O
                         net (fo=1, routed)           0.000    -0.173    Testing_HDMI_i/HDMI_test_0/inst/vSync0
    SLICE_X112Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.981    -0.759    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/vSync_reg/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.090    -0.420    
    SLICE_X112Y127       FDRE (Hold_fdre_C_D)         0.121    -0.299    Testing_HDMI_i/HDMI_test_0/inst/vSync_reg
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.189ns (51.733%)  route 0.176ns (48.267%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/Q
                         net (fo=10, routed)          0.176    -0.208    Testing_HDMI_i/HDMI_test_0/inst/encode_B/CD[0]
    SLICE_X112Y127       LUT4 (Prop_lut4_I2_O)        0.048    -0.160 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.160    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[9]_i_1__0_n_0
    SLICE_X112Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.981    -0.759    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X112Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.090    -0.420    
    SLICE_X112Y127       FDRE (Hold_fdre_C_D)         0.131    -0.289    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.708    -0.523    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[1]/Q
                         net (fo=15, routed)          0.143    -0.239    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[1]
    SLICE_X110Y128       LUT5 (Prop_lut5_I1_O)        0.045    -0.194 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.194    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[1]_i_1__1_n_0
    SLICE_X110Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.982    -0.758    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.090    -0.420    
    SLICE_X110Y128       FDRE (Hold_fdre_C_D)         0.091    -0.329    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.334%)  route 0.176ns (48.666%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 f  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/Q
                         net (fo=10, routed)          0.176    -0.208    Testing_HDMI_i/HDMI_test_0/inst/encode_B/CD[0]
    SLICE_X112Y127       LUT4 (Prop_lut4_I3_O)        0.045    -0.163 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.163    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[4]_i_1__1_n_0
    SLICE_X112Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.981    -0.759    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X112Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.090    -0.420    
    SLICE_X112Y127       FDRE (Hold_fdre_C_D)         0.121    -0.299    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.822%)  route 0.101ns (29.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y126       FDRE (Prop_fdre_C_Q)         0.148    -0.377 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]/Q
                         net (fo=4, routed)           0.101    -0.276    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[8]_0
    SLICE_X112Y126       LUT6 (Prop_lut6_I3_O)        0.098    -0.178 r  Testing_HDMI_i/HDMI_test_0/inst/CounterY[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.178    Testing_HDMI_i/HDMI_test_0/inst/CounterY[9]_i_2_n_0
    SLICE_X112Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X112Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]/C
                         clock pessimism              0.236    -0.525    
                         clock uncertainty            0.090    -0.435    
    SLICE_X112Y126       FDRE (Hold_fdre_C_D)         0.121    -0.314    Testing_HDMI_i/HDMI_test_0/inst/CounterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.679%)  route 0.167ns (47.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.708    -0.523    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X111Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  Testing_HDMI_i/HDMI_test_0/inst/green_reg[2]/Q
                         net (fo=13, routed)          0.167    -0.215    Testing_HDMI_i/HDMI_test_0/inst/encode_G/Q[2]
    SLICE_X109Y128       LUT6 (Prop_lut6_I3_O)        0.045    -0.170 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.170    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS[4]_i_1__0_n_0
    SLICE_X109Y128       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y128       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]/C
                         clock pessimism              0.271    -0.490    
                         clock uncertainty            0.090    -0.400    
    SLICE_X109Y128       FDSE (Hold_fdse_C_D)         0.092    -0.308    Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[4]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.189ns (53.360%)  route 0.165ns (46.640%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 f  Testing_HDMI_i/HDMI_test_0/inst/hSync_reg/Q
                         net (fo=10, routed)          0.165    -0.219    Testing_HDMI_i/HDMI_test_0/inst/encode_B/CD[0]
    SLICE_X111Y127       LUT4 (Prop_lut4_I3_O)        0.048    -0.171 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.171    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[6]_i_1__0_n_0
    SLICE_X111Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.981    -0.759    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.090    -0.420    
    SLICE_X111Y127       FDRE (Hold_fdre_C_D)         0.107    -0.313    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[6]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.214%)  route 0.157ns (45.786%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/pixclk
    SLICE_X113Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  Testing_HDMI_i/HDMI_test_0/inst/DrawArea_reg/Q
                         net (fo=13, routed)          0.157    -0.227    Testing_HDMI_i/HDMI_test_0/inst/encode_B/DrawArea
    SLICE_X113Y127       LUT3 (Prop_lut3_I1_O)        0.045    -0.182 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS[1]_i_1_n_0
    SLICE_X113Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.981    -0.759    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X113Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]/C
                         clock pessimism              0.249    -0.510    
                         clock uncertainty            0.090    -0.420    
    SLICE_X113Y127       FDRE (Hold_fdre_C_D)         0.091    -0.329    Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[1]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.147    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.073ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.580ns (24.672%)  route 1.771ns (75.328%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 2.677 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.040    -0.676    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y127       FDRE (Prop_fdre_C_Q)         0.456    -0.220 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.771     1.550    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_4
    SLICE_X110Y127       LUT3 (Prop_lut3_I0_O)        0.124     1.674 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.674    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.846     2.677    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.249     2.926    
                         clock uncertainty           -0.210     2.716    
    SLICE_X110Y127       FDRE (Setup_fdre_C_D)        0.031     2.747    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          2.747    
                         arrival time                          -1.674    
  -------------------------------------------------------------------
                         slack                                  1.073    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.610ns (26.535%)  route 1.689ns (73.465%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 2.674 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.041    -0.675    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y128       FDRE (Prop_fdre_C_Q)         0.456    -0.219 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.689     1.470    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_2
    SLICE_X109Y127       LUT3 (Prop_lut3_I0_O)        0.154     1.624 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.624    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.843     2.674    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.249     2.923    
                         clock uncertainty           -0.210     2.713    
    SLICE_X109Y127       FDRE (Setup_fdre_C_D)        0.075     2.788    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          2.788    
                         arrival time                          -1.624    
  -------------------------------------------------------------------
                         slack                                  1.164    

Slack (MET) :             1.207ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.716ns (32.284%)  route 1.502ns (67.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 2.677 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.040    -0.676    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y127       FDRE (Prop_fdre_C_Q)         0.419    -0.257 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.502     1.244    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_2
    SLICE_X110Y127       LUT3 (Prop_lut3_I0_O)        0.297     1.541 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.541    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.846     2.677    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.249     2.926    
                         clock uncertainty           -0.210     2.716    
    SLICE_X110Y127       FDRE (Setup_fdre_C_D)        0.032     2.748    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          2.748    
                         arrival time                          -1.541    
  -------------------------------------------------------------------
                         slack                                  1.207    

Slack (MET) :             1.255ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.718ns (33.083%)  route 1.452ns (66.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.037    -0.679    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y126       FDRE (Prop_fdre_C_Q)         0.419    -0.260 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/Q
                         net (fo=1, routed)           1.452     1.192    Testing_HDMI_i/HDMI_test_0/inst/TMDS[3]
    SLICE_X111Y126       LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     1.491    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1_n_0
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.845     2.676    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.249     2.925    
                         clock uncertainty           -0.210     2.715    
    SLICE_X111Y126       FDRE (Setup_fdre_C_D)        0.031     2.746    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          2.746    
                         arrival time                          -1.491    
  -------------------------------------------------------------------
                         slack                                  1.255    

Slack (MET) :             1.350ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.580ns (27.986%)  route 1.492ns (72.014%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.038    -0.678    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X106Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y127       FDRE (Prop_fdre_C_Q)         0.456    -0.222 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/Q
                         net (fo=1, routed)           1.492     1.270    Testing_HDMI_i/HDMI_test_0/inst/TMDS[0]
    SLICE_X111Y126       LUT3 (Prop_lut3_I0_O)        0.124     1.394 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.394    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1_n_0
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.845     2.676    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.249     2.925    
                         clock uncertainty           -0.210     2.715    
    SLICE_X111Y126       FDRE (Setup_fdre_C_D)        0.029     2.744    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          2.744    
                         arrival time                          -1.394    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.388ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.606ns (29.114%)  route 1.475ns (70.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.037    -0.679    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y126       FDRE (Prop_fdre_C_Q)         0.456    -0.223 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.475     1.252    Testing_HDMI_i/HDMI_test_0/inst/TMDS[5]
    SLICE_X110Y126       LUT3 (Prop_lut3_I0_O)        0.150     1.402 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.402    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.845     2.676    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.249     2.925    
                         clock uncertainty           -0.210     2.715    
    SLICE_X110Y126       FDRE (Setup_fdre_C_D)        0.075     2.790    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          2.790    
                         arrival time                          -1.402    
  -------------------------------------------------------------------
                         slack                                  1.388    

Slack (MET) :             1.407ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.606ns (29.393%)  route 1.456ns (70.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.038    -0.678    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X107Y127       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y127       FDSE (Prop_fdse_C_Q)         0.456    -0.222 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.456     1.233    Testing_HDMI_i/HDMI_test_0/inst/TMDS[2]
    SLICE_X111Y126       LUT3 (Prop_lut3_I0_O)        0.150     1.383 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.383    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1_n_0
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.845     2.676    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.249     2.925    
                         clock uncertainty           -0.210     2.715    
    SLICE_X111Y126       FDRE (Setup_fdre_C_D)        0.075     2.790    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          2.790    
                         arrival time                          -1.383    
  -------------------------------------------------------------------
                         slack                                  1.407    

Slack (MET) :             1.409ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.642ns (31.947%)  route 1.368ns (68.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 2.674 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.040    -0.676    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X112Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDRE (Prop_fdre_C_Q)         0.518    -0.158 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/Q
                         net (fo=1, routed)           1.368     1.209    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_5
    SLICE_X109Y127       LUT3 (Prop_lut3_I0_O)        0.124     1.333 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     1.333    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.843     2.674    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.249     2.923    
                         clock uncertainty           -0.210     2.713    
    SLICE_X109Y127       FDRE (Setup_fdre_C_D)        0.029     2.742    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          2.742    
                         arrival time                          -1.333    
  -------------------------------------------------------------------
                         slack                                  1.409    

Slack (MET) :             1.409ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.636ns (30.917%)  route 1.421ns (69.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 2.677 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.041    -0.675    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y128       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y128       FDSE (Prop_fdse_C_Q)         0.518    -0.157 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.421     1.264    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_8
    SLICE_X110Y127       LUT3 (Prop_lut3_I0_O)        0.118     1.382 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.382    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1_n_0
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.846     2.677    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.249     2.926    
                         clock uncertainty           -0.210     2.716    
    SLICE_X110Y127       FDRE (Setup_fdre_C_D)        0.075     2.791    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          2.791    
                         arrival time                          -1.382    
  -------------------------------------------------------------------
                         slack                                  1.409    

Slack (MET) :             1.416ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.606ns (29.514%)  route 1.447ns (70.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.037    -0.679    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y126       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y126       FDSE (Prop_fdse_C_Q)         0.456    -0.223 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/Q
                         net (fo=1, routed)           1.447     1.224    Testing_HDMI_i/HDMI_test_0/inst/TMDS[4]
    SLICE_X111Y126       LUT3 (Prop_lut3_I0_O)        0.150     1.374 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.374    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1_n_0
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.845     2.676    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.249     2.925    
                         clock uncertainty           -0.210     2.715    
    SLICE_X111Y126       FDRE (Setup_fdre_C_D)        0.075     2.790    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          2.790    
                         arrival time                          -1.374    
  -------------------------------------------------------------------
                         slack                                  1.416    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.185ns (24.040%)  route 0.585ns (75.960%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y126       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y126       FDSE (Prop_fdse_C_Q)         0.141    -0.385 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.585     0.200    Testing_HDMI_i/HDMI_test_0/inst/TMDS[6]
    SLICE_X110Y126       LUT3 (Prop_lut3_I0_O)        0.044     0.244 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.244    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.567    -0.194    
                         clock uncertainty            0.210     0.016    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.107     0.123    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.617%)  route 0.570ns (75.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/Q
                         net (fo=1, routed)           0.570     0.185    Testing_HDMI_i/HDMI_test_0/inst/TMDS[1]
    SLICE_X111Y126       LUT3 (Prop_lut3_I0_O)        0.045     0.230 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     0.230    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1_n_0
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/C
                         clock pessimism              0.567    -0.194    
                         clock uncertainty            0.210     0.016    
    SLICE_X111Y126       FDRE (Hold_fdre_C_D)         0.092     0.108    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.530%)  route 0.572ns (75.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.708    -0.523    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/Q
                         net (fo=1, routed)           0.572     0.190    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_0
    SLICE_X110Y126       LUT3 (Prop_lut3_I0_O)        0.045     0.235 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.235    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.567    -0.194    
                         clock uncertainty            0.210     0.016    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.092     0.108    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.209ns (27.520%)  route 0.550ns (72.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.707    -0.524    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y128       FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.550     0.190    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_4
    SLICE_X109Y127       LUT3 (Prop_lut3_I0_O)        0.045     0.235 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.235    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.210     0.015    
    SLICE_X109Y127       FDRE (Hold_fdre_C_D)         0.092     0.107    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.185ns (23.795%)  route 0.592ns (76.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.709    -0.522    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X110Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.592     0.211    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_1
    SLICE_X110Y127       LUT3 (Prop_lut3_I0_O)        0.044     0.255 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     0.255    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.981    -0.759    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.567    -0.192    
                         clock uncertainty            0.210     0.018    
    SLICE_X110Y127       FDRE (Hold_fdre_C_D)         0.107     0.125    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.247ns (31.735%)  route 0.531ns (68.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.707    -0.524    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y128       FDRE (Prop_fdre_C_Q)         0.148    -0.376 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.531     0.155    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_3
    SLICE_X109Y127       LUT3 (Prop_lut3_I0_O)        0.099     0.254 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     0.254    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.210     0.015    
    SLICE_X109Y127       FDRE (Hold_fdre_C_D)         0.107     0.122    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.247ns (32.156%)  route 0.521ns (67.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.708    -0.523    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X112Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDRE (Prop_fdre_C_Q)         0.148    -0.375 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.521     0.146    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_0
    SLICE_X109Y127       LUT2 (Prop_lut2_I1_O)        0.099     0.245 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     0.245    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.210     0.015    
    SLICE_X109Y127       FDRE (Hold_fdre_C_D)         0.092     0.107    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.107    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.190ns (24.148%)  route 0.597ns (75.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.708    -0.523    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/Q
                         net (fo=1, routed)           0.597     0.215    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_1
    SLICE_X110Y127       LUT3 (Prop_lut3_I0_O)        0.049     0.264 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     0.264    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1_n_0
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.981    -0.759    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.567    -0.192    
                         clock uncertainty            0.210     0.018    
    SLICE_X110Y127       FDRE (Hold_fdre_C_D)         0.107     0.125    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.184ns (23.277%)  route 0.606ns (76.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.606     0.221    Testing_HDMI_i/HDMI_test_0/inst/TMDS[5]
    SLICE_X110Y126       LUT3 (Prop_lut3_I0_O)        0.043     0.264 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.264    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.567    -0.194    
                         clock uncertainty            0.210     0.016    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.107     0.123    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.903%)  route 0.592ns (76.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.708    -0.523    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.592     0.210    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_6
    SLICE_X110Y126       LUT3 (Prop_lut3_I0_O)        0.045     0.255 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     0.255    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.567    -0.194    
                         clock uncertainty            0.210     0.016    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.092     0.108    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.108    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.147    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.580ns (30.170%)  route 1.342ns (69.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 2.674 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.037    -0.679    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.456    -0.223 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.428    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X111Y125       LUT4 (Prop_lut4_I0_O)        0.124     0.552 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.691     1.243    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.843     2.674    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.646     3.321    
                         clock uncertainty           -0.063     3.257    
    SLICE_X111Y125       FDRE (Setup_fdre_C_R)       -0.429     2.828    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          2.828    
                         arrival time                          -1.243    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.580ns (30.170%)  route 1.342ns (69.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 2.674 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.037    -0.679    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.456    -0.223 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.428    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X111Y125       LUT4 (Prop_lut4_I0_O)        0.124     0.552 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.691     1.243    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.843     2.674    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.646     3.321    
                         clock uncertainty           -0.063     3.257    
    SLICE_X111Y125       FDRE (Setup_fdre_C_R)       -0.429     2.828    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          2.828    
                         arrival time                          -1.243    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.580ns (30.170%)  route 1.342ns (69.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 2.674 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.037    -0.679    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.456    -0.223 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.428    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X111Y125       LUT4 (Prop_lut4_I0_O)        0.124     0.552 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.691     1.243    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.843     2.674    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.646     3.321    
                         clock uncertainty           -0.063     3.257    
    SLICE_X111Y125       FDRE (Setup_fdre_C_R)       -0.429     2.828    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          2.828    
                         arrival time                          -1.243    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             1.585ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.580ns (30.170%)  route 1.342ns (69.830%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 2.674 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.037    -0.679    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.456    -0.223 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.428    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X111Y125       LUT4 (Prop_lut4_I0_O)        0.124     0.552 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.691     1.243    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.843     2.674    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.646     3.321    
                         clock uncertainty           -0.063     3.257    
    SLICE_X111Y125       FDRE (Setup_fdre_C_R)       -0.429     2.828    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          2.828    
                         arrival time                          -1.243    
  -------------------------------------------------------------------
                         slack                                  1.585    

Slack (MET) :             2.145ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.580ns (33.843%)  route 1.134ns (66.157%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.037    -0.679    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.456    -0.223 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/Q
                         net (fo=3, routed)           0.651     0.428    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]
    SLICE_X111Y125       LUT4 (Prop_lut4_I0_O)        0.124     0.552 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1/O
                         net (fo=5, routed)           0.483     1.034    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_1_n_0
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.845     2.676    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                         clock pessimism              0.624     3.301    
                         clock uncertainty           -0.063     3.237    
    SLICE_X111Y126       FDRE (Setup_fdre_C_D)       -0.058     3.179    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg
  -------------------------------------------------------------------
                         required time                          3.179    
                         arrival time                          -1.034    
  -------------------------------------------------------------------
                         slack                                  2.145    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.662ns  (logic 0.580ns (34.892%)  route 1.082ns (65.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 2.674 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.039    -0.677    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.456    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.082     0.861    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y127       LUT3 (Prop_lut3_I1_O)        0.124     0.985 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.985    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.843     2.674    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.584     3.259    
                         clock uncertainty           -0.063     3.195    
    SLICE_X109Y127       FDRE (Setup_fdre_C_D)        0.031     3.226    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                          3.226    
                         arrival time                          -0.985    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.256ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.692ns  (logic 0.610ns (36.046%)  route 1.082ns (63.954%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 2.674 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.039    -0.677    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.456    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          1.082     0.861    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X109Y127       LUT3 (Prop_lut3_I1_O)        0.154     1.015 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.015    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.843     2.674    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.584     3.259    
                         clock uncertainty           -0.063     3.195    
    SLICE_X109Y127       FDRE (Setup_fdre_C_D)        0.075     3.270    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          3.270    
                         arrival time                          -1.015    
  -------------------------------------------------------------------
                         slack                                  2.256    

Slack (MET) :             2.332ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.718ns (45.596%)  route 0.857ns (54.404%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.038    -0.678    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y127       FDRE (Prop_fdre_C_Q)         0.419    -0.259 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/Q
                         net (fo=1, routed)           0.857     0.597    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[8]
    SLICE_X110Y126       LUT3 (Prop_lut3_I2_O)        0.299     0.896 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.896    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.845     2.676    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.584     3.261    
                         clock uncertainty           -0.063     3.197    
    SLICE_X110Y126       FDRE (Setup_fdre_C_D)        0.031     3.228    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                          3.228    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.342ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.624ns  (logic 0.580ns (35.722%)  route 1.044ns (64.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.039    -0.677    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.456    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/Q
                         net (fo=1, routed)           1.044     0.822    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[1]
    SLICE_X111Y126       LUT3 (Prop_lut3_I2_O)        0.124     0.946 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     0.946    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1_n_0
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.845     2.676    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.646     3.323    
                         clock uncertainty           -0.063     3.259    
    SLICE_X111Y126       FDRE (Setup_fdre_C_D)        0.029     3.288    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          3.288    
                         arrival time                          -0.946    
  -------------------------------------------------------------------
                         slack                                  2.342    

Slack (MET) :             2.383ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.565ns  (logic 0.605ns (38.655%)  route 0.960ns (61.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 2.674 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          2.039    -0.677    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDRE (Prop_fdre_C_Q)         0.456    -0.221 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/Q
                         net (fo=1, routed)           0.960     0.739    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[9]
    SLICE_X109Y127       LUT3 (Prop_lut3_I2_O)        0.149     0.888 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1/O
                         net (fo=1, routed)           0.000     0.888    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[8]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.843     2.674    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]/C
                         clock pessimism              0.584     3.259    
                         clock uncertainty           -0.063     3.195    
    SLICE_X109Y127       FDRE (Setup_fdre_C_D)        0.075     3.270    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                          3.270    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                  2.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.232ns (68.497%)  route 0.107ns (31.503%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[7]/Q
                         net (fo=1, routed)           0.107    -0.290    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[7]
    SLICE_X110Y126       LUT3 (Prop_lut3_I2_O)        0.104    -0.186 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.236    -0.525    
                         clock uncertainty            0.063    -0.462    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.107    -0.355    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.190ns (53.748%)  route 0.164ns (46.252%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.164    -0.221    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X110Y126       LUT3 (Prop_lut3_I1_O)        0.049    -0.172 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.249    -0.512    
                         clock uncertainty            0.063    -0.449    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.107    -0.342    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.183ns (53.493%)  route 0.159ns (46.507%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.707    -0.524    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[6]/Q
                         net (fo=1, routed)           0.159    -0.224    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg_n_0_[6]
    SLICE_X109Y127       LUT3 (Prop_lut3_I2_O)        0.042    -0.182 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.238    -0.524    
                         clock uncertainty            0.063    -0.461    
    SLICE_X109Y127       FDRE (Hold_fdre_C_D)         0.107    -0.354    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.219%)  route 0.164ns (46.781%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.384 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load_reg/Q
                         net (fo=30, routed)          0.164    -0.221    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_load
    SLICE_X110Y126       LUT2 (Prop_lut2_I0_O)        0.045    -0.176 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[9]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]/C
                         clock pessimism              0.249    -0.512    
                         clock uncertainty            0.063    -0.449    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.092    -0.357    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.183ns (50.678%)  route 0.178ns (49.322%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.178    -0.207    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X111Y125       LUT2 (Prop_lut2_I0_O)        0.042    -0.165 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[1]_i_1_n_0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]/C
                         clock pessimism              0.236    -0.526    
                         clock uncertainty            0.063    -0.463    
    SLICE_X111Y125       FDRE (Hold_fdre_C_D)         0.107    -0.356    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[1]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.184ns (50.535%)  route 0.180ns (49.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.180    -0.205    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X111Y125       LUT4 (Prop_lut4_I1_O)        0.043    -0.162 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.162    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[3]_i_2_n_0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]/C
                         clock pessimism              0.236    -0.526    
                         clock uncertainty            0.063    -0.463    
    SLICE_X111Y125       FDRE (Hold_fdre_C_D)         0.107    -0.356    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.356    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 f  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.178    -0.207    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X111Y125       LUT1 (Prop_lut1_I0_O)        0.045    -0.162 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.162    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]_i_1_n_0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                         clock pessimism              0.236    -0.526    
                         clock uncertainty            0.063    -0.463    
    SLICE_X111Y125       FDRE (Hold_fdre_C_D)         0.091    -0.372    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.805%)  route 0.180ns (49.195%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y125       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[0]/Q
                         net (fo=5, routed)           0.180    -0.205    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[0]
    SLICE_X111Y125       LUT3 (Prop_lut3_I0_O)        0.045    -0.160 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.160    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10[2]_i_1_n_0
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y125       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]/C
                         clock pessimism              0.236    -0.526    
                         clock uncertainty            0.063    -0.463    
    SLICE_X111Y125       FDRE (Hold_fdre_C_D)         0.092    -0.371    Testing_HDMI_i/HDMI_test_0/inst/TMDS_mod10_reg[2]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.223ns (56.438%)  route 0.172ns (43.562%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.706    -0.525    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y126       FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[9]/Q
                         net (fo=1, routed)           0.172    -0.225    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg_n_0_[9]
    SLICE_X110Y126       LUT3 (Prop_lut3_I2_O)        0.095    -0.130 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.130    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[8]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]/C
                         clock pessimism              0.249    -0.512    
                         clock uncertainty            0.063    -0.449    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.107    -0.342    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out2_Testing_HDMI_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.366%)  route 0.215ns (53.634%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.105ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.707    -0.524    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/Q
                         net (fo=1, routed)           0.215    -0.168    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg_n_0_[4]
    SLICE_X110Y126       LUT3 (Prop_lut3_I2_O)        0.045    -0.123 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.123    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.271    -0.490    
                         clock uncertainty            0.063    -0.427    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.092    -0.335    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                  0.212    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Testing_HDMI_clk_wiz_0_0_1
  To Clock:  clk_out2_Testing_HDMI_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.074ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.074ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.351ns  (logic 0.580ns (24.672%)  route 1.771ns (75.328%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 2.677 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.040    -0.676    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y127       FDRE (Prop_fdre_C_Q)         0.456    -0.220 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.771     1.550    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_4
    SLICE_X110Y127       LUT3 (Prop_lut3_I0_O)        0.124     1.674 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.674    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[5]_i_1_n_0
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.846     2.677    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]/C
                         clock pessimism              0.249     2.926    
                         clock uncertainty           -0.208     2.718    
    SLICE_X110Y127       FDRE (Setup_fdre_C_D)        0.031     2.749    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                          2.749    
                         arrival time                          -1.674    
  -------------------------------------------------------------------
                         slack                                  1.074    

Slack (MET) :             1.166ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 0.610ns (26.535%)  route 1.689ns (73.465%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 2.674 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.041    -0.675    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X109Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y128       FDRE (Prop_fdre_C_Q)         0.456    -0.219 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.689     1.470    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_2
    SLICE_X109Y127       LUT3 (Prop_lut3_I0_O)        0.154     1.624 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000     1.624    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[5]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.843     2.674    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]/C
                         clock pessimism              0.249     2.923    
                         clock uncertainty           -0.208     2.715    
    SLICE_X109Y127       FDRE (Setup_fdre_C_D)        0.075     2.790    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                          2.790    
                         arrival time                          -1.624    
  -------------------------------------------------------------------
                         slack                                  1.166    

Slack (MET) :             1.208ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.716ns (32.284%)  route 1.502ns (67.716%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.398ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 2.677 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.040    -0.676    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y127       FDRE (Prop_fdre_C_Q)         0.419    -0.257 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[7]/Q
                         net (fo=1, routed)           1.502     1.244    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_2
    SLICE_X110Y127       LUT3 (Prop_lut3_I0_O)        0.297     1.541 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000     1.541    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[7]_i_1_n_0
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.846     2.677    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]/C
                         clock pessimism              0.249     2.926    
                         clock uncertainty           -0.208     2.718    
    SLICE_X110Y127       FDRE (Setup_fdre_C_D)        0.032     2.750    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                          2.750    
                         arrival time                          -1.541    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.257ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.718ns (33.083%)  route 1.452ns (66.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.037    -0.679    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y126       FDRE (Prop_fdre_C_Q)         0.419    -0.260 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[3]/Q
                         net (fo=1, routed)           1.452     1.192    Testing_HDMI_i/HDMI_test_0/inst/TMDS[3]
    SLICE_X111Y126       LUT3 (Prop_lut3_I0_O)        0.299     1.491 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1/O
                         net (fo=1, routed)           0.000     1.491    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[3]_i_1_n_0
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.845     2.676    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]/C
                         clock pessimism              0.249     2.925    
                         clock uncertainty           -0.208     2.717    
    SLICE_X111Y126       FDRE (Setup_fdre_C_D)        0.031     2.748    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[3]
  -------------------------------------------------------------------
                         required time                          2.748    
                         arrival time                          -1.491    
  -------------------------------------------------------------------
                         slack                                  1.257    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.072ns  (logic 0.580ns (27.986%)  route 1.492ns (72.014%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.038    -0.678    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X106Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y127       FDRE (Prop_fdre_C_Q)         0.456    -0.222 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[0]/Q
                         net (fo=1, routed)           1.492     1.270    Testing_HDMI_i/HDMI_test_0/inst/TMDS[0]
    SLICE_X111Y126       LUT3 (Prop_lut3_I0_O)        0.124     1.394 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1/O
                         net (fo=1, routed)           0.000     1.394    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[0]_i_1_n_0
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.845     2.676    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]/C
                         clock pessimism              0.249     2.925    
                         clock uncertainty           -0.208     2.717    
    SLICE_X111Y126       FDRE (Setup_fdre_C_D)        0.029     2.746    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[0]
  -------------------------------------------------------------------
                         required time                          2.746    
                         arrival time                          -1.394    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.606ns (29.114%)  route 1.475ns (70.886%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.037    -0.679    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y126       FDRE (Prop_fdre_C_Q)         0.456    -0.223 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           1.475     1.252    Testing_HDMI_i/HDMI_test_0/inst/TMDS[5]
    SLICE_X110Y126       LUT3 (Prop_lut3_I0_O)        0.150     1.402 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     1.402    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.845     2.676    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.249     2.925    
                         clock uncertainty           -0.208     2.717    
    SLICE_X110Y126       FDRE (Setup_fdre_C_D)        0.075     2.792    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                          2.792    
                         arrival time                          -1.402    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.409ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.062ns  (logic 0.606ns (29.393%)  route 1.456ns (70.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.038    -0.678    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X107Y127       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y127       FDSE (Prop_fdse_C_Q)         0.456    -0.222 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.456     1.233    Testing_HDMI_i/HDMI_test_0/inst/TMDS[2]
    SLICE_X111Y126       LUT3 (Prop_lut3_I0_O)        0.150     1.383 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     1.383    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[2]_i_1_n_0
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.845     2.676    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]/C
                         clock pessimism              0.249     2.925    
                         clock uncertainty           -0.208     2.717    
    SLICE_X111Y126       FDRE (Setup_fdre_C_D)        0.075     2.792    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                          2.792    
                         arrival time                          -1.383    
  -------------------------------------------------------------------
                         slack                                  1.409    

Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.010ns  (logic 0.642ns (31.947%)  route 1.368ns (68.053%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 2.674 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.040    -0.676    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X112Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDRE (Prop_fdre_C_Q)         0.518    -0.158 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[4]/Q
                         net (fo=1, routed)           1.368     1.209    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_5
    SLICE_X109Y127       LUT3 (Prop_lut3_I0_O)        0.124     1.333 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     1.333    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[4]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.843     2.674    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]/C
                         clock pessimism              0.249     2.923    
                         clock uncertainty           -0.208     2.715    
    SLICE_X109Y127       FDRE (Setup_fdre_C_D)        0.029     2.744    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                          2.744    
                         arrival time                          -1.333    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.411ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.636ns (30.917%)  route 1.421ns (69.083%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.323ns = ( 2.677 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.041    -0.675    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y128       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y128       FDSE (Prop_fdse_C_Q)         0.518    -0.157 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[2]/Q
                         net (fo=1, routed)           1.421     1.264    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_8
    SLICE_X110Y127       LUT3 (Prop_lut3_I0_O)        0.118     1.382 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000     1.382    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[2]_i_1_n_0
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.846     2.677    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]/C
                         clock pessimism              0.249     2.926    
                         clock uncertainty           -0.208     2.718    
    SLICE_X110Y127       FDRE (Setup_fdre_C_D)        0.075     2.793    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                          2.793    
                         arrival time                          -1.382    
  -------------------------------------------------------------------
                         slack                                  1.411    

Slack (MET) :             1.418ns  (required time - arrival time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@4.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.053ns  (logic 0.606ns (29.514%)  route 1.447ns (70.486%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.396ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.324ns = ( 2.676 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          2.037    -0.679    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y126       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y126       FDSE (Prop_fdse_C_Q)         0.456    -0.223 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[4]/Q
                         net (fo=1, routed)           1.447     1.224    Testing_HDMI_i/HDMI_test_0/inst/TMDS[4]
    SLICE_X111Y126       LUT3 (Prop_lut3_I0_O)        0.150     1.374 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1/O
                         net (fo=1, routed)           0.000     1.374    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[4]_i_1_n_0
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      4.000     4.000 r  
    H16                                               0.000     4.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     4.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     5.380 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     6.542    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -1.272 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     0.740    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     0.831 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          1.845     2.676    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]/C
                         clock pessimism              0.249     2.925    
                         clock uncertainty           -0.208     2.717    
    SLICE_X111Y126       FDRE (Setup_fdre_C_D)        0.075     2.792    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[4]
  -------------------------------------------------------------------
                         required time                          2.792    
                         arrival time                          -1.374    
  -------------------------------------------------------------------
                         slack                                  1.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.770ns  (logic 0.185ns (24.040%)  route 0.585ns (75.960%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y126       FDSE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y126       FDSE (Prop_fdse_C_Q)         0.141    -0.385 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[6]/Q
                         net (fo=1, routed)           0.585     0.200    Testing_HDMI_i/HDMI_test_0/inst/TMDS[6]
    SLICE_X110Y126       LUT3 (Prop_lut3_I0_O)        0.044     0.244 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     0.244    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[6]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]/C
                         clock pessimism              0.567    -0.194    
                         clock uncertainty            0.208     0.014    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.107     0.121    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.186ns (24.617%)  route 0.570ns (75.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[1]/Q
                         net (fo=1, routed)           0.570     0.185    Testing_HDMI_i/HDMI_test_0/inst/TMDS[1]
    SLICE_X111Y126       LUT3 (Prop_lut3_I0_O)        0.045     0.230 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1/O
                         net (fo=1, routed)           0.000     0.230    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[1]_i_1_n_0
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X111Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]/C
                         clock pessimism              0.567    -0.194    
                         clock uncertainty            0.208     0.014    
    SLICE_X111Y126       FDRE (Hold_fdre_C_D)         0.092     0.106    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.230    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.758ns  (logic 0.186ns (24.530%)  route 0.572ns (75.470%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.708    -0.523    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[7]/Q
                         net (fo=1, routed)           0.572     0.190    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_0
    SLICE_X110Y126       LUT3 (Prop_lut3_I0_O)        0.045     0.235 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     0.235    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[7]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]/C
                         clock pessimism              0.567    -0.194    
                         clock uncertainty            0.208     0.014    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.092     0.106    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.759ns  (logic 0.209ns (27.520%)  route 0.550ns (72.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.707    -0.524    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y128       FDRE (Prop_fdre_C_Q)         0.164    -0.360 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[0]/Q
                         net (fo=1, routed)           0.550     0.190    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_4
    SLICE_X109Y127       LUT3 (Prop_lut3_I0_O)        0.045     0.235 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1/O
                         net (fo=1, routed)           0.000     0.235    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[0]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]/C
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.208     0.013    
    SLICE_X109Y127       FDRE (Hold_fdre_C_D)         0.092     0.105    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.235    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.777ns  (logic 0.185ns (23.795%)  route 0.592ns (76.205%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.709    -0.522    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X110Y129       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y129       FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[8]/Q
                         net (fo=1, routed)           0.592     0.211    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_1
    SLICE_X110Y127       LUT3 (Prop_lut3_I0_O)        0.044     0.255 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1/O
                         net (fo=1, routed)           0.000     0.255    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[8]_i_1_n_0
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.981    -0.759    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]/C
                         clock pessimism              0.567    -0.192    
                         clock uncertainty            0.208     0.016    
    SLICE_X110Y127       FDRE (Hold_fdre_C_D)         0.107     0.123    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.247ns (31.735%)  route 0.531ns (68.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.707    -0.524    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X108Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y128       FDRE (Prop_fdre_C_Q)         0.148    -0.376 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.531     0.155    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_3
    SLICE_X109Y127       LUT3 (Prop_lut3_I0_O)        0.099     0.254 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     0.254    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[3]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]/C
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.208     0.013    
    SLICE_X109Y127       FDRE (Hold_fdre_C_D)         0.107     0.120    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.254    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.247ns (32.156%)  route 0.521ns (67.844%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.708    -0.523    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X112Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y127       FDRE (Prop_fdre_C_Q)         0.148    -0.375 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[9]/Q
                         net (fo=1, routed)           0.521     0.146    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_0
    SLICE_X109Y127       LUT2 (Prop_lut2_I1_O)        0.099     0.245 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1/O
                         net (fo=1, routed)           0.000     0.245    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[9]_i_1_n_0
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.978    -0.762    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X109Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]/C
                         clock pessimism              0.567    -0.195    
                         clock uncertainty            0.208     0.013    
    SLICE_X109Y127       FDRE (Hold_fdre_C_D)         0.092     0.105    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.105    
                         arrival time                           0.245    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.787ns  (logic 0.190ns (24.148%)  route 0.597ns (75.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.708    -0.523    Testing_HDMI_i/HDMI_test_0/inst/encode_G/pixclk
    SLICE_X110Y128       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y128       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  Testing_HDMI_i/HDMI_test_0/inst/encode_G/TMDS_reg[1]/Q
                         net (fo=1, routed)           0.597     0.215    Testing_HDMI_i/HDMI_test_0/inst/encode_G_n_1
    SLICE_X110Y127       LUT3 (Prop_lut3_I0_O)        0.049     0.264 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     0.264    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green[1]_i_1_n_0
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.981    -0.759    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]/C
                         clock pessimism              0.567    -0.192    
                         clock uncertainty            0.208     0.016    
    SLICE_X110Y127       FDRE (Hold_fdre_C_D)         0.107     0.123    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.184ns (23.277%)  route 0.606ns (76.723%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.705    -0.526    Testing_HDMI_i/HDMI_test_0/inst/encode_R/pixclk
    SLICE_X109Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y126       FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  Testing_HDMI_i/HDMI_test_0/inst/encode_R/TMDS_reg[5]/Q
                         net (fo=1, routed)           0.606     0.221    Testing_HDMI_i/HDMI_test_0/inst/TMDS[5]
    SLICE_X110Y126       LUT3 (Prop_lut3_I0_O)        0.043     0.264 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1/O
                         net (fo=1, routed)           0.000     0.264    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red[5]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]/C
                         clock pessimism              0.567    -0.194    
                         clock uncertainty            0.208     0.014    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.107     0.121    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_Testing_HDMI_clk_wiz_0_0_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out2_Testing_HDMI_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns - clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.903%)  route 0.592ns (76.097%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.761ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.567ns
  Clock Uncertainty:      0.208ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Testing_HDMI_i/clk_wiz_0/inst/clk_out1_Testing_HDMI_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Testing_HDMI_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=85, routed)          0.708    -0.523    Testing_HDMI_i/HDMI_test_0/inst/encode_B/pixclk
    SLICE_X111Y127       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y127       FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  Testing_HDMI_i/HDMI_test_0/inst/encode_B/TMDS_reg[3]/Q
                         net (fo=1, routed)           0.592     0.210    Testing_HDMI_i/HDMI_test_0/inst/encode_B_n_6
    SLICE_X110Y126       LUT3 (Prop_lut3_I0_O)        0.045     0.255 r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     0.255    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue[3]_i_1_n_0
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_Testing_HDMI_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    Testing_HDMI_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Testing_HDMI_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Testing_HDMI_i/clk_wiz_0/inst/clk_in1_Testing_HDMI_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  Testing_HDMI_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    Testing_HDMI_i/HDMI_test_0/inst/DCM_TMDS_CLKFX
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Testing_HDMI_i/HDMI_test_0/inst/BUFG_TMDSp/O
                         net (fo=35, routed)          0.979    -0.761    Testing_HDMI_i/HDMI_test_0/inst/clk_TMDS
    SLICE_X110Y126       FDRE                                         r  Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]/C
                         clock pessimism              0.567    -0.194    
                         clock uncertainty            0.208     0.014    
    SLICE_X110Y126       FDRE (Hold_fdre_C_D)         0.092     0.106    Testing_HDMI_i/HDMI_test_0/inst/TMDS_shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.149    





