============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Mon Mar  6 17:55:05 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(41)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(52)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(62)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(69)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(82)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(86)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(101)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(111)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 7 view nodes, 27 trigger nets, 27 data nets.
KIT-1004 : Chipwatcher code = 0011101011000110
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.6910.2/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=7,BUS_DIN_NUM=27,BUS_CTRL_NUM=82,BUS_WIDTH='{32'sb01000,32'sb01110,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010110,32'sb010111,32'sb011000,32'sb011001,32'sb011010},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0110100,32'sb0111010,32'sb01000000,32'sb01000110,32'sb01001100}) in C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=104) in C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=104) in C:/Anlogic/TD5.6.6910.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.6910.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=7,BUS_DIN_NUM=27,BUS_CTRL_NUM=82,BUS_WIDTH='{32'sb01000,32'sb01110,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010110,32'sb010111,32'sb011000,32'sb011001,32'sb011010},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0110100,32'sb0111010,32'sb01000000,32'sb01000110,32'sb01001100}) in C:/Anlogic/TD5.6.6910.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=27,BUS_CTRL_NUM=82,BUS_WIDTH='{32'sb01000,32'sb01110,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010110,32'sb010111,32'sb011000,32'sb011001,32'sb011010},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0110100,32'sb0111010,32'sb01000000,32'sb01000110,32'sb01001100}) in C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01110) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=7,BUS_DIN_NUM=27,BUS_CTRL_NUM=82,BUS_WIDTH='{32'sb01000,32'sb01110,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010110,32'sb010111,32'sb011000,32'sb011001,32'sb011010},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0110100,32'sb0111010,32'sb01000000,32'sb01000110,32'sb01001100})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=104)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=104)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=7,BUS_DIN_NUM=27,BUS_CTRL_NUM=82,BUS_WIDTH='{32'sb01000,32'sb01110,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010110,32'sb010111,32'sb011000,32'sb011001,32'sb011010},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0110100,32'sb0111010,32'sb01000000,32'sb01000110,32'sb01001100})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=7,BUS_DIN_NUM=27,BUS_CTRL_NUM=82,BUS_WIDTH='{32'sb01000,32'sb01110,32'sb01,32'sb01,32'sb01,32'sb01,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01000,32'sb010110,32'sb010111,32'sb011000,32'sb011001,32'sb011010},BUS_CTRL_POS='{32'sb0,32'sb010100,32'sb0110100,32'sb0111010,32'sb01000000,32'sb01000110,32'sb01001100})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01110)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 2207/27 useful/useless nets, 1249/19 useful/useless insts
SYN-1016 : Merged 36 instances.
SYN-1032 : 1928/10 useful/useless nets, 1621/10 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1912/16 useful/useless nets, 1609/12 useful/useless insts
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 367 better
SYN-1014 : Optimize round 2
SYN-1032 : 1656/30 useful/useless nets, 1353/32 useful/useless insts
SYN-1015 : Optimize round 2, 64 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1692/221 useful/useless nets, 1412/32 useful/useless insts
SYN-1016 : Merged 33 instances.
SYN-2571 : Optimize after map_dsp, round 1, 286 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 22 instances.
SYN-2501 : Optimize round 1, 46 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 2071/5 useful/useless nets, 1791/4 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 192 (3.68), #lev = 6 (2.00)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 190 (3.73), #lev = 6 (1.96)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 502 instances into 190 LUTs, name keeping = 75%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 334 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 104 adder to BLE ...
SYN-4008 : Packed 104 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.275306s wall, 0.796875s user + 0.031250s system = 0.828125s CPU (64.9%)

RUN-1004 : used memory is 178 MB, reserved memory is 144 MB, peak memory is 180 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-4036 : The kept net key1_dup_3 is useless
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[13] will be merged to another kept net fifo_list/wrusedw[13]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[12] will be merged to another kept net fifo_list/wrusedw[12]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[11] will be merged to another kept net fifo_list/wrusedw[11]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[10] will be merged to another kept net fifo_list/wrusedw[10]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[9] will be merged to another kept net fifo_list/wrusedw[9]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[8] will be merged to another kept net fifo_list/wrusedw[8]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[7] will be merged to another kept net fifo_list/wrusedw[7]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[6] will be merged to another kept net fifo_list/wrusedw[6]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (224 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 9 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1190 instances
RUN-0007 : 445 luts, 530 seqs, 100 mslices, 59 lslices, 19 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1494 nets
RUN-6004 WARNING: There are 12 nets with only 1 pin.
RUN-1001 : 869 nets have 2 pins
RUN-1001 : 460 nets have [3 - 5] pins
RUN-1001 : 53 nets have [6 - 10] pins
RUN-1001 : 68 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      8      
RUN-1001 :   No   |  No   |  Yes  |     235     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     287     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   8   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 14
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1188 instances, 445 luts, 530 seqs, 159 slices, 24 macros(159 instances: 100 mslices 59 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 363543
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1188.
PHY-3001 : End clustering;  0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 243074, overlap = 90
PHY-3002 : Step(2): len = 167574, overlap = 90
PHY-3002 : Step(3): len = 109665, overlap = 90
PHY-3002 : Step(4): len = 91676.7, overlap = 90
PHY-3002 : Step(5): len = 80975, overlap = 90
PHY-3002 : Step(6): len = 67078, overlap = 90
PHY-3002 : Step(7): len = 59994.8, overlap = 85.5
PHY-3002 : Step(8): len = 54220.5, overlap = 90
PHY-3002 : Step(9): len = 52191.7, overlap = 90
PHY-3002 : Step(10): len = 51206.7, overlap = 90
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.57894e-06
PHY-3002 : Step(11): len = 50610.5, overlap = 85.5
PHY-3002 : Step(12): len = 52011.9, overlap = 76.5
PHY-3002 : Step(13): len = 50298.3, overlap = 76.5
PHY-3002 : Step(14): len = 45841.8, overlap = 76.5
PHY-3002 : Step(15): len = 46634.4, overlap = 87.75
PHY-3002 : Step(16): len = 46841.7, overlap = 87.75
PHY-3002 : Step(17): len = 44971.9, overlap = 81
PHY-3002 : Step(18): len = 42240.7, overlap = 81
PHY-3002 : Step(19): len = 39723.7, overlap = 81
PHY-3002 : Step(20): len = 40070.2, overlap = 81
PHY-3002 : Step(21): len = 40178.1, overlap = 76.5
PHY-3002 : Step(22): len = 37568.3, overlap = 76.5
PHY-3002 : Step(23): len = 37675.2, overlap = 76.5
PHY-3002 : Step(24): len = 38199.6, overlap = 76.5
PHY-3002 : Step(25): len = 38625.2, overlap = 81
PHY-3002 : Step(26): len = 36979.6, overlap = 81
PHY-3002 : Step(27): len = 36151.4, overlap = 81
PHY-3002 : Step(28): len = 36090.9, overlap = 76.5
PHY-3002 : Step(29): len = 36580.4, overlap = 76.5
PHY-3002 : Step(30): len = 36123.3, overlap = 78.75
PHY-3002 : Step(31): len = 35225, overlap = 78.75
PHY-3002 : Step(32): len = 35277.6, overlap = 81
PHY-3002 : Step(33): len = 35515.7, overlap = 81.1875
PHY-3002 : Step(34): len = 35439.4, overlap = 81.6875
PHY-3002 : Step(35): len = 34078.5, overlap = 81.8125
PHY-3002 : Step(36): len = 34237.3, overlap = 82.3125
PHY-3002 : Step(37): len = 34768.3, overlap = 82.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.15787e-06
PHY-3002 : Step(38): len = 36039.5, overlap = 82.875
PHY-3002 : Step(39): len = 36246.7, overlap = 87.375
PHY-3002 : Step(40): len = 36349.6, overlap = 87.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.31574e-06
PHY-3002 : Step(41): len = 37991.1, overlap = 85.375
PHY-3002 : Step(42): len = 38077.6, overlap = 85.4375
PHY-3002 : Step(43): len = 37228.8, overlap = 85.4375
PHY-3002 : Step(44): len = 37146.6, overlap = 81.0625
PHY-3002 : Step(45): len = 37877, overlap = 81.1875
PHY-3002 : Step(46): len = 38457.6, overlap = 81.375
PHY-3002 : Step(47): len = 38077.4, overlap = 86.0625
PHY-3002 : Step(48): len = 38052.5, overlap = 90.75
PHY-3002 : Step(49): len = 38052.5, overlap = 90.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.26315e-05
PHY-3002 : Step(50): len = 39266.7, overlap = 86.5
PHY-3002 : Step(51): len = 39467.9, overlap = 86.6562
PHY-3002 : Step(52): len = 39896.6, overlap = 86.8438
PHY-3002 : Step(53): len = 39956.1, overlap = 86.75
PHY-3002 : Step(54): len = 40025.2, overlap = 86.9688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.5263e-05
PHY-3002 : Step(55): len = 40870.9, overlap = 86.875
PHY-3002 : Step(56): len = 40975.9, overlap = 86.9375
PHY-3002 : Step(57): len = 41278.3, overlap = 86.8438
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 5.05259e-05
PHY-3002 : Step(58): len = 41339.4, overlap = 86.8438
PHY-3002 : Step(59): len = 41363.9, overlap = 86.8438
PHY-3002 : Step(60): len = 41781.3, overlap = 86.8438
PHY-3002 : Step(61): len = 41847.8, overlap = 86.8438
PHY-3002 : Step(62): len = 41818.8, overlap = 86.6562
PHY-3002 : Step(63): len = 41540.8, overlap = 86.9375
PHY-3002 : Step(64): len = 41540.8, overlap = 86.9375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000101052
PHY-3002 : Step(65): len = 41821.6, overlap = 86.8438
PHY-3002 : Step(66): len = 41846.2, overlap = 86.8438
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000202104
PHY-3002 : Step(67): len = 42002.6, overlap = 86.75
PHY-3002 : Step(68): len = 42112.6, overlap = 86.75
PHY-3002 : Step(69): len = 42709.3, overlap = 86.75
PHY-3002 : Step(70): len = 43116.8, overlap = 86.875
PHY-3002 : Step(71): len = 43314.5, overlap = 87.125
PHY-3002 : Step(72): len = 43073.8, overlap = 87.25
PHY-3002 : Step(73): len = 43015, overlap = 87.3438
PHY-3002 : Step(74): len = 42929, overlap = 87.4375
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000327004
PHY-3002 : Step(75): len = 43037.2, overlap = 87.5625
PHY-3002 : Step(76): len = 43044.4, overlap = 87.8125
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000529092
PHY-3002 : Step(77): len = 43003.2, overlap = 88.0938
PHY-3002 : Step(78): len = 43009.7, overlap = 88.1875
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019478s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.4358e-05
PHY-3002 : Step(79): len = 56110, overlap = 13.5312
PHY-3002 : Step(80): len = 56260.5, overlap = 13.4688
PHY-3002 : Step(81): len = 55446.3, overlap = 13.25
PHY-3002 : Step(82): len = 55371.8, overlap = 13.3125
PHY-3002 : Step(83): len = 54891.1, overlap = 12.0625
PHY-3002 : Step(84): len = 54652.3, overlap = 11.6875
PHY-3002 : Step(85): len = 54325.6, overlap = 12.2188
PHY-3002 : Step(86): len = 54568.7, overlap = 11.7812
PHY-3002 : Step(87): len = 53728.1, overlap = 10.8438
PHY-3002 : Step(88): len = 53739.8, overlap = 11.0312
PHY-3002 : Step(89): len = 53334.5, overlap = 9.96875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.87159e-05
PHY-3002 : Step(90): len = 52976.7, overlap = 9.59375
PHY-3002 : Step(91): len = 53143.6, overlap = 9.59375
PHY-3002 : Step(92): len = 53296.4, overlap = 9.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 9.74319e-05
PHY-3002 : Step(93): len = 52767, overlap = 9.1875
PHY-3002 : Step(94): len = 52922.6, overlap = 9.5625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.46032e-05
PHY-3002 : Step(95): len = 53514.3, overlap = 49.6562
PHY-3002 : Step(96): len = 53902.8, overlap = 50.4062
PHY-3002 : Step(97): len = 54447.7, overlap = 46.6562
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.92064e-05
PHY-3002 : Step(98): len = 53644.8, overlap = 47.2812
PHY-3002 : Step(99): len = 53684.8, overlap = 46.8438
PHY-3002 : Step(100): len = 53884.4, overlap = 46.375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.84127e-05
PHY-3002 : Step(101): len = 54403.2, overlap = 43.4688
PHY-3002 : Step(102): len = 54403.2, overlap = 43.4688
PHY-3002 : Step(103): len = 54169.7, overlap = 38.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000116825
PHY-3002 : Step(104): len = 54934.7, overlap = 35.8438
PHY-3002 : Step(105): len = 55182, overlap = 34.875
PHY-3002 : Step(106): len = 55441.3, overlap = 31.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000233651
PHY-3002 : Step(107): len = 54950.2, overlap = 29.5
PHY-3002 : Step(108): len = 54953.5, overlap = 29.3125
PHY-3002 : Step(109): len = 55369.2, overlap = 27.9062
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000467302
PHY-3002 : Step(110): len = 55171.4, overlap = 28
PHY-3002 : Step(111): len = 55171.4, overlap = 28
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000934604
PHY-3002 : Step(112): len = 55234.9, overlap = 26.2188
PHY-3002 : Step(113): len = 55234.9, overlap = 26.2188
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00159159
PHY-3002 : Step(114): len = 55432.5, overlap = 25.9062
PHY-3002 : Step(115): len = 55432.5, overlap = 25.9062
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00298844
PHY-3002 : Step(116): len = 55414, overlap = 24.0312
PHY-3002 : Step(117): len = 55476.3, overlap = 23.5625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 58.59 peak overflow 2.53
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1494.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 75136, over cnt = 230(0%), over = 933, worst = 18
PHY-1001 : End global iterations;  0.160055s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (9.8%)

PHY-1001 : Congestion index: top1 = 36.12, top5 = 22.58, top10 = 16.04, top15 = 12.15.
PHY-1001 : End incremental global routing;  0.235299s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (19.9%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 6632, tnet num: 1492, tinst num: 1188, tnode num: 8797, tedge num: 11183.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.202041s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (61.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.465262s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (40.3%)

OPT-1001 : Current memory(MB): used = 233, reserve = 199, peak = 233.
OPT-1001 : End physical optimization;  0.482327s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (42.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 445 LUT to BLE ...
SYN-4008 : Packed 445 LUT and 181 SEQ to BLE.
SYN-4003 : Packing 349 remaining SEQ's ...
SYN-4005 : Packed 172 SEQ with LUT/SLICE
SYN-4006 : 116 single LUT's are left
SYN-4006 : 177 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 622/977 primitive instances ...
PHY-3001 : End packing;  0.050799s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (92.3%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 562 instances
RUN-1001 : 253 mslices, 253 lslices, 19 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1318 nets
RUN-6004 WARNING: There are 12 nets with only 1 pin.
RUN-1001 : 671 nets have 2 pins
RUN-1001 : 479 nets have [3 - 5] pins
RUN-1001 : 56 nets have [6 - 10] pins
RUN-1001 : 68 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
PHY-3001 : design contains 560 instances, 506 slices, 24 macros(159 instances: 100 mslices 59 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 56038.8, Over = 38
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.20694e-05
PHY-3002 : Step(118): len = 55260, overlap = 37.25
PHY-3002 : Step(119): len = 55391.2, overlap = 37.25
PHY-3002 : Step(120): len = 55425.3, overlap = 37.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.41388e-05
PHY-3002 : Step(121): len = 55186.3, overlap = 36.25
PHY-3002 : Step(122): len = 55301.3, overlap = 36.5
PHY-3002 : Step(123): len = 55553.7, overlap = 33.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.82776e-05
PHY-3002 : Step(124): len = 56038.4, overlap = 30.25
PHY-3002 : Step(125): len = 56186.4, overlap = 30
PHY-3002 : Step(126): len = 56545.5, overlap = 29.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.213296s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (22.0%)

PHY-3001 : Trial Legalized: Len = 66096.3
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00114746
PHY-3002 : Step(127): len = 62923.6, overlap = 4.5
PHY-3002 : Step(128): len = 61895.8, overlap = 7.5
PHY-3002 : Step(129): len = 58999.4, overlap = 12
PHY-3002 : Step(130): len = 58672.7, overlap = 14.75
PHY-3002 : Step(131): len = 58218.9, overlap = 15.5
PHY-3002 : Step(132): len = 57915.5, overlap = 15.75
PHY-3002 : Step(133): len = 57544.2, overlap = 18.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00229492
PHY-3002 : Step(134): len = 57535.9, overlap = 18
PHY-3002 : Step(135): len = 57489.5, overlap = 18.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00458984
PHY-3002 : Step(136): len = 57360.4, overlap = 18.5
PHY-3002 : Step(137): len = 57332.6, overlap = 18.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006166s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 61897.6, Over = 0
PHY-3001 : Spreading special nets. 3 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.005553s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 4 instances has been re-located, deltaX = 1, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 62073.6, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 128/1318.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 83104, over cnt = 205(0%), over = 357, worst = 4
PHY-1002 : len = 84720, over cnt = 98(0%), over = 137, worst = 4
PHY-1002 : len = 85504, over cnt = 22(0%), over = 31, worst = 4
PHY-1002 : len = 85832, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 85840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.247555s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (37.9%)

PHY-1001 : Congestion index: top1 = 28.34, top5 = 21.54, top10 = 16.83, top15 = 13.33.
PHY-1001 : End incremental global routing;  0.322113s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (38.8%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5760, tnet num: 1316, tinst num: 560, tnode num: 7346, tedge num: 10035.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.225592s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (62.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.575229s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (48.9%)

OPT-1001 : Current memory(MB): used = 237, reserve = 202, peak = 237.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.002148s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1126/1318.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 85840, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.011961s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (130.6%)

PHY-1001 : Congestion index: top1 = 28.34, top5 = 21.54, top10 = 16.83, top15 = 13.33.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.002163s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 28.034483
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.675548s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (55.5%)

RUN-1003 : finish command "place" in  7.009837s wall, 1.500000s user + 0.765625s system = 2.265625s CPU (32.3%)

RUN-1004 : used memory is 219 MB, reserved memory is 185 MB, peak memory is 238 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 562 instances
RUN-1001 : 253 mslices, 253 lslices, 19 pads, 32 brams, 0 dsps
RUN-1001 : There are total 1318 nets
RUN-6004 WARNING: There are 12 nets with only 1 pin.
RUN-1001 : 671 nets have 2 pins
RUN-1001 : 479 nets have [3 - 5] pins
RUN-1001 : 56 nets have [6 - 10] pins
RUN-1001 : 68 nets have [11 - 20] pins
RUN-1001 : 26 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5760, tnet num: 1316, tinst num: 560, tnode num: 7346, tedge num: 10035.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 253 mslices, 253 lslices, 19 pads, 32 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1316 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 726 clock pins, and constraint 1586 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 81872, over cnt = 196(0%), over = 344, worst = 4
PHY-1002 : len = 83296, over cnt = 118(0%), over = 185, worst = 4
PHY-1002 : len = 83816, over cnt = 68(0%), over = 97, worst = 4
PHY-1002 : len = 85088, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.281183s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (16.7%)

PHY-1001 : Congestion index: top1 = 27.69, top5 = 21.17, top10 = 16.68, top15 = 13.22.
PHY-1001 : End global routing;  0.356606s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (30.7%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 265, reserve = 232, peak = 307.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-5010 WARNING: Net type/depth[12] is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 534, reserve = 505, peak = 534.
PHY-1001 : End build detailed router design. 4.212964s wall, 3.609375s user + 0.062500s system = 3.671875s CPU (87.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 24040, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.425067s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (75.7%)

PHY-1001 : Current memory(MB): used = 566, reserve = 538, peak = 566.
PHY-1001 : End phase 1; 1.438498s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (76.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 87% nets.
PHY-1022 : len = 289696, over cnt = 27(0%), over = 27, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 567, reserve = 539, peak = 567.
PHY-1001 : End initial routed; 10.788421s wall, 8.406250s user + 0.015625s system = 8.421875s CPU (78.1%)

PHY-1001 : Current memory(MB): used = 567, reserve = 539, peak = 567.
PHY-1001 : End phase 2; 10.788643s wall, 8.406250s user + 0.015625s system = 8.421875s CPU (78.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 289680, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.038975s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (40.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 289696, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.029435s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-1001 : 7 feed throughs used by 7 nets
PHY-1001 : End commit to database; 0.271223s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (92.2%)

PHY-1001 : Current memory(MB): used = 581, reserve = 552, peak = 581.
PHY-1001 : End phase 3; 0.483634s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (77.5%)

PHY-1003 : Routed, final wirelength = 289696
PHY-1001 : Current memory(MB): used = 581, reserve = 553, peak = 581.
PHY-1001 : End export database. 0.017722s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.2%)

PHY-1001 : End detail routing;  17.217576s wall, 13.750000s user + 0.093750s system = 13.843750s CPU (80.4%)

RUN-1003 : finish command "route" in  17.942075s wall, 14.156250s user + 0.125000s system = 14.281250s CPU (79.6%)

RUN-1004 : used memory is 507 MB, reserved memory is 479 MB, peak memory is 581 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      779   out of  19600    3.97%
#reg                      537   out of  19600    2.74%
#le                       956
  #lut only               419   out of    956   43.83%
  #reg only               177   out of    956   18.51%
  #lut&reg                360   out of    956   37.66%
#dsp                        0   out of     29    0.00%
#bram                      24   out of     64   37.50%
  #bram9k                  24
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       19   out of     66   28.79%
  #ireg                    10
  #oreg                     5
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                  Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di            231
#2        config_inst_syn_9    GCLK               config             config_inst.jtck        124
#3        adc/clk_adc          GCLK               mslice             type/sel3_syn_863.q0    8


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      IREG    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      IREG    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      IREG    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      IREG    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      IREG    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      IREG    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      IREG    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      IREG    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P30        LVCMOS25          N/A           N/A        IREG    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       OREG    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        OREG    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       OREG    
    start        OUTPUT        P59        LVCMOS25           8            NONE       OREG    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |956    |620     |159     |552     |32      |0       |
|  adc                               |adc_ctrl       |10     |10      |0       |10      |0       |0       |
|  fifo_list                         |fifo_ctrl      |160    |81      |50      |53      |8       |0       |
|    fifo_list                       |fifo           |119    |58      |32      |49      |8       |0       |
|      ram_inst                      |ram_infer_fifo |0      |0       |0       |0       |8       |0       |
|  rx                                |uart_rx        |55     |49      |6       |36      |0       |0       |
|  tx                                |uart_tx        |109    |90      |8       |40      |0       |0       |
|  type                              |type_choice    |115    |107     |8       |64      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |505    |281     |87      |333     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |505    |281     |87      |333     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |213    |104     |0       |211     |0       |0       |
|        reg_inst                    |register       |211    |102     |0       |209     |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |292    |177     |87      |122     |0       |0       |
|        bus_inst                    |bus_top        |82     |39      |26      |31      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |27     |17      |10      |9       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |48     |18      |16      |15      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[5]$bus_nodes |bus_det        |4      |2       |0       |4       |0       |0       |
|          BUS_DETECTOR[6]$bus_nodes |bus_det        |1      |0       |0       |1       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |110    |81      |29      |58      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       652   
    #2          2       336   
    #3          3       110   
    #4          4        33   
    #5        5-10       59   
    #6        11-50      86   
    #7       51-100      4    
    #8       101-500     2    
  Average     3.14            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
PRG-1000 : <!-- HMAC is: 6a8362ec40e8e78170627051e92635699d1e5b278de3711116d10dcc59c14bb7 -->
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 560
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1318, pip num: 15883
BIT-1002 : Init feedthrough completely, num: 7
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1759 valid insts, and 40364 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011010100011101011000110
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  3.220389s wall, 16.828125s user + 0.171875s system = 17.000000s CPU (527.9%)

RUN-1004 : used memory is 510 MB, reserved memory is 480 MB, peak memory is 710 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230306_175505.log"
