{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1525452860012 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1525452860012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 04 11:54:19 2018 " "Processing started: Fri May 04 11:54:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1525452860012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1525452860012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ControlUnit -c ControlUnit " "Command: quartus_map --read_settings_files=on --write_settings_files=off ControlUnit -c ControlUnit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1525452860012 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1525452860419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dipti.3qtrus/desktop/class resources/2441/labs/final c/finalc_controller/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dipti.3qtrus/desktop/class resources/2441/labs/final c/finalc_controller/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525452860497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525452860497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dipti.3qtrus/desktop/class resources/2441/labs/final c/lab9_decoder/id.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/dipti.3qtrus/desktop/class resources/2441/labs/final c/lab9_decoder/id.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525452860497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1525452860497 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controlunit.bdf 1 1 " "Using design file controlunit.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "controlunit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1525452860544 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1525452860544 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ControlUnit " "Elaborating entity \"ControlUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1525452860544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:Controller_ " "Elaborating entity \"Controller\" for hierarchy \"Controller:Controller_\"" {  } { { "controlunit.bdf" "Controller_" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 128 656 792 400 "Controller_" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525452860638 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate Controller.v(10) " "Verilog HDL Always Construct warning at Controller.v(10): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525452860638 "|ControlUnit|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[0\] Controller.v(10) " "Inferred latch for \"nextstate\[0\]\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452860638 "|ControlUnit|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[1\] Controller.v(10) " "Inferred latch for \"nextstate\[1\]\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452860638 "|ControlUnit|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[2\] Controller.v(10) " "Inferred latch for \"nextstate\[2\]\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452860638 "|ControlUnit|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[3\] Controller.v(10) " "Inferred latch for \"nextstate\[3\]\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452860638 "|ControlUnit|Controller:Controller_"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[4\] Controller.v(10) " "Inferred latch for \"nextstate\[4\]\" at Controller.v(10)" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452860638 "|ControlUnit|Controller:Controller_"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID ID:ID " "Elaborating entity \"ID\" for hierarchy \"ID:ID\"" {  } { { "controlunit.bdf" "ID" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 128 464 592 368 "ID" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1525452860684 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ID.v(5) " "Verilog HDL Case Statement warning at ID.v(5): incomplete case statement has no default case item" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 5 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1525452860684 "|ControlUnit|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LDA ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"LDA\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525452860684 "|ControlUnit|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "STA ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"STA\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525452860684 "|ControlUnit|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ADD ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"ADD\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525452860684 "|ControlUnit|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SUB ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"SUB\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525452860684 "|ControlUnit|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "XOR ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"XOR\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525452860684 "|ControlUnit|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "INC ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"INC\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525452860684 "|ControlUnit|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CLR ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"CLR\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525452860684 "|ControlUnit|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "JMP ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"JMP\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525452860684 "|ControlUnit|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "JPZ ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"JPZ\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525452860684 "|ControlUnit|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "JPN ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"JPN\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525452860684 "|ControlUnit|ID:inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HLT ID.v(4) " "Verilog HDL Always Construct warning at ID.v(4): inferring latch(es) for variable \"HLT\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1525452860684 "|ControlUnit|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HLT ID.v(4) " "Inferred latch for \"HLT\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452860684 "|ControlUnit|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JPN ID.v(4) " "Inferred latch for \"JPN\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452860684 "|ControlUnit|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JPZ ID.v(4) " "Inferred latch for \"JPZ\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452860684 "|ControlUnit|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "JMP ID.v(4) " "Inferred latch for \"JMP\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452860684 "|ControlUnit|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CLR ID.v(4) " "Inferred latch for \"CLR\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452860684 "|ControlUnit|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INC ID.v(4) " "Inferred latch for \"INC\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452860684 "|ControlUnit|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "XOR ID.v(4) " "Inferred latch for \"XOR\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452860684 "|ControlUnit|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SUB ID.v(4) " "Inferred latch for \"SUB\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452860684 "|ControlUnit|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADD ID.v(4) " "Inferred latch for \"ADD\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452860684 "|ControlUnit|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "STA ID.v(4) " "Inferred latch for \"STA\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452860684 "|ControlUnit|ID:inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LDA ID.v(4) " "Inferred latch for \"LDA\" at ID.v(4)" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 4 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1525452860684 "|ControlUnit|ID:inst"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:Controller_\|nextstate\[4\] " "Latch Controller:Controller_\|nextstate\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:Controller_\|state\[3\] " "Ports D and ENA on the latch are fed by the same signal Controller:Controller_\|state\[3\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525452861500 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525452861500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:Controller_\|nextstate\[3\] " "Latch Controller:Controller_\|nextstate\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID:ID\|STA " "Ports D and ENA on the latch are fed by the same signal ID:ID\|STA" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525452861500 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525452861500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:Controller_\|nextstate\[2\] " "Latch Controller:Controller_\|nextstate\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID:ID\|STA " "Ports D and ENA on the latch are fed by the same signal ID:ID\|STA" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525452861500 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525452861500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:Controller_\|nextstate\[1\] " "Latch Controller:Controller_\|nextstate\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controller:Controller_\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal Controller:Controller_\|state\[1\]" {  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525452861500 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525452861500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controller:Controller_\|nextstate\[0\] " "Latch Controller:Controller_\|nextstate\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ID:ID\|CLR " "Ports D and ENA on the latch are fed by the same signal ID:ID\|CLR" {  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525452861500 ""}  } { { "../finalC_Controller/Controller.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_Controller/Controller.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525452861500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:ID\|JMP " "Latch ID:ID\|JMP has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA w " "Ports D and ENA on the latch are fed by the same signal w" {  } { { "controlunit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 152 280 448 168 "w" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525452861500 ""}  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525452861500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:ID\|ADD " "Latch ID:ID\|ADD has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA w " "Ports D and ENA on the latch are fed by the same signal w" {  } { { "controlunit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 152 280 448 168 "w" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525452861500 ""}  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525452861500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:ID\|CLR " "Latch ID:ID\|CLR has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA w " "Ports D and ENA on the latch are fed by the same signal w" {  } { { "controlunit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 152 280 448 168 "w" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525452861500 ""}  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525452861500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:ID\|INC " "Latch ID:ID\|INC has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA w " "Ports D and ENA on the latch are fed by the same signal w" {  } { { "controlunit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 152 280 448 168 "w" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525452861500 ""}  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525452861500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:ID\|STA " "Latch ID:ID\|STA has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA w " "Ports D and ENA on the latch are fed by the same signal w" {  } { { "controlunit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 152 280 448 168 "w" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525452861500 ""}  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525452861500 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ID:ID\|LDA " "Latch ID:ID\|LDA has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA w " "Ports D and ENA on the latch are fed by the same signal w" {  } { { "controlunit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 152 280 448 168 "w" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1525452861500 ""}  } { { "../lab9_Decoder/ID.v" "" { Text "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/lab9_Decoder/ID.v" 3 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1525452861500 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "c13 GND " "Pin \"c13\" is stuck at GND" {  } { { "controlunit.bdf" "" { Schematic "C:/Users/dipti.3QTRUS/Desktop/Class Resources/2441/LABS/Final C/finalC_ControlUnit/controlunit.bdf" { { 312 816 992 328 "c13" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1525452861547 "|ControlUnit|c13"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1525452861547 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1525452862019 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1525452862019 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1525452862169 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1525452862169 ""} { "Info" "ICUT_CUT_TM_LCELLS" "70 " "Implemented 70 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1525452862169 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1525452862169 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "524 " "Peak virtual memory: 524 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1525452862216 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 04 11:54:22 2018 " "Processing ended: Fri May 04 11:54:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1525452862216 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1525452862216 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1525452862216 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1525452862216 ""}
