// Seed: 1321995834
module module_0 (
    output wand id_0,
    output supply1 id_1,
    input wor id_2,
    input uwire id_3,
    output tri0 id_4,
    input tri0 id_5,
    output supply1 id_6,
    input wor id_7,
    output wire id_8,
    input wire id_9,
    output supply1 id_10
);
endmodule
module module_1 (
    input wand id_0,
    output uwire id_1,
    input tri1 id_2,
    output wor id_3,
    input uwire id_4,
    input supply1 id_5,
    output tri id_6,
    input tri1 id_7,
    output supply1 id_8,
    input wand id_9,
    output wor id_10,
    input supply0 id_11,
    input wand id_12,
    output wor id_13,
    input tri id_14,
    output uwire id_15
);
  assign id_15 = 1;
  module_0(
      id_6, id_10, id_14, id_5, id_1, id_2, id_8, id_4, id_10, id_14, id_3
  );
endmodule
