# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Adder_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder {C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder/Adder0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:10 on Feb 24,2026
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder" C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder/Adder0.sv 
# -- Compiling module Adder0
# 
# Top level modules:
# 	Adder0
# End time: 10:55:10 on Feb 24,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder {C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder/Tb_Adder0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:55:10 on Feb 24,2026
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder" C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder/Tb_Adder0.sv 
# -- Compiling module Tb_Adder0
# 
# Top level modules:
# 	Tb_Adder0
# End time: 10:55:10 on Feb 24,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  Tb_Adder0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" Tb_Adder0 
# Start time: 10:55:10 on Feb 24,2026
# Loading sv_std.std
# Loading work.Tb_Adder0
# Loading work.Adder0
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# 0ns 0 0 0 0
# 10ns 0 0 1 1
# 20ns 0 1 1 2
# 30ns 1 0 1 2
# 40ns 1 1 1 3
# 50ns 0 1 0 1
# 60ns 1 0 0 1
# 70ns 1 1 0 2
# ** Note: $finish    : C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder/Tb_Adder0.sv(18)
#    Time: 100 ns  Iteration: 0  Instance: /Tb_Adder0
# 1
# Break in Module Tb_Adder0 at C:/Users/Administrator/Desktop/FPGA-Verilog/0224/Adder/Tb_Adder0.sv line 18
