
---------- Begin Simulation Statistics ----------
final_tick                                 1141906000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 163881                       # Simulator instruction rate (inst/s)
host_mem_usage                                 883224                       # Number of bytes of host memory used
host_op_rate                                   166492                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    61.02                       # Real time elapsed on the host
host_tick_rate                               18713646                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000002                       # Number of instructions simulated
sim_ops                                      10159353                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001142                       # Number of seconds simulated
sim_ticks                                  1141906000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.915437                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1258346                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1259411                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1937                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1901472                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 15                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             208                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              193                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1938051                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11362                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           57                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   5560926                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  5578977                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1573                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1922758                       # Number of branches committed
system.cpu.commit.bw_lim_events                812437                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              56                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           41266                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10000096                       # Number of instructions committed
system.cpu.commit.committedOps               10159447                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2227637                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     4.560638                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.276552                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       199118      8.94%      8.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       484963     21.77%     30.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       333026     14.95%     45.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        34439      1.55%     47.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        20097      0.90%     48.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2929      0.13%     48.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        73810      3.31%     51.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       266818     11.98%     63.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       812437     36.47%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2227637                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                10907                       # Number of function calls committed.
system.cpu.commit.int_insts                   8219726                       # Number of committed integer instructions.
system.cpu.commit.loads                       2577573                       # Number of loads committed
system.cpu.commit.membars                          48                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           10      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          6883583     67.76%     67.76% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            6246      0.06%     67.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               14      0.00%     67.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           4094      0.04%     67.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          16376      0.16%     68.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           6163      0.06%     68.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         22517      0.22%     68.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc        22517      0.22%     68.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv             22      0.00%     68.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc          2070      0.02%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              32      0.00%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              37      0.00%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              40      0.00%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     68.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           2082      0.02%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     68.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2577573     25.37%     93.94% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         616071      6.06%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          10159447                       # Class of committed instruction
system.cpu.commit.refs                        3193644                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    147983                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000002                       # Number of Instructions Simulated
system.cpu.committedOps                      10159353                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.228381                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.228381                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                121716                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   372                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1256990                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               10219709                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   349750                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1696871                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1629                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1357                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 63732                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     1938051                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    307863                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1904099                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   827                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       10072879                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    3986                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.848603                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             327606                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1269723                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        4.410553                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2233698                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.583068                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.377095                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   451138     20.20%     20.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   251940     11.28%     31.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   178523      7.99%     39.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    73864      3.31%     42.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    48648      2.18%     44.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    84079      3.76%     48.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    77680      3.48%     52.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   217064      9.72%     61.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   850762     38.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2233698                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued         3548                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit          535                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified         4275                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull           68                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage         19818                       # number of prefetches that crossed the page
system.cpu.idleCycles                           50115                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2431                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1926208                       # Number of branches executed
system.cpu.iew.exec_nop                           146                       # number of nop insts executed
system.cpu.iew.exec_rate                     4.466744                       # Inst execution rate
system.cpu.iew.exec_refs                      3219654                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     617743                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    7513                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2586437                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 70                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               532                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               619887                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            10200878                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2601911                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2404                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              10201208                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    133                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   443                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1629                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   799                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              529                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           35                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        18634                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         8855                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         3814                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             35                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1675                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            756                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  12982066                       # num instructions consuming a value
system.cpu.iew.wb_count                      10179523                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.558694                       # average fanout of values written-back
system.cpu.iew.wb_producers                   7252998                       # num instructions producing a value
system.cpu.iew.wb_rate                       4.457249                       # insts written-back per cycle
system.cpu.iew.wb_sent                       10181057                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 12574583                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7569022                       # number of integer regfile writes
system.cpu.ipc                               4.378643                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         4.378643                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                13      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6900427     67.63%     67.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 6247      0.06%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    18      0.00%     67.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4094      0.04%     67.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               16377      0.16%     67.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                6163      0.06%     67.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              22519      0.22%     68.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc           22519      0.22%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  22      0.00%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc               2072      0.02%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   43      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   51      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   52      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2087      0.02%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2602737     25.51%     93.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              618173      6.06%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10203614                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      101698                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.009967                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   64362     63.29%     63.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     63.29% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     63.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     63.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     63.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     63.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  344      0.34%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 3      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      4      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     63.63% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  19286     18.96%     82.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 17697     17.40%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10147770                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           22436766                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10031313                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          10092311                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   10200662                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  10203614                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  70                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           41343                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               264                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             14                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        38566                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2233698                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         4.568037                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.173684                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               94083      4.21%      4.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               75410      3.38%      7.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              262033     11.73%     19.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              446852     20.01%     39.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              122571      5.49%     44.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              265790     11.90%     56.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              448935     20.10%     76.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              393454     17.61%     94.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              124570      5.58%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2233698                       # Number of insts issued each cycle
system.cpu.iq.rate                           4.467797                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 157529                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             306120                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       148210                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            149797                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              3100                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2192                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2586437                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              619887                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6431870                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  71882                       # number of misc regfile writes
system.cpu.numCycles                          2283813                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   10740                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              13290416                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                  32072                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   382391                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15576                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     2                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              18755237                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               10212952                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            13354058                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1727579                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  26802                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1629                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                105103                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    63576                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         12592892                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           6256                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                277                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    317409                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             71                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups           210544                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     11615549                       # The number of ROB reads
system.cpu.rob.rob_writes                    20407536                       # The number of ROB writes
system.cpu.timesIdled                             644                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   209707                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   96685                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1939                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         5227                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        11602                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                695                       # Transaction distribution
system.membus.trans_dist::ReadExReq               696                       # Transaction distribution
system.membus.trans_dist::ReadExResp              696                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           695                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           548                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         3330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   3330                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        89024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   89024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1939                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1939    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1939                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2206500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7337250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1141906000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              4918                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3547                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1594                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              86                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              909                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             909                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1722                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3196                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          548                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          548                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5038                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        12939                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 17977                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       212224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       489728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 701952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             6375                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000157                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.012524                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   6374     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               6375                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           11033108                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           6442977                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2583499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1141906000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  387                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 3307                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher          742                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4436                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 387                       # number of overall hits
system.l2.overall_hits::.cpu.data                3307                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher          742                       # number of overall hits
system.l2.overall_hits::total                    4436                       # number of overall hits
system.l2.demand_misses::.cpu.inst                593                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                798                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1391                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               593                       # number of overall misses
system.l2.overall_misses::.cpu.data               798                       # number of overall misses
system.l2.overall_misses::total                  1391                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     47852500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     60998500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        108851000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     47852500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     60998500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       108851000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              980                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             4105                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher          742                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 5827                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             980                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            4105                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher          742                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                5827                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.605102                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.194397                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.238716                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.605102                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.194397                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.238716                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 80695.615514                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76439.223058                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78253.774263                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80695.615514                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76439.223058                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78253.774263                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           593                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           798                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1391                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          593                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          798                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1391                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     41922500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     53018500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     94941000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     41922500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     53018500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     94941000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.605102                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.194397                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.238716                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.605102                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.194397                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.238716                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70695.615514                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66439.223058                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68253.774263                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70695.615514                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66439.223058                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68253.774263                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3547                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3547                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3547                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3547                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1593                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1593                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1593                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1593                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               213                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   213                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             696                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 696                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     52165000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      52165000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           909                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               909                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.765677                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.765677                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74949.712644                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74949.712644                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          696                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            696                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     45205000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     45205000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.765677                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.765677                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64949.712644                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64949.712644                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            387                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher          742                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1129                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          593                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              593                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     47852500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     47852500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          980                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher          742                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1722                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.605102                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.344367                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80695.615514                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80695.615514                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          593                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          593                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     41922500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     41922500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.605102                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.344367                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70695.615514                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70695.615514                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3094                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3094                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8833500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8833500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         3196                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3196                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.031915                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.031915                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86602.941176                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86602.941176                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7813500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7813500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.031915                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.031915                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76602.941176                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76602.941176                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          548                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             548                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          548                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           548                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          548                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          548                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data     12304500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     12304500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 22453.467153                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 22453.467153                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1141906000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1409.321240                       # Cycle average of tags in use
system.l2.tags.total_refs                       11053                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1502                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.358855                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     100.541742                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       567.530391                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       741.249107                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000767                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.005655                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.010752                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1502                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           96                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1406                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.011459                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     94310                       # Number of tag accesses
system.l2.tags.data_accesses                    94310                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1141906000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          37952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          51072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              89024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        37952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         37952                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             593                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1391                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          33235660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          44725223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              77960883                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     33235660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         33235660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         33235660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         44725223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             77960883                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       593.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       798.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                3023                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1391                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1391                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                69                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              102                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     11740000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    6955000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                37821250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8439.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27189.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1146                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.39                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1391                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          245                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    363.363265                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   221.747352                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   353.630241                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           66     26.94%     26.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           64     26.12%     53.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           40     16.33%     69.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            9      3.67%     73.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            6      2.45%     75.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            7      2.86%     78.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      3.67%     82.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      0.82%     82.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           42     17.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          245                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  89024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   89024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        77.96                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     77.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     404898000                       # Total gap between requests
system.mem_ctrls.avgGap                     291084.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        37952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        51072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 33235660.378349881619                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 44725222.566480949521                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          593                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          798                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     17516000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     20305250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     29537.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25445.18                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    82.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               642600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               341550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             5761980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     89737440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         50198190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        396219840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          542901600                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        475.434580                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1029546750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     37960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     74399250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1106700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               588225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             4169760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     89737440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         85272000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        366684000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          547558125                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        479.512434                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    952439000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     37960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    151507000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1141906000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       306612                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           306612                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       306612                       # number of overall hits
system.cpu.icache.overall_hits::total          306612                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1251                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1251                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1251                       # number of overall misses
system.cpu.icache.overall_misses::total          1251                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     67354000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     67354000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     67354000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     67354000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       307863                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       307863                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       307863                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       307863                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004063                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004063                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004063                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004063                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 53840.127898                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53840.127898                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 53840.127898                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53840.127898                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches               356                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks         1594                       # number of writebacks
system.cpu.icache.writebacks::total              1594                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          271                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          271                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          271                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          271                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          980                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          980                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          980                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher          742                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1722                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54271500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54271500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54271500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher     11288274                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     65559774                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003183                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003183                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003183                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005593                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55379.081633                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55379.081633                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55379.081633                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 15213.307278                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38071.878049                       # average overall mshr miss latency
system.cpu.icache.replacements                   1594                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       306612                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          306612                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1251                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1251                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     67354000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     67354000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       307863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       307863                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 53840.127898                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53840.127898                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          271                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          271                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          980                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          980                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54271500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54271500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003183                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003183                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55379.081633                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55379.081633                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher          742                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total          742                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher     11288274                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total     11288274                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 15213.307278                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 15213.307278                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1141906000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1141906000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.340398                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              308334                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1722                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            179.055749                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   102.633828                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher    24.706570                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.801827                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.193020                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994847                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.148438                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            617448                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           617448                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1141906000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1141906000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1141906000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1141906000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1141906000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3178509                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3178509                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3178532                       # number of overall hits
system.cpu.dcache.overall_hits::total         3178532                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        20179                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          20179                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        20181                       # number of overall misses
system.cpu.dcache.overall_misses::total         20181                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    670165490                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    670165490                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    670165490                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    670165490                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3198688                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3198688                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3198713                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3198713                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006309                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006309                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006309                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006309                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33211.035730                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33211.035730                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33207.744413                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33207.744413                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          224                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.444444                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3547                       # number of writebacks
system.cpu.dcache.writebacks::total              3547                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        15528                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        15528                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        15528                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        15528                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4651                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4651                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4653                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4653                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    120623490                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    120623490                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    120785990                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    120785990                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001454                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001454                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001455                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001455                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 25934.958074                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25934.958074                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 25958.734150                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25958.734150                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3633                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2573030                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2573030                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9633                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9633                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    132872500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    132872500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2582663                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2582663                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003730                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003730                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13793.470362                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13793.470362                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6439                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6439                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3194                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3194                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     46066000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     46066000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001237                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001237                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14422.667502                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14422.667502                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       605460                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         605460                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        10001                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10001                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    518101000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    518101000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       615461                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       615461                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016250                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016250                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51804.919508                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51804.919508                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9089                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9089                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          912                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          912                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     55910500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     55910500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001482                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001482                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61305.372807                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61305.372807                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            23                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           25                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           25                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.080000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.080000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.080000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.080000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        81250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        81250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data           19                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total           19                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          545                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          545                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     19191990                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     19191990                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          564                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          564                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.966312                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.966312                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 35214.660550                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 35214.660550                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          545                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          545                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     18646990                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     18646990                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.966312                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.966312                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 34214.660550                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 34214.660550                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           54                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           54                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           48                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           48                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           48                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1141906000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           978.080650                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3183287                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4653                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            684.136471                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   978.080650                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.955157                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.955157                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          954                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6402283                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6402283                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1141906000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1141906000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
