$date
	Fri Sep  8 15:27:18 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Noand $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var reg 1 # Y $end
$var real 1 $ CL $end
$var integer 32 % VDD [31:0] $end
$var integer 32 & counter [31:0] $end
$var real 1 ' power $end
$upscope $end
$scope module Not $end
$var wire 1 ( A $end
$var reg 1 ) Y $end
$var real 1 * CL $end
$var integer 32 + VDD [31:0] $end
$var integer 32 , counter [31:0] $end
$var real 1 - power $end
$upscope $end
$scope module register_tb $end
$var wire 1 . S_OUT $end
$var wire 1 / S_IN $end
$var wire 4 0 Q [3:0] $end
$var wire 2 1 MODE [1:0] $end
$var wire 1 2 ENB $end
$var wire 1 3 DIR $end
$var wire 4 4 D [3:0] $end
$var wire 1 5 CLK $end
$scope module p1 $end
$var reg 1 5 clk $end
$var reg 4 6 d [3:0] $end
$var reg 1 3 dir $end
$var reg 1 2 enb $end
$var reg 2 7 modo [1:0] $end
$var reg 1 / s_in $end
$upscope $end
$scope module reg1 $end
$var wire 1 5 CLK $end
$var wire 4 8 D [3:0] $end
$var wire 1 3 DIR $end
$var wire 1 2 ENB $end
$var wire 2 9 MODE [1:0] $end
$var wire 1 / S_IN $end
$var wire 8 : contadorN [7:0] $end
$var wire 8 ; contadorM [7:0] $end
$var wire 8 < contadorFF [7:0] $end
$var wire 1 . S_OUT $end
$var wire 1 = SN $end
$var wire 1 > S9 $end
$var wire 1 ? S7 $end
$var wire 1 @ S6 $end
$var wire 1 A S3 $end
$var wire 1 B S2 $end
$var wire 1 C S1 $end
$var wire 1 D S0 $end
$var wire 1 E Q0 $end
$var wire 4 F Q [3:0] $end
$var wire 1 G M0 $end
$var wire 1 H FDS $end
$var wire 1 I FD3 $end
$var wire 1 J FD2 $end
$var wire 1 K FD1 $end
$var wire 1 L FD0 $end
$scope module F1 $end
$var wire 1 5 CLK $end
$var wire 1 I D $end
$var reg 1 M Q $end
$var real 1 N CL $end
$var integer 32 O Vdd [31:0] $end
$var integer 32 P counter [31:0] $end
$var real 1 Q potencia $end
$upscope $end
$scope module F2 $end
$var wire 1 5 CLK $end
$var wire 1 J D $end
$var reg 1 R Q $end
$var real 1 S CL $end
$var integer 32 T Vdd [31:0] $end
$var integer 32 U counter [31:0] $end
$var real 1 V potencia $end
$upscope $end
$scope module F3 $end
$var wire 1 5 CLK $end
$var wire 1 K D $end
$var reg 1 W Q $end
$var real 1 X CL $end
$var integer 32 Y Vdd [31:0] $end
$var integer 32 Z counter [31:0] $end
$var real 1 [ potencia $end
$upscope $end
$scope module F4 $end
$var wire 1 5 CLK $end
$var wire 1 L D $end
$var reg 1 \ Q $end
$var real 1 ] CL $end
$var integer 32 ^ Vdd [31:0] $end
$var integer 32 _ counter [31:0] $end
$var real 1 ` potencia $end
$upscope $end
$scope module FS $end
$var wire 1 5 CLK $end
$var wire 1 H D $end
$var reg 1 . Q $end
$var real 1 a CL $end
$var integer 32 b Vdd [31:0] $end
$var integer 32 c counter [31:0] $end
$var real 1 d potencia $end
$upscope $end
$scope module m0 $end
$var wire 1 / din_0 $end
$var wire 1 e din_1 $end
$var wire 1 f sel $end
$var reg 1 D muxOut $end
$var real 1 g CL $end
$var integer 32 h VDD [31:0] $end
$var integer 32 i counter [31:0] $end
$var real 1 j power $end
$upscope $end
$scope module m1 $end
$var wire 1 k din_0 $end
$var wire 1 D din_1 $end
$var wire 1 3 sel $end
$var reg 1 C muxOut $end
$var real 1 l CL $end
$var integer 32 m VDD [31:0] $end
$var integer 32 n counter [31:0] $end
$var real 1 o power $end
$upscope $end
$scope module m2 $end
$var wire 1 C din_0 $end
$var wire 1 p din_1 $end
$var wire 1 q sel $end
$var reg 1 I muxOut $end
$var real 1 r CL $end
$var integer 32 s VDD [31:0] $end
$var integer 32 t counter [31:0] $end
$var real 1 u power $end
$upscope $end
$scope module m3 $end
$var wire 1 v din_0 $end
$var wire 1 w din_1 $end
$var wire 1 3 sel $end
$var reg 1 B muxOut $end
$var real 1 x CL $end
$var integer 32 y VDD [31:0] $end
$var integer 32 z counter [31:0] $end
$var real 1 { power $end
$upscope $end
$scope module m3A $end
$var wire 1 B din_0 $end
$var wire 1 | din_1 $end
$var wire 1 } sel $end
$var reg 1 J muxOut $end
$var real 1 ~ CL $end
$var integer 32 !" VDD [31:0] $end
$var integer 32 "" counter [31:0] $end
$var real 1 #" power $end
$upscope $end
$scope module m4 $end
$var wire 1 $" din_0 $end
$var wire 1 %" din_1 $end
$var wire 1 3 sel $end
$var reg 1 A muxOut $end
$var real 1 &" CL $end
$var integer 32 '" VDD [31:0] $end
$var integer 32 (" counter [31:0] $end
$var real 1 )" power $end
$upscope $end
$scope module m4A $end
$var wire 1 A din_0 $end
$var wire 1 *" din_1 $end
$var wire 1 +" sel $end
$var reg 1 K muxOut $end
$var real 1 ," CL $end
$var integer 32 -" VDD [31:0] $end
$var integer 32 ." counter [31:0] $end
$var real 1 /" power $end
$upscope $end
$scope module m5 $end
$var wire 1 / din_0 $end
$var wire 1 0" din_1 $end
$var wire 1 1" sel $end
$var reg 1 @ muxOut $end
$var real 1 2" CL $end
$var integer 32 3" VDD [31:0] $end
$var integer 32 4" counter [31:0] $end
$var real 1 5" power $end
$upscope $end
$scope module m6 $end
$var wire 1 @ din_0 $end
$var wire 1 6" din_1 $end
$var wire 1 3 sel $end
$var reg 1 ? muxOut $end
$var real 1 7" CL $end
$var integer 32 8" VDD [31:0] $end
$var integer 32 9" counter [31:0] $end
$var real 1 :" power $end
$upscope $end
$scope module m7 $end
$var wire 1 ? din_0 $end
$var wire 1 ;" din_1 $end
$var wire 1 <" sel $end
$var reg 1 L muxOut $end
$var real 1 =" CL $end
$var integer 32 >" VDD [31:0] $end
$var integer 32 ?" counter [31:0] $end
$var real 1 @" power $end
$upscope $end
$scope module m8 $end
$var wire 1 A" din_0 $end
$var wire 1 B" din_1 $end
$var wire 1 3 sel $end
$var reg 1 > muxOut $end
$var real 1 C" CL $end
$var integer 32 D" VDD [31:0] $end
$var integer 32 E" counter [31:0] $end
$var real 1 F" power $end
$upscope $end
$scope module m9 $end
$var wire 1 > din_1 $end
$var wire 1 3 sel $end
$var wire 1 = din_0 $end
$var reg 1 H muxOut $end
$var real 1 G" CL $end
$var integer 32 H" VDD [31:0] $end
$var integer 32 I" counter [31:0] $end
$var real 1 J" power $end
$upscope $end
$scope module n1 $end
$var wire 1 K" A $end
$var wire 1 L" B $end
$var reg 1 = Y $end
$var real 1 M" CL $end
$var integer 32 N" VDD [31:0] $end
$var integer 32 O" counter [31:0] $end
$var real 1 P" power $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
r1.375e-09 P"
b1 O"
b101 N"
r5.5e-11 M"
1L"
0K"
r3.15e-10 J"
b1 I"
b11 H"
r3.5e-11 G"
r0 F"
b0 E"
b11 D"
r3.5e-11 C"
xB"
xA"
r3.15e-10 @"
b1 ?"
b11 >"
r3.5e-11 ="
1<"
1;"
r3.15e-10 :"
b1 9"
b11 8"
r3.5e-11 7"
x6"
r3.15e-10 5"
b1 4"
b11 3"
r3.5e-11 2"
01"
x0"
r3.15e-10 /"
b1 ."
b11 -"
r3.5e-11 ,"
1+"
0*"
r0 )"
b0 ("
b11 '"
r3.5e-11 &"
x%"
x$"
r3.15e-10 #"
b1 ""
b11 !"
r3.5e-11 ~
1}
0|
r0 {
b0 z
b11 y
r3.5e-11 x
xw
xv
r3.15e-10 u
b1 t
b11 s
r3.5e-11 r
1q
0p
r0 o
b0 n
b11 m
r3.5e-11 l
xk
r3.15e-10 j
b1 i
b11 h
r3.5e-11 g
0f
xe
r0 d
b0 c
b101 b
r5e-11 a
r0 `
b0 _
b101 ^
r5e-11 ]
x\
r0 [
b0 Z
b101 Y
r5e-11 X
xW
r0 V
b0 U
b101 T
r5e-11 S
xR
r0 Q
b0 P
b101 O
r5e-11 N
xM
1L
0K
0J
0I
0H
0G
bx F
xE
1D
xC
xB
xA
1@
1?
x>
0=
b0 <
b1000 ;
b1 :
b10 9
b1 8
b10 7
b1 6
05
b1 4
03
12
b10 1
bx 0
1/
x.
r0 -
b0 ,
b101 +
r5e-11 *
x)
z(
r1.25e-09 '
b1 &
b101 %
r5e-11 $
1#
z"
z!
$end
#2000
r3.15e-10 o
r3.15e-10 {
r3.15e-10 F"
r3.15e-10 )"
b1100 ;
b1 n
b1 z
b1 E"
b1 ("
r1.25e-09 Q
r1.25e-09 V
r1.25e-09 [
r1.25e-09 `
r1.25e-09 d
b101 <
0C
0B
0>
1A
b1 P
b1 U
b1 Z
b1 _
b1 c
0A"
00"
0w
0%"
0k
06"
0v
1B"
1$"
1e
1E
0M
0R
0W
b1 0
b1 F
1\
0.
15
#4000
r6.3e-10 u
r6.3e-10 @"
r6.3e-10 J"
b10 t
b10 ?"
b10 I"
r9.449999999999999e-10 /"
r6.3e-10 5"
r6.3e-10 o
r6.3e-10 )"
r6.3e-10 :"
r6.3e-10 F"
b10110 ;
b11 ."
b10 4"
b10 n
1I
b10 ("
b10 9"
0L
b10 E"
1H
0K
0@
1C
0A
0?
1>
1G
1f
0q
0}
0+"
11"
0<"
1K"
0L"
13
b1 1
b1 7
b1 9
05
#6000
r9.449999999999999e-10 u
b11 t
r9.449999999999999e-10 o
r9.449999999999999e-10 J"
r6.3e-10 #"
b11 n
0I
b11 I"
b10 ""
r6.3e-10 j
r9.449999999999999e-10 F"
r9.449999999999999e-10 5"
r6.3e-10 {
b11110 ;
b10 i
0C
b11 E"
0H
b11 4"
b10 z
1J
r2.5e-09 d
r2.5e-09 `
r2.5e-09 Q
b1000 <
0D
0>
1@
1B
b10 c
b10 _
b10 P
0B"
0$"
0e
0E
1A"
10"
1w
1.
0\
b1000 0
b1000 F
1M
15
#8000
05
#10000
r9.449999999999999e-10 #"
r1.26e-09 /"
b11 ""
b100 ."
r1.26e-09 5"
r9.449999999999999e-10 {
r9.449999999999999e-10 )"
b100011 ;
b100 4"
b11 z
0J
b11 ("
1K
r3.75e-09 Q
r2.5e-09 V
r3.75e-09 d
b1011 <
0@
0B
1A
b11 P
b10 U
b11 c
0A"
00"
0w
1%"
1k
0M
b100 0
b100 F
1R
0.
15
#12000
05
#14000
r9.449999999999999e-10 @"
r1.575e-09 /"
b11 ?"
b101 ."
r9.449999999999999e-10 :"
r1.26e-09 )"
b100111 ;
b11 9"
1L
b100 ("
0K
r2.5e-09 [
r3.75e-09 V
b1101 <
1?
0A
b10 Z
b11 U
16"
1v
0%"
0k
1W
b10 0
b10 F
0R
15
#16000
05
#18000
r1.26e-09 u
b100 t
r1.26e-09 @"
r1.26e-09 J"
r1.26e-09 o
b100 ?"
b100 I"
b100 n
1I
r1.26e-09 :"
r1.26e-09 F"
r9.449999999999999e-10 j
b101110 ;
b100 9"
0L
b100 E"
1H
b11 i
1C
r3.75e-09 [
r3.75e-09 `
b1111 <
0?
1>
1D
b11 Z
b11 _
06"
0v
1B"
1$"
1e
1E
0W
b1 0
b1 F
1\
15
#20000
r1.575e-09 u
r1.89e-09 /"
b101 t
b110 ."
r1.575e-09 o
r1.575e-09 )"
r1.575e-09 F"
r1.575e-09 J"
b110100 ;
b101 n
0I
b101 ("
1K
b101 E"
b101 I"
0C
1A
0>
0H
03
05
#22000
r2.205e-09 /"
r1.26e-09 #"
b111 ."
b100 ""
r1.89e-09 )"
r1.26e-09 j
r1.26e-09 {
b111001 ;
b110 ("
0K
b100 i
b100 z
1J
r5e-09 `
r5e-09 [
b10001 <
0A
0D
1B
b100 _
b100 Z
0B"
0$"
0e
0E
16"
1v
0\
b10 0
b10 F
1W
15
#24000
05
#26000
r1.89e-09 u
r1.575e-09 #"
b110 t
b101 ""
r1.89e-09 o
r1.575e-09 {
b111101 ;
b110 n
1I
b101 z
0J
r5e-09 V
r6.25e-09 [
b10011 <
1C
0B
b100 U
b101 Z
1%"
1k
06"
0v
1R
b100 0
b100 F
0W
15
#28000
05
#30000
r1.575e-09 @"
b101 ?"
r2.205e-09 u
r1.575e-09 :"
b111 t
b101 9"
1L
r2.205e-09 o
r1.89e-09 F"
r1.575e-09 5"
b1000011 ;
b111 n
0I
b110 E"
b101 4"
1?
r6.25e-09 V
r5e-09 Q
b10101 <
0C
1>
1@
b101 U
b100 P
0%"
0k
1A"
10"
1w
0R
b1000 0
b1000 F
1M
15
#32000
05
#34000
r1.89e-09 @"
b110 ?"
r1.89e-09 :"
r2.52e-09 /"
b110 9"
0L
b1000 ."
r1.89e-09 5"
r2.205e-09 F"
r2.205e-09 )"
r1.575e-09 j
b1001010 ;
b110 4"
0?
b111 E"
b111 ("
1K
b101 i
r6.25e-09 Q
r6.25e-09 `
b10111 <
0@
0>
1A
1D
b101 P
b101 _
0A"
00"
0w
1B"
1$"
1e
1E
0M
b1 0
b1 F
1\
15
#36000
r2.52e-09 u
r2.835e-09 /"
r1.89e-09 J"
b1000 t
b1001 ."
b110 I"
r2.205e-09 5"
r2.52e-09 o
r2.52e-09 )"
r2.52e-09 F"
b1010001 ;
b111 4"
b1000 n
1I
b1000 ("
0K
b1000 E"
1H
r2.75e-09 P"
b10 :
b10 O"
1@
1C
0A
1>
1=
0G
0f
01"
0K"
13
b0 1
b0 7
b0 9
05
#38000
r2.205e-09 J"
r1.89e-09 #"
b111 I"
b110 ""
r2.835e-09 F"
r1.89e-09 {
b1010101 ;
b1001 E"
0H
b110 z
1J
r5e-09 d
r7.500000000000001e-09 `
r7.500000000000001e-09 Q
b11010 <
0>
1B
b100 c
b110 _
b110 P
0B"
0$"
0e
0E
1A"
10"
1w
1.
0\
b1000 0
b1000 F
1M
15
#40000
05
#42000
r3.15e-09 /"
b1010 ."
r2.835e-09 )"
b1010111 ;
b1001 ("
1K
r7.500000000000001e-09 V
r6.25e-09 d
b11100 <
1A
b110 U
b101 c
1%"
1k
b1100 0
b1100 F
1R
0.
15
#44000
05
#46000
r2.205e-09 @"
b111 ?"
r2.205e-09 :"
b1011001 ;
b111 9"
1L
r7.500000000000001e-09 [
b11101 <
1?
b110 Z
16"
1v
b1110 0
b1110 F
1W
15
#48000
05
#50000
r2.52e-09 J"
b1000 I"
r3.15e-09 F"
b1011011 ;
b1010 E"
1H
r8.750000000000001e-09 `
b11110 <
1>
b111 _
1B"
1$"
1e
1E
b1111 0
b1111 F
1\
15
#52000
r2.835e-09 u
r2.205e-09 #"
r3.465e-09 /"
b1011110 ;
b1001 t
b111 ""
b1011 ."
r4.125e-09 P"
b11 :
b11 O"
0I
0J
0K
0=
1q
1}
1+"
1<"
1L"
b10 1
b10 7
b10 9
05
#54000
r2.52e-09 :"
r3.15e-09 )"
r2.205e-09 {
b1100001 ;
b1000 9"
b1010 ("
b111 z
r7.500000000000001e-09 d
r8.750000000000001e-09 [
r8.750000000000001e-09 V
r8.750000000000001e-09 Q
b100010 <
0?
0A
0B
b110 c
b111 Z
b111 U
b111 P
06"
0v
0%"
0k
0A"
00"
0w
1.
0W
0R
b1 0
b1 F
0M
15
#56000
r3.78e-09 /"
b1100 ."
r3.465e-09 u
r2.835e-09 @"
r2.835e-09 o
r3.465e-09 )"
r2.835e-09 :"
r3.465e-09 F"
r2.835e-09 J"
b1101011 ;
b1011 t
b1001 ?"
b1001 n
b1011 ("
1K
b1001 9"
b1011 E"
b1001 I"
r5.5e-09 P"
b100 :
b100 O"
0I
1L
0C
1A
1?
0>
1H
1=
0q
0}
0+"
0<"
0L"
03
b0 1
b0 7
b0 9
05
#58000
r2.52e-09 #"
b1000 ""
r2.52e-09 {
b1101101 ;
b1000 z
1J
r1e-08 [
b100011 <
1B
b1000 Z
16"
1v
b11 0
b11 F
1W
15
#60000
05
#62000
r3.78e-09 u
b1100 t
r3.15e-09 o
b1101111 ;
b1010 n
1I
r1e-08 V
b100100 <
1C
b1000 U
1%"
1k
b111 0
b111 F
1R
15
#64000
05
#66000
r3.78e-09 F"
b1110000 ;
b1100 E"
r1e-08 Q
b100101 <
1>
b1000 P
1A"
10"
1w
b1111 0
b1111 F
1M
15
#68000
05
#70000
15
#72000
05
