/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_16z = celloutsig_1_6z ? celloutsig_1_12z[2] : celloutsig_1_5z;
  assign celloutsig_1_1z = !(in_data[159] ? in_data[191] : in_data[138]);
  assign celloutsig_1_5z = !(celloutsig_1_1z ? celloutsig_1_3z : celloutsig_1_3z);
  assign celloutsig_1_9z = !(celloutsig_1_8z ? celloutsig_1_1z : in_data[191]);
  assign celloutsig_0_0z = ~(in_data[13] ^ in_data[4]);
  assign celloutsig_0_3z = ~(celloutsig_0_0z ^ celloutsig_0_1z);
  assign celloutsig_1_8z = ~(celloutsig_1_7z[1] ^ celloutsig_1_6z);
  reg [14:0] _07_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _07_ <= 15'h0000;
    else _07_ <= { in_data[15:5], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z };
  assign out_data[14:0] = _07_;
  assign celloutsig_0_2z = { in_data[93:84], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } === in_data[63:51];
  assign celloutsig_1_3z = { in_data[173:169], celloutsig_1_0z } <= { celloutsig_1_2z[9:6], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_2z[7], celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_1z } % { 1'h1, in_data[126:123] };
  assign celloutsig_1_12z = { celloutsig_1_7z[1:0], celloutsig_1_3z } % { 1'h1, celloutsig_1_2z[8:7] };
  assign celloutsig_1_6z = { celloutsig_1_2z[9:1], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z } != { in_data[176:167], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_2z = - { in_data[126:119], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_4z = & { celloutsig_1_2z[6:0], celloutsig_1_1z };
  assign celloutsig_0_1z = celloutsig_0_0z & in_data[7];
  assign celloutsig_1_7z = { celloutsig_1_2z[4:1], celloutsig_1_6z } ^ { in_data[143:141], celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_18z, celloutsig_1_16z, celloutsig_1_6z } ^ celloutsig_1_10z[4:2];
  assign celloutsig_1_0z = ~((in_data[174] & in_data[161]) | (in_data[103] & in_data[116]));
  assign celloutsig_1_18z = ~((celloutsig_1_3z & celloutsig_1_8z) | (celloutsig_1_3z & celloutsig_1_4z));
  assign { out_data[128], out_data[98:96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_3z };
endmodule
