

================================================================
== Vitis HLS Report for 'getSolveNextPatchPairWhileCondition'
================================================================
* Date:           Thu Jul 25 14:50:55 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionTEST (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.610 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  25.000 ns|  25.000 ns|    5|    5|     none|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.61>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%white_space_height_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %white_space_height"   --->   Operation 7 'read' 'white_space_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [4/4] (2.61ns)   --->   "%dc = sitodp i64 %white_space_height_read" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 8 'sitodp' 'dc' <Predicate = true> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.06ns)   --->   "%icmp_ln812 = icmp_sgt  i64 %white_space_height_read, i64 5" [patchMaker.cpp:812]   --->   Operation 9 'icmp' 'icmp_ln812' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (1.06ns)   --->   "%icmp_ln810_2 = icmp_sgt  i64 %white_space_height_read, i64 0" [patchMaker.cpp:810]   --->   Operation 10 'icmp' 'icmp_ln810_2' <Predicate = true> <Delay = 1.06> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.61>
ST_2 : Operation 11 [3/4] (2.61ns)   --->   "%dc = sitodp i64 %white_space_height_read" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 11 'sitodp' 'dc' <Predicate = true> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.61>
ST_3 : Operation 12 [2/4] (2.61ns)   --->   "%dc = sitodp i64 %white_space_height_read" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 12 'sitodp' 'dc' <Predicate = true> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.61>
ST_4 : Operation 13 [1/4] (2.61ns)   --->   "%dc = sitodp i64 %white_space_height_read" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 13 'sitodp' 'dc' <Predicate = true> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.01>
ST_5 : Operation 14 [1/1] (0.00ns)   --->   "%lastPatchIndex_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %lastPatchIndex"   --->   Operation 14 'read' 'lastPatchIndex_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 15 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 15 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "%p_Result_s = trunc i64 %data_V"   --->   Operation 16 'trunc' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i63 %p_Result_s"   --->   Operation 17 'zext' 'zext_ln368' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "%bitcast_ln521 = bitcast i64 %zext_ln368" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521]   --->   Operation 18 'bitcast' 'bitcast_ln521' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62" [patchMaker.cpp:810]   --->   Operation 19 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln810 = trunc i64 %data_V" [patchMaker.cpp:810]   --->   Operation 20 'trunc' 'trunc_ln810' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 21 [1/1] (0.61ns)   --->   "%icmp_ln810 = icmp_ne  i11 %tmp, i11 2047" [patchMaker.cpp:810]   --->   Operation 21 'icmp' 'icmp_ln810' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 22 [1/1] (0.98ns)   --->   "%icmp_ln810_1 = icmp_eq  i52 %trunc_ln810, i52 0" [patchMaker.cpp:810]   --->   Operation 22 'icmp' 'icmp_ln810_1' <Predicate = true> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 23 [2/2] (2.01ns)   --->   "%tmp_s = fcmp_ogt  i64 %bitcast_ln521, i64 5" [patchMaker.cpp:810]   --->   Operation 23 'dcmp' 'tmp_s' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln811 = zext i5 %lastPatchIndex_read" [patchMaker.cpp:811]   --->   Operation 24 'zext' 'zext_ln811' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%patches_parameters21056_addr = getelementptr i32 %patches_parameters21056, i64 0, i64 %zext_ln811"   --->   Operation 25 'getelementptr' 'patches_parameters21056_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [2/2] (0.69ns)   --->   "%patches_parameters21056_load = load i5 %patches_parameters21056_addr"   --->   Operation 26 'load' 'patches_parameters21056_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 6 <SV = 5> <Delay = 2.25>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%current_z_top_index_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %current_z_top_index"   --->   Operation 27 'read' 'current_z_top_index_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%previous_white_space_height_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %previous_white_space_height"   --->   Operation 28 'read' 'previous_white_space_height_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%repeat_original_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %repeat_original"   --->   Operation 29 'read' 'repeat_original_read' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%p_read_27080 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 30 'read' 'p_read_27080' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node and_ln811)   --->   "%or_ln810 = or i1 %icmp_ln810_1, i1 %icmp_ln810" [patchMaker.cpp:810]   --->   Operation 31 'or' 'or_ln810' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 32 [1/2] (2.01ns)   --->   "%tmp_s = fcmp_ogt  i64 %bitcast_ln521, i64 5" [patchMaker.cpp:810]   --->   Operation 32 'dcmp' 'tmp_s' <Predicate = true> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln811)   --->   "%and_ln810 = and i1 %or_ln810, i1 %tmp_s" [patchMaker.cpp:810]   --->   Operation 33 'and' 'and_ln810' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 34 [1/2] (0.69ns)   --->   "%patches_parameters21056_load = load i5 %patches_parameters21056_addr"   --->   Operation 34 'load' 'patches_parameters21056_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_6 : Operation 35 [1/1] (0.85ns)   --->   "%icmp_ln886 = icmp_sgt  i32 %patches_parameters21056_load, i32 4244967196"   --->   Operation 35 'icmp' 'icmp_ln886' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln811_3)   --->   "%or_ln811 = or i1 %icmp_ln886, i1 %icmp_ln812" [patchMaker.cpp:811]   --->   Operation 36 'or' 'or_ln811' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 37 [1/1] (0.85ns)   --->   "%icmp_ln813 = icmp_sgt  i32 %p_read_27080, i32 %current_z_top_index_read" [patchMaker.cpp:813]   --->   Operation 37 'icmp' 'icmp_ln813' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln811_3)   --->   "%xor_ln814 = xor i1 %repeat_original_read, i1 1" [patchMaker.cpp:814]   --->   Operation 38 'xor' 'xor_ln814' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln811)   --->   "%tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %previous_white_space_height_read, i32 63" [patchMaker.cpp:810]   --->   Operation 39 'bitselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node and_ln811)   --->   "%or_ln810_1 = or i1 %tmp_146, i1 %icmp_ln810_2" [patchMaker.cpp:810]   --->   Operation 40 'or' 'or_ln810_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 41 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln811 = and i1 %or_ln810_1, i1 %and_ln810" [patchMaker.cpp:811]   --->   Operation 41 'and' 'and_ln811' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln811_3)   --->   "%and_ln811_1 = and i1 %icmp_ln813, i1 %xor_ln814" [patchMaker.cpp:811]   --->   Operation 42 'and' 'and_ln811_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln811_3)   --->   "%and_ln811_2 = and i1 %and_ln811_1, i1 %or_ln811" [patchMaker.cpp:811]   --->   Operation 43 'and' 'and_ln811_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 44 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln811_3 = and i1 %and_ln811_2, i1 %and_ln811" [patchMaker.cpp:811]   --->   Operation 44 'and' 'and_ln811_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln810 = ret i1 %and_ln811_3" [patchMaker.cpp:810]   --->   Operation 45 'ret' 'ret_ln810' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ lastPatchIndex]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ repeat_original]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ white_space_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ previous_white_space_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ current_z_top_index]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ patches_parameters21056]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
white_space_height_read          (read         ) [ 0011100]
icmp_ln812                       (icmp         ) [ 0011111]
icmp_ln810_2                     (icmp         ) [ 0011111]
dc                               (sitodp       ) [ 0000010]
lastPatchIndex_read              (read         ) [ 0000000]
data_V                           (bitcast      ) [ 0000000]
p_Result_s                       (trunc        ) [ 0000000]
zext_ln368                       (zext         ) [ 0000000]
bitcast_ln521                    (bitcast      ) [ 0000001]
tmp                              (partselect   ) [ 0000000]
trunc_ln810                      (trunc        ) [ 0000000]
icmp_ln810                       (icmp         ) [ 0000001]
icmp_ln810_1                     (icmp         ) [ 0000001]
zext_ln811                       (zext         ) [ 0000000]
patches_parameters21056_addr     (getelementptr) [ 0000001]
current_z_top_index_read         (read         ) [ 0000000]
previous_white_space_height_read (read         ) [ 0000000]
repeat_original_read             (read         ) [ 0000000]
p_read_27080                     (read         ) [ 0000000]
or_ln810                         (or           ) [ 0000000]
tmp_s                            (dcmp         ) [ 0000000]
and_ln810                        (and          ) [ 0000000]
patches_parameters21056_load     (load         ) [ 0000000]
icmp_ln886                       (icmp         ) [ 0000000]
or_ln811                         (or           ) [ 0000000]
icmp_ln813                       (icmp         ) [ 0000000]
xor_ln814                        (xor          ) [ 0000000]
tmp_146                          (bitselect    ) [ 0000000]
or_ln810_1                       (or           ) [ 0000000]
and_ln811                        (and          ) [ 0000000]
and_ln811_1                      (and          ) [ 0000000]
and_ln811_2                      (and          ) [ 0000000]
and_ln811_3                      (and          ) [ 0000000]
ret_ln810                        (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lastPatchIndex">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lastPatchIndex"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="repeat_original">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="repeat_original"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="white_space_height">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="white_space_height"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="previous_white_space_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="previous_white_space_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="current_z_top_index">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_z_top_index"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="patches_parameters21056">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="patches_parameters21056"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="white_space_height_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="64" slack="0"/>
<pin id="48" dir="0" index="1" bw="64" slack="0"/>
<pin id="49" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="white_space_height_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="lastPatchIndex_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="5" slack="0"/>
<pin id="54" dir="0" index="1" bw="5" slack="0"/>
<pin id="55" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lastPatchIndex_read/5 "/>
</bind>
</comp>

<comp id="58" class="1004" name="current_z_top_index_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="current_z_top_index_read/6 "/>
</bind>
</comp>

<comp id="64" class="1004" name="previous_white_space_height_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="64" slack="0"/>
<pin id="66" dir="0" index="1" bw="64" slack="0"/>
<pin id="67" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="previous_white_space_height_read/6 "/>
</bind>
</comp>

<comp id="70" class="1004" name="repeat_original_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="repeat_original_read/6 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_read_27080_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_27080/6 "/>
</bind>
</comp>

<comp id="82" class="1004" name="patches_parameters21056_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="5" slack="0"/>
<pin id="86" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="patches_parameters21056_addr/5 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_access_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="5" slack="0"/>
<pin id="91" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="patches_parameters21056_load/5 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="64" slack="0"/>
<pin id="97" dir="0" index="1" bw="64" slack="0"/>
<pin id="98" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="dc/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="icmp_ln812_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="4" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln812/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="icmp_ln810_2_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln810_2/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="data_V_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="1"/>
<pin id="118" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/5 "/>
</bind>
</comp>

<comp id="119" class="1004" name="p_Result_s_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="0"/>
<pin id="121" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="123" class="1004" name="zext_ln368_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="63" slack="0"/>
<pin id="125" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368/5 "/>
</bind>
</comp>

<comp id="127" class="1004" name="bitcast_ln521_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="63" slack="0"/>
<pin id="129" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln521/5 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="11" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="0" index="2" bw="7" slack="0"/>
<pin id="136" dir="0" index="3" bw="7" slack="0"/>
<pin id="137" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="142" class="1004" name="trunc_ln810_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="64" slack="0"/>
<pin id="144" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln810/5 "/>
</bind>
</comp>

<comp id="146" class="1004" name="icmp_ln810_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="11" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln810/5 "/>
</bind>
</comp>

<comp id="152" class="1004" name="icmp_ln810_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="52" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln810_1/5 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln811_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="5" slack="0"/>
<pin id="160" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln811/5 "/>
</bind>
</comp>

<comp id="163" class="1004" name="or_ln810_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="0" index="1" bw="1" slack="1"/>
<pin id="166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln810/6 "/>
</bind>
</comp>

<comp id="167" class="1004" name="and_ln810_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln810/6 "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln886_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="27" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886/6 "/>
</bind>
</comp>

<comp id="179" class="1004" name="or_ln811_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="5"/>
<pin id="182" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln811/6 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln813_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln813/6 "/>
</bind>
</comp>

<comp id="190" class="1004" name="xor_ln814_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln814/6 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_146_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="64" slack="0"/>
<pin id="199" dir="0" index="2" bw="7" slack="0"/>
<pin id="200" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_146/6 "/>
</bind>
</comp>

<comp id="204" class="1004" name="or_ln810_1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="5"/>
<pin id="207" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln810_1/6 "/>
</bind>
</comp>

<comp id="209" class="1004" name="and_ln811_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln811/6 "/>
</bind>
</comp>

<comp id="215" class="1004" name="and_ln811_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln811_1/6 "/>
</bind>
</comp>

<comp id="221" class="1004" name="and_ln811_2_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln811_2/6 "/>
</bind>
</comp>

<comp id="227" class="1004" name="and_ln811_3_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln811_3/6 "/>
</bind>
</comp>

<comp id="233" class="1005" name="white_space_height_read_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="64" slack="1"/>
<pin id="235" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="white_space_height_read "/>
</bind>
</comp>

<comp id="238" class="1005" name="icmp_ln812_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="5"/>
<pin id="240" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln812 "/>
</bind>
</comp>

<comp id="243" class="1005" name="icmp_ln810_2_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="5"/>
<pin id="245" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln810_2 "/>
</bind>
</comp>

<comp id="248" class="1005" name="dc_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="1"/>
<pin id="250" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dc "/>
</bind>
</comp>

<comp id="253" class="1005" name="bitcast_ln521_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="64" slack="1"/>
<pin id="255" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln521 "/>
</bind>
</comp>

<comp id="258" class="1005" name="icmp_ln810_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln810 "/>
</bind>
</comp>

<comp id="263" class="1005" name="icmp_ln810_1_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln810_1 "/>
</bind>
</comp>

<comp id="268" class="1005" name="patches_parameters21056_addr_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="5" slack="1"/>
<pin id="270" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="patches_parameters21056_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="14" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="20" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="34" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="10" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="36" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="34" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="82" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="32" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="103"><net_src comp="46" pin="2"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="46" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="46" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="116" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="126"><net_src comp="119" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="130"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="138"><net_src comp="22" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="116" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="141"><net_src comp="26" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="145"><net_src comp="116" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="132" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="28" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="142" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="30" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="161"><net_src comp="52" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="171"><net_src comp="163" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="95" pin="2"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="89" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="38" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="173" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="76" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="58" pin="2"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="70" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="40" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="42" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="64" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="44" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="204" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="167" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="184" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="190" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="215" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="179" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="221" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="209" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="46" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="241"><net_src comp="104" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="246"><net_src comp="110" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="251"><net_src comp="100" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="256"><net_src comp="127" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="261"><net_src comp="146" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="266"><net_src comp="152" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="271"><net_src comp="82" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="89" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: getSolveNextPatchPairWhileCondition : p_read | {6 }
	Port: getSolveNextPatchPairWhileCondition : lastPatchIndex | {5 }
	Port: getSolveNextPatchPairWhileCondition : repeat_original | {6 }
	Port: getSolveNextPatchPairWhileCondition : white_space_height | {1 }
	Port: getSolveNextPatchPairWhileCondition : previous_white_space_height | {6 }
	Port: getSolveNextPatchPairWhileCondition : current_z_top_index | {6 }
	Port: getSolveNextPatchPairWhileCondition : patches_parameters21056 | {5 6 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
		p_Result_s : 1
		zext_ln368 : 2
		bitcast_ln521 : 3
		tmp : 1
		trunc_ln810 : 1
		icmp_ln810 : 2
		icmp_ln810_1 : 2
		tmp_s : 4
		patches_parameters21056_addr : 1
		patches_parameters21056_load : 2
	State 6
		and_ln810 : 1
		icmp_ln886 : 1
		or_ln811 : 2
		or_ln810_1 : 1
		and_ln811 : 1
		and_ln811_1 : 1
		and_ln811_2 : 2
		and_ln811_3 : 2
		ret_ln810 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|
| Operation|               Functional Unit               |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|
|          |              icmp_ln812_fu_104              |    0    |    29   |
|          |             icmp_ln810_2_fu_110             |    0    |    29   |
|   icmp   |              icmp_ln810_fu_146              |    0    |    11   |
|          |             icmp_ln810_1_fu_152             |    0    |    24   |
|          |              icmp_ln886_fu_173              |    0    |    20   |
|          |              icmp_ln813_fu_184              |    0    |    20   |
|----------|---------------------------------------------|---------|---------|
|          |               and_ln810_fu_167              |    0    |    2    |
|          |               and_ln811_fu_209              |    0    |    2    |
|    and   |              and_ln811_1_fu_215             |    0    |    2    |
|          |              and_ln811_2_fu_221             |    0    |    2    |
|          |              and_ln811_3_fu_227             |    0    |    2    |
|----------|---------------------------------------------|---------|---------|
|          |               or_ln810_fu_163               |    0    |    2    |
|    or    |               or_ln811_fu_179               |    0    |    2    |
|          |              or_ln810_1_fu_204              |    0    |    2    |
|----------|---------------------------------------------|---------|---------|
|    xor   |               xor_ln814_fu_190              |    0    |    2    |
|----------|---------------------------------------------|---------|---------|
|          |      white_space_height_read_read_fu_46     |    0    |    0    |
|          |        lastPatchIndex_read_read_fu_52       |    0    |    0    |
|   read   |     current_z_top_index_read_read_fu_58     |    0    |    0    |
|          | previous_white_space_height_read_read_fu_64 |    0    |    0    |
|          |       repeat_original_read_read_fu_70       |    0    |    0    |
|          |           p_read_27080_read_fu_76           |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   dcmp   |                  grp_fu_95                  |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|  sitodp  |                  grp_fu_100                 |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   trunc  |              p_Result_s_fu_119              |    0    |    0    |
|          |              trunc_ln810_fu_142             |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   zext   |              zext_ln368_fu_123              |    0    |    0    |
|          |              zext_ln811_fu_158              |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|partselect|                  tmp_fu_132                 |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
| bitselect|                tmp_146_fu_196               |    0    |    0    |
|----------|---------------------------------------------|---------|---------|
|   Total  |                                             |    0    |   151   |
|----------|---------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|        bitcast_ln521_reg_253       |   64   |
|             dc_reg_248             |   64   |
|        icmp_ln810_1_reg_263        |    1   |
|        icmp_ln810_2_reg_243        |    1   |
|         icmp_ln810_reg_258         |    1   |
|         icmp_ln812_reg_238         |    1   |
|patches_parameters21056_addr_reg_268|    5   |
|   white_space_height_read_reg_233  |   64   |
+------------------------------------+--------+
|                Total               |   201  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_89 |  p0  |   2  |   5  |   10   ||    9    |
|     grp_fu_95    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_100    |  p0  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   266  ||  1.161  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   151  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   201  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   201  |   178  |
+-----------+--------+--------+--------+
