INFO: Reading User SDC file C:\Users\REN\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\constraint\SF2_MSS_sys_derived_constraints.sdc.

***** Place and Route Configurations *****
Timing-driven            : ON
Power-driven             : OFF
High-effort              : OFF
Repair min-delay         : ON
Incremental              : OFF
Inter-clock optimization : ON
TDPR scenario            : place_and_route

INFO: Reading User PDC file C:\Users\REN\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\constraint\io\user.pdc. 0 error(s) and 0 warning(s)

Running the I/O Bank and Globals Assigner.
Info:  I/O Bank and Globals Assigner identified 25 fixed I/O macros, 12 unfixed I/O macros

I/O Bank and Globals Assigner completed successfully.
Total time spent in I/O Bank and Globals Assigner: 0 seconds

Placer V4.0 - 11.8.2 
Design: SF2_MSS_sys                     Started: Wed Jan 24 22:48:19 2018

Initializing Timing-Driven Placement ...
Placing design...
End of placement.
Pre-Placement Runtime        : 8 seconds
Placement Runtime            : 43 seconds

Placer completed successfully.

Design: SF2_MSS_sys                     
Finished: Wed Jan 24 22:49:51 2018
Total CPU Time:     00:01:22            Total Elapsed Time: 00:01:32
Total Memory Usage: 373.1 Mbytes
                        o - o - o - o - o - o


Router 
Design: C:\Users\REN\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\designer\SF2_MSS_sys\SF2_MSS_sysStarted: Wed Jan 24 22:50:01 2018

Final stats: search run time 16.602212

Router completed successfully.

Design: C:\Users\REN\Documents\GitHub\Microsemi_SmartFusion2_FutureCreativeBoard_BaseDesign\FCBBaseDesign\designer\SF2_MSS_sys\SF2_MSS_sys
Finished: Wed Jan 24 22:50:41 2018
Total CPU Time:     00:00:36            Total Elapsed Time: 00:00:40
Total Memory Usage: 997.3 Mbytes
                        o - o - o - o - o - o

Info: Iteration 1:
  Total violating paths eligible for improvement: 0
  Worst minimum delay slack: 
Resource Usage
+---------------+------+-------+------------+
| Type          | Used | Total | Percentage |
+---------------+------+-------+------------+
| 4LUT          | 1918 | 27696 | 6.93       |
| DFF           | 1092 | 27696 | 3.94       |
| I/O Register  | 0    | 408   | 0.00       |
| Logic Element | 2072 | 27696 | 7.48       |
+---------------+------+-------+------------+

