read -sv run_verilog_mid/adder_32b_15_82_18d57861a17bf04003f626acafd9ead7.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_15_82_18d57861a17bf04003f626acafd9ead7_yosys.v
