{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"1.17511",
   "Default View_TopLeft":"-46,49",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port gpio_rtl -pg 1 -lvl 8 -x 2280 -y 290 -defaultsOSRD
preplace port CLK -pg 1 -lvl 0 -x -90 -y 70 -defaultsOSRD -left
preplace port En -pg 1 -lvl 0 -x -90 -y 180 -defaultsOSRD
preplace port AXI_En -pg 1 -lvl 0 -x -90 -y 200 -defaultsOSRD
preplace port TLAST -pg 1 -lvl 0 -x -90 -y 310 -defaultsOSRD
preplace port TREADY -pg 1 -lvl 0 -x -90 -y 340 -defaultsOSRD -left
preplace port TVALID -pg 1 -lvl 0 -x -90 -y 240 -defaultsOSRD
preplace portBus FrameSize -pg 1 -lvl 0 -x -90 -y 160 -defaultsOSRD
preplace portBus RST -pg 1 -lvl 8 -x 2280 -y 370 -defaultsOSRD
preplace portBus TDATA -pg 1 -lvl 0 -x -90 -y 220 -defaultsOSRD
preplace portBus TSTRB -pg 1 -lvl 0 -x -90 -y 260 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 5 -x 1410 -y 210 -defaultsOSRD -resize 566 182
preplace inst axi_dma_0 -pg 1 -lvl 3 -x 640 -y 180 -defaultsOSRD
preplace inst ps8_0_axi_periph -pg 1 -lvl 6 -x 1880 -y 260 -defaultsOSRD
preplace inst rst_ps8_0_100M -pg 1 -lvl 5 -x 1410 -y 420 -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 4 -x 950 -y 180 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 7 -x 2150 -y 290 -defaultsOSRD
preplace inst data_transfer_0 -pg 1 -lvl 1 -x 60 -y 240 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 2 -x 330 -y 320 -defaultsOSRD
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 7 -60 100 200 100 460 80 810 90 1090 90 1730 400 2030J
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 4 2 1100J 100 1720
preplace netloc rst_ps8_0_100M_peripheral_aresetn 1 0 8 -60 390 210 240 470 280 810 320 NJ 320 1720 410 2040J 370 N
preplace netloc FrameSize_1 1 0 1 N 160
preplace netloc En_1 1 0 1 N 180
preplace netloc AXI_En_1 1 0 1 N 200
preplace netloc TLAST_1 1 0 1 -70 280n
preplace netloc data_transfer_0_TREADY 1 0 2 -70 380 180
preplace netloc TVALID_1 1 0 1 N 240
preplace netloc TDATA_1 1 0 1 N 220
preplace netloc TSTRB_1 1 0 1 N 260
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_LPD 1 5 1 N 180
preplace netloc axi_gpio_0_GPIO 1 7 1 N 290
preplace netloc axi_smc_M00_AXI 1 4 1 N 180
preplace netloc ps8_0_axi_periph_M01_AXI 1 6 1 N 270
preplace netloc axi_dma_0_M_AXI_S2MM 1 3 1 N 160
preplace netloc ps8_0_axi_periph_M00_AXI 1 2 5 470 70 NJ 70 NJ 70 NJ 70 2030
preplace netloc data_transfer_0_M_AXIS 1 1 1 190 230n
preplace netloc axis_data_fifo_0_M_AXIS 1 2 1 450 160n
levelinfo -pg 1 -90 60 330 640 950 1410 1880 2150 2280
pagesize -pg 1 -db -bbox -sgen -240 -70 2390 510
"
}
{
   "da_axi4_cnt":"3",
   "da_board_cnt":"1",
   "da_clkrst_cnt":"3",
   "da_zynq_ultra_ps_e_cnt":"1"
}
