INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:54:36 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.133ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk rise@5.200ns - clk rise@0.000ns)
  Data Path Delay:        6.977ns  (logic 2.222ns (31.847%)  route 4.755ns (68.153%))
  Logic Levels:           23  (CARRY4=11 LUT3=3 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.683 - 5.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2513, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X53Y169        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y169        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_head_q_reg[1]/Q
                         net (fo=50, routed)          0.442     1.166    lsq1/handshake_lsq_lsq1_core/ldq_head_q[1]
    SLICE_X55Y169        LUT5 (Prop_lut5_I3_O)        0.043     1.209 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8/O
                         net (fo=1, routed)           0.000     1.209    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8_n_0
    SLICE_X55Y169        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.460 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.460    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X55Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.509 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.509    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X55Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.558 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.558    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X55Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.607 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_15_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.607    lsq1/handshake_lsq_lsq1_core/ldq_alloc_15_q_reg_i_3_n_0
    SLICE_X55Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.656 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.656    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X55Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.705 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.007     1.711    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_0
    SLICE_X55Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.760 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.760    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_4_n_0
    SLICE_X55Y176        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.905 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_15_q_reg_i_4/O[3]
                         net (fo=4, routed)           0.370     2.275    lsq1/handshake_lsq_lsq1_core/ldq_alloc_15_q_reg_i_4_n_4
    SLICE_X55Y177        LUT3 (Prop_lut3_I0_O)        0.120     2.395 f  lsq1/handshake_lsq_lsq1_core/dataReg[30]_i_9/O
                         net (fo=33, routed)          0.459     2.855    lsq1/handshake_lsq_lsq1_core/handshake_lsq_lsq1_core_ldd_dispatcher/oldest_entry_allocated_per_port_15
    SLICE_X56Y179        LUT6 (Prop_lut6_I5_O)        0.043     2.898 f  lsq1/handshake_lsq_lsq1_core/dataReg[23]_i_3/O
                         net (fo=1, routed)           0.508     3.406    lsq1/handshake_lsq_lsq1_core/dataReg[23]_i_3_n_0
    SLICE_X61Y182        LUT6 (Prop_lut6_I1_O)        0.043     3.449 f  lsq1/handshake_lsq_lsq1_core/dataReg[23]_i_1/O
                         net (fo=5, routed)           0.344     3.793    load2/data_tehb/control/lsq1_ldData_0[23]
    SLICE_X57Y185        LUT5 (Prop_lut5_I0_O)        0.043     3.836 r  load2/data_tehb/control/level4_c1[25]_i_9/O
                         net (fo=1, routed)           0.384     4.220    load2/data_tehb/control/level4_c1[25]_i_9_n_0
    SLICE_X56Y182        LUT6 (Prop_lut6_I4_O)        0.043     4.263 f  load2/data_tehb/control/level4_c1[25]_i_2/O
                         net (fo=9, routed)           0.520     4.783    load2/data_tehb/control/dataReg_reg[24]
    SLICE_X60Y184        LUT6 (Prop_lut6_I3_O)        0.043     4.826 r  load2/data_tehb/control/level4_c1[25]_i_5/O
                         net (fo=7, routed)           0.284     5.111    load1/data_tehb/control/signR_c1_reg_3
    SLICE_X59Y184        LUT3 (Prop_lut3_I1_O)        0.043     5.154 r  load1/data_tehb/control/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     5.154    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X59Y184        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     5.341 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.341    addf0/operator/ltOp_carry__2_n_0
    SLICE_X59Y185        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.468 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=79, routed)          0.325     5.793    load2/data_tehb/control/CO[0]
    SLICE_X58Y184        LUT4 (Prop_lut4_I3_O)        0.134     5.927 r  load2/data_tehb/control/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.927    addf0/operator/ps_c1_reg[3][0]
    SLICE_X58Y184        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.235     6.162 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.420     6.582    addf0/operator/RightShifterComponent/O[1]
    SLICE_X60Y186        LUT4 (Prop_lut4_I0_O)        0.126     6.708 r  addf0/operator/RightShifterComponent/level4_c1[24]_i_2/O
                         net (fo=7, routed)           0.225     6.933    load2/data_tehb/control/ps_c1_reg[3]
    SLICE_X60Y186        LUT5 (Prop_lut5_I0_O)        0.043     6.976 f  load2/data_tehb/control/level4_c1[25]_i_6/O
                         net (fo=12, routed)          0.192     7.168    load2/data_tehb/control/level4_c1[25]_i_6_n_0
    SLICE_X61Y188        LUT3 (Prop_lut3_I1_O)        0.043     7.211 r  load2/data_tehb/control/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.274     7.485    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X59Y189        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.200     5.200 r  
                                                      0.000     5.200 r  clk (IN)
                         net (fo=2513, unset)         0.483     5.683    addf0/operator/RightShifterComponent/clk
    SLICE_X59Y189        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[17]/C
                         clock pessimism              0.000     5.683    
                         clock uncertainty           -0.035     5.647    
    SLICE_X59Y189        FDRE (Setup_fdre_C_R)       -0.295     5.352    addf0/operator/RightShifterComponent/level4_c1_reg[17]
  -------------------------------------------------------------------
                         required time                          5.352    
                         arrival time                          -7.485    
  -------------------------------------------------------------------
                         slack                                 -2.133    




