{"vcs1":{"timestamp_begin":1730042826.471211093, "rt":1.60, "ut":0.69, "st":0.30}}
{"vcselab":{"timestamp_begin":1730042828.153033476, "rt":1.09, "ut":0.24, "st":0.17}}
{"link":{"timestamp_begin":1730042829.320225195, "rt":0.36, "ut":0.12, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730042825.771134178}
{"VCS_COMP_START_TIME": 1730042825.771134178}
{"VCS_COMP_END_TIME": 1730042830.998589315}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+SAMPLE +notimingchecks"}
{"vcs1": {"peak_mem": 332872}}
{"stitch_vcselab": {"peak_mem": 231588}}
