<DOC>
<DOCNO>
EP-0015070
</DOCNO>
<TEXT>
<DATE>
19800903
</DATE>
<IPC-CLASSIFICATIONS>
<main>G11C-7/06</main> H03K-19/017 G11C-11/419 H03K-19/01 G11C-11/41 H03K-5/02 H03K-19/0185 
</IPC-CLASSIFICATIONS>
<TITLE>
sense amplifier circuit.
</TITLE>
<APPLICANT>
fujitsu ltdjp<sep>fujitsu limited<sep>fujitsu limited1015, kamikodanaka, nakahara-kukawasaki-shi, kanagawa 211jp<sep>fujitsu limited<sep>
</APPLICANT>
<INVENTOR>
yamauchi takahiko<sep>yamauchi, takahiko<sep>yamauchi, takahiko40-4, fujigaoka 2-chomemidori-ku yokohama-shi, kanagawa 227jp<sep>yamauchi, takahiko<sep>yamauchi, takahiko40-4, fujigaoka 2-chomemidori-ku yokohama-shi, kanagawa 227jp<sep>
</INVENTOR>
<ABSTRACT>
a sense amplifier circuit comprising of one or two diffe­ rential amplifiers to each of which are connected one or two  reference transistors (q₁₅, q′₁₅ resp.  q₂₅, q′₂₅) for producing  the reference voltages (v′r1 resp.  v′r2) of the corresponding  differential amplifiers.  the reference transistors are control­ led by input signals (e. g.  vi1) and/or output signals (e. g.  v₀₂)  of the differential amplifiers.  
</ABSTRACT>
</TEXT>
</DOC>
