{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681425109967 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681425109973 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 13 17:31:49 2023 " "Processing started: Thu Apr 13 17:31:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681425109973 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425109973 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalproject -c finalproject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425109973 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681425110670 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681425110670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/finalproject.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject " "Found entity 1: finalproject" {  } { { "finalproject/synthesis/finalproject.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/finalproject.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425118810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425118810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "finalproject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425118820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425118820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "finalproject/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425118829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425118829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_irq_mapper " "Found entity 1: finalproject_irq_mapper" {  } { { "finalproject/synthesis/submodules/finalproject_irq_mapper.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425118834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425118834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0 " "Found entity 1: finalproject_mm_interconnect_0" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425118870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425118870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_006.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_006.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_avalon_st_adapter_006 " "Found entity 1: finalproject_mm_interconnect_0_avalon_st_adapter_006" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_006.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_006.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425118874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425118874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 " "Found entity 1: finalproject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425118877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425118877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_avalon_st_adapter " "Found entity 1: finalproject_mm_interconnect_0_avalon_st_adapter" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425118881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425118881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425118885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425118885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "finalproject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425118890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425118890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "finalproject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425118893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425118893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "finalproject/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425118896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425118896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "finalproject/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425118898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425118898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "finalproject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425118913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425118913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "finalproject/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425118916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425118916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "finalproject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425118919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425118919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_rsp_mux " "Found entity 1: finalproject_mm_interconnect_0_rsp_mux" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425118930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425118930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "finalproject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425118933 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "finalproject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425118933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425118933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_rsp_demux " "Found entity 1: finalproject_mm_interconnect_0_rsp_demux" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425118937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425118937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_cmd_mux " "Found entity 1: finalproject_mm_interconnect_0_cmd_mux" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425118947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425118947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_cmd_demux " "Found entity 1: finalproject_mm_interconnect_0_cmd_demux" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425118959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425118959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "finalproject/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425118965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425118965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "finalproject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425118969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425118969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file finalproject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "finalproject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425118984 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "finalproject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425118984 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "finalproject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425118984 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "finalproject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425118984 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "finalproject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425118984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425118984 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "finalproject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681425118997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "finalproject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425118999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425118999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "finalproject/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "finalproject/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681425119017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "finalproject/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "finalproject/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "finalproject/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119025 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproject_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at finalproject_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681425119027 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproject_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at finalproject_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681425119027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_router_008_default_decode " "Found entity 1: finalproject_mm_interconnect_0_router_008_default_decode" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119028 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_mm_interconnect_0_router_008 " "Found entity 2: finalproject_mm_interconnect_0_router_008" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119028 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproject_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at finalproject_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681425119031 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproject_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at finalproject_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681425119031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_router_002_default_decode " "Found entity 1: finalproject_mm_interconnect_0_router_002_default_decode" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119032 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_mm_interconnect_0_router_002 " "Found entity 2: finalproject_mm_interconnect_0_router_002" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119032 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalproject_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at finalproject_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681425119033 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalproject_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at finalproject_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681425119034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_mm_interconnect_0_router_default_decode " "Found entity 1: finalproject_mm_interconnect_0_router_default_decode" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119035 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_mm_interconnect_0_router " "Found entity 2: finalproject_mm_interconnect_0_router" {  } { { "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "finalproject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "finalproject/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "finalproject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "finalproject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "finalproject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_usb_rst " "Found entity 1: finalproject_usb_rst" {  } { { "finalproject/synthesis/submodules/finalproject_usb_rst.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_usb_gpx " "Found entity 1: finalproject_usb_gpx" {  } { { "finalproject/synthesis/submodules/finalproject_usb_gpx.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_timer_0 " "Found entity 1: finalproject_timer_0" {  } { { "finalproject/synthesis/submodules/finalproject_timer_0.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_sysid_qsys_0 " "Found entity 1: finalproject_sysid_qsys_0" {  } { { "finalproject/synthesis/submodules/finalproject_sysid_qsys_0.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file finalproject/synthesis/submodules/finalproject_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_sdram_pll_dffpipe_l2c " "Found entity 1: finalproject_sdram_pll_dffpipe_l2c" {  } { { "finalproject/synthesis/submodules/finalproject_sdram_pll.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119110 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_sdram_pll_stdsync_sv6 " "Found entity 2: finalproject_sdram_pll_stdsync_sv6" {  } { { "finalproject/synthesis/submodules/finalproject_sdram_pll.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119110 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalproject_sdram_pll_altpll_vg92 " "Found entity 3: finalproject_sdram_pll_altpll_vg92" {  } { { "finalproject/synthesis/submodules/finalproject_sdram_pll.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119110 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalproject_sdram_pll " "Found entity 4: finalproject_sdram_pll" {  } { { "finalproject/synthesis/submodules/finalproject_sdram_pll.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_sdram_input_efifo_module " "Found entity 1: finalproject_sdram_input_efifo_module" {  } { { "finalproject/synthesis/submodules/finalproject_sdram.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119114 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_sdram " "Found entity 2: finalproject_sdram" {  } { { "finalproject/synthesis/submodules/finalproject_sdram.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_onchip_memory2_0 " "Found entity 1: finalproject_onchip_memory2_0" {  } { { "finalproject/synthesis/submodules/finalproject_onchip_memory2_0.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_nios2_gen2_0 " "Found entity 1: finalproject_nios2_gen2_0" {  } { { "finalproject/synthesis/submodules/finalproject_nios2_gen2_0.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: finalproject_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119145 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: finalproject_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119145 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalproject_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: finalproject_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119145 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalproject_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: finalproject_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119145 ""} { "Info" "ISGN_ENTITY_NAME" "5 finalproject_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: finalproject_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119145 ""} { "Info" "ISGN_ENTITY_NAME" "6 finalproject_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: finalproject_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119145 ""} { "Info" "ISGN_ENTITY_NAME" "7 finalproject_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: finalproject_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119145 ""} { "Info" "ISGN_ENTITY_NAME" "8 finalproject_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: finalproject_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119145 ""} { "Info" "ISGN_ENTITY_NAME" "9 finalproject_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: finalproject_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119145 ""} { "Info" "ISGN_ENTITY_NAME" "10 finalproject_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: finalproject_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119145 ""} { "Info" "ISGN_ENTITY_NAME" "11 finalproject_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: finalproject_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119145 ""} { "Info" "ISGN_ENTITY_NAME" "12 finalproject_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: finalproject_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119145 ""} { "Info" "ISGN_ENTITY_NAME" "13 finalproject_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: finalproject_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119145 ""} { "Info" "ISGN_ENTITY_NAME" "14 finalproject_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: finalproject_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119145 ""} { "Info" "ISGN_ENTITY_NAME" "15 finalproject_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: finalproject_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119145 ""} { "Info" "ISGN_ENTITY_NAME" "16 finalproject_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: finalproject_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119145 ""} { "Info" "ISGN_ENTITY_NAME" "17 finalproject_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: finalproject_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119145 ""} { "Info" "ISGN_ENTITY_NAME" "18 finalproject_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: finalproject_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119145 ""} { "Info" "ISGN_ENTITY_NAME" "19 finalproject_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: finalproject_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119145 ""} { "Info" "ISGN_ENTITY_NAME" "20 finalproject_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: finalproject_nios2_gen2_0_cpu_nios2_oci" {  } { { "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119145 ""} { "Info" "ISGN_ENTITY_NAME" "21 finalproject_nios2_gen2_0_cpu " "Found entity 21: finalproject_nios2_gen2_0_cpu" {  } { { "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: finalproject_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: finalproject_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: finalproject_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_nios2_gen2_0_cpu_test_bench " "Found entity 1: finalproject_nios2_gen2_0_cpu_test_bench" {  } { { "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_keycode " "Found entity 1: finalproject_keycode" {  } { { "finalproject/synthesis/submodules/finalproject_keycode.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_key.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_key " "Found entity 1: finalproject_key" {  } { { "finalproject/synthesis/submodules/finalproject_key.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file finalproject/synthesis/submodules/finalproject_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalproject_jtag_uart_0_sim_scfifo_w " "Found entity 1: finalproject_jtag_uart_0_sim_scfifo_w" {  } { { "finalproject/synthesis/submodules/finalproject_jtag_uart_0.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119175 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalproject_jtag_uart_0_scfifo_w " "Found entity 2: finalproject_jtag_uart_0_scfifo_w" {  } { { "finalproject/synthesis/submodules/finalproject_jtag_uart_0.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119175 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalproject_jtag_uart_0_sim_scfifo_r " "Found entity 3: finalproject_jtag_uart_0_sim_scfifo_r" {  } { { "finalproject/synthesis/submodules/finalproject_jtag_uart_0.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119175 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalproject_jtag_uart_0_scfifo_r " "Found entity 4: finalproject_jtag_uart_0_scfifo_r" {  } { { "finalproject/synthesis/submodules/finalproject_jtag_uart_0.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119175 ""} { "Info" "ISGN_ENTITY_NAME" "5 finalproject_jtag_uart_0 " "Found entity 5: finalproject_jtag_uart_0" {  } { { "finalproject/synthesis/submodules/finalproject_jtag_uart_0.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c " "Found entity 1: altera_avalon_i2c" {  } { { "finalproject/synthesis/submodules/altera_avalon_i2c.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_avalon_i2c.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_csr " "Found entity 1: altera_avalon_i2c_csr" {  } { { "finalproject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_avalon_i2c_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_clk_cnt " "Found entity 1: altera_avalon_i2c_clk_cnt" {  } { { "finalproject/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119200 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_det.v(157) " "Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using \"x\" or \"z\"" {  } { { "finalproject/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_avalon_i2c_condt_det.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681425119205 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altera_avalon_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "finalproject/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681425119205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_det " "Found entity 1: altera_avalon_i2c_condt_det" {  } { { "finalproject/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_avalon_i2c_condt_det.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119206 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(127) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using \"x\" or \"z\"" {  } { { "finalproject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681425119215 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(244) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using \"x\" or \"z\"" {  } { { "finalproject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681425119216 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(418) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using \"x\" or \"z\"" {  } { { "finalproject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681425119216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_done START_DONE altera_avalon_i2c_condt_gen.v(36) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object \"start_done\" differs only in case from object \"START_DONE\" in the same scope" {  } { { "finalproject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681425119216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart_done RESTART_DONE altera_avalon_i2c_condt_gen.v(45) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object \"restart_done\" differs only in case from object \"RESTART_DONE\" in the same scope" {  } { { "finalproject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681425119216 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_done STOP_DONE altera_avalon_i2c_condt_gen.v(53) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object \"stop_done\" differs only in case from object \"STOP_DONE\" in the same scope" {  } { { "finalproject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1681425119216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_condt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_gen " "Found entity 1: altera_avalon_i2c_condt_gen" {  } { { "finalproject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_fifo " "Found entity 1: altera_avalon_i2c_fifo" {  } { { "finalproject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_avalon_i2c_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_mstfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_mstfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_mstfsm " "Found entity 1: altera_avalon_i2c_mstfsm" {  } { { "finalproject/synthesis/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_avalon_i2c_mstfsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119232 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_rxshifter.v(197) " "Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using \"x\" or \"z\"" {  } { { "finalproject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681425119242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_rxshifter " "Found entity 1: altera_avalon_i2c_rxshifter" {  } { { "finalproject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119244 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_txshifter.v(175) " "Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using \"x\" or \"z\"" {  } { { "finalproject/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_avalon_i2c_txshifter.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681425119253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txshifter " "Found entity 1: altera_avalon_i2c_txshifter" {  } { { "finalproject/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_avalon_i2c_txshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_spksupp " "Found entity 1: altera_avalon_i2c_spksupp" {  } { { "finalproject/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_avalon_i2c_spksupp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txout " "Found entity 1: altera_avalon_i2c_txout" {  } { { "finalproject/synthesis/submodules/altera_avalon_i2c_txout.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/altera_avalon_i2c_txout.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119270 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(27) " "Verilog HDL warning at HexDriver.sv(27): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/HexDriver.sv" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1681425119273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "finalproject.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard_ctrl.sv 1 1 " "Found 1 design units, including 1 entities, in source file keyboard_ctrl.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard_ctrl " "Found entity 1: keyboard_ctrl" {  } { { "keyboard_ctrl.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/keyboard_ctrl.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2s " "Found entity 1: i2s" {  } { { "i2s.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/i2s.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681425119288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119288 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset_h finalproject.sv(111) " "Verilog HDL Implicit Net warning at finalproject.sv(111): created implicit net for \"Reset_h\"" {  } { { "finalproject.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject.sv" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681425119289 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproject_sdram.v(318) " "Verilog HDL or VHDL warning at finalproject_sdram.v(318): conditional expression evaluates to a constant" {  } { { "finalproject/synthesis/submodules/finalproject_sdram.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1681425119304 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproject_sdram.v(328) " "Verilog HDL or VHDL warning at finalproject_sdram.v(328): conditional expression evaluates to a constant" {  } { { "finalproject/synthesis/submodules/finalproject_sdram.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1681425119304 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproject_sdram.v(338) " "Verilog HDL or VHDL warning at finalproject_sdram.v(338): conditional expression evaluates to a constant" {  } { { "finalproject/synthesis/submodules/finalproject_sdram.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1681425119304 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalproject_sdram.v(682) " "Verilog HDL or VHDL warning at finalproject_sdram.v(682): conditional expression evaluates to a constant" {  } { { "finalproject/synthesis/submodules/finalproject_sdram.v" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject/synthesis/submodules/finalproject_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1681425119305 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "MAX10_CLK2_50 finalproject.sv(88) " "Verilog HDL error at finalproject.sv(88): object \"MAX10_CLK2_50\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "finalproject.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject.sv" 88 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1681425119335 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "I2C_MCLK finalproject.sv(89) " "Verilog HDL error at finalproject.sv(89): object \"I2C_MCLK\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "finalproject.sv" "" { Text "C:/Users/victor/Documents/GitHub/ECE385/final_project/finalproject.sv" 89 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1681425119335 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/victor/Documents/GitHub/ECE385/final_project/output_files/finalproject.map.smsg " "Generated suppressed messages file C:/Users/victor/Documents/GitHub/ECE385/final_project/output_files/finalproject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425119402 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681425120602 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 13 17:32:00 2023 " "Processing ended: Thu Apr 13 17:32:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681425120602 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681425120602 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681425120602 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681425120602 ""}
