#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Aug  6 16:49:06 2024
# Process ID: 3082545
# Current directory: /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/top_block_I2C_Controller_v1_0_0_1_synth_1
# Command line: vivado -log top_block_I2C_Controller_v1_0_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_block_I2C_Controller_v1_0_0_1.tcl
# Log file: /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/top_block_I2C_Controller_v1_0_0_1_synth_1/top_block_I2C_Controller_v1_0_0_1.vds
# Journal file: /home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/top_block_I2C_Controller_v1_0_0_1_synth_1/vivado.jou
# Running On: e16fpga01, OS: Linux, CPU Frequency: 3000.000 MHz, CPU Physical cores: 32, Host memory: 66513 MB
#-----------------------------------------------------------
source top_block_I2C_Controller_v1_0_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_PON_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_Controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/start_i2c_write_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_block_I2C_Controller_v1_0_0_1
Command: synth_design -top top_block_I2C_Controller_v1_0_0_1 -part xcau15p-sbvb484-1-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Device 21-403] Loading part xcau15p-sbvb484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3082872
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'I2C_Controller_v1_0_M00_AXI' with formal parameter declaration list [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M00_AXI.v:113]
WARNING: [Synth 8-11065] parameter 'INIT_WRITE' becomes localparam in 'I2C_Controller_v1_0_M00_AXI' with formal parameter declaration list [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M00_AXI.v:116]
WARNING: [Synth 8-11065] parameter 'INIT_READ' becomes localparam in 'I2C_Controller_v1_0_M00_AXI' with formal parameter declaration list [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M00_AXI.v:119]
WARNING: [Synth 8-11065] parameter 'INIT_COMPARE' becomes localparam in 'I2C_Controller_v1_0_M00_AXI' with formal parameter declaration list [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M00_AXI.v:122]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'I2C_Controller_v1_0_M01_AXI' with formal parameter declaration list [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:117]
WARNING: [Synth 8-11065] parameter 'INIT_WRITE' becomes localparam in 'I2C_Controller_v1_0_M01_AXI' with formal parameter declaration list [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:120]
WARNING: [Synth 8-11065] parameter 'INIT_READ' becomes localparam in 'I2C_Controller_v1_0_M01_AXI' with formal parameter declaration list [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:123]
WARNING: [Synth 8-11065] parameter 'INIT_COMPARE' becomes localparam in 'I2C_Controller_v1_0_M01_AXI' with formal parameter declaration list [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:126]
INFO: [Synth 8-11241] undeclared symbol 'bram_raddr', assumed default net type 'wire' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:103]
INFO: [Synth 8-11241] undeclared symbol 'init_txn_bram', assumed default net type 'wire' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:104]
INFO: [Synth 8-11241] undeclared symbol 'i2c_wr', assumed default net type 'wire' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:139]
INFO: [Synth 8-11241] undeclared symbol 'i2c_rd', assumed default net type 'wire' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:140]
INFO: [Synth 8-11241] undeclared symbol 'i2c_waddr', assumed default net type 'wire' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:141]
INFO: [Synth 8-11241] undeclared symbol 'i2c_raddr', assumed default net type 'wire' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:142]
INFO: [Synth 8-11241] undeclared symbol 'i2c_wdata', assumed default net type 'wire' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:143]
WARNING: [Synth 8-8895] 'init_txn_bram' is already implicitly declared on line 104 [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:198]
WARNING: [Synth 8-8895] 'i2c_wr' is already implicitly declared on line 139 [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:199]
WARNING: [Synth 8-8895] 'i2c_rd' is already implicitly declared on line 140 [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:200]
WARNING: [Synth 8-8895] 'bram_raddr' is already implicitly declared on line 103 [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:204]
WARNING: [Synth 8-8895] 'i2c_waddr' is already implicitly declared on line 141 [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:205]
WARNING: [Synth 8-8895] 'i2c_wdata' is already implicitly declared on line 143 [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:206]
WARNING: [Synth 8-8895] 'i2c_raddr' is already implicitly declared on line 142 [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:207]
WARNING: [Synth 8-11065] parameter 'STATE_INIT' becomes localparam in 'I2C_Controller_v1_0' with formal parameter declaration list [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:175]
WARNING: [Synth 8-11065] parameter 'STATE_IDLE' becomes localparam in 'I2C_Controller_v1_0' with formal parameter declaration list [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:176]
WARNING: [Synth 8-11065] parameter 'STATE_WAIT_NEXT' becomes localparam in 'I2C_Controller_v1_0' with formal parameter declaration list [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:177]
WARNING: [Synth 8-11065] parameter 'STATE_READ' becomes localparam in 'I2C_Controller_v1_0' with formal parameter declaration list [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:178]
WARNING: [Synth 8-11065] parameter 'STATE_WRITE' becomes localparam in 'I2C_Controller_v1_0' with formal parameter declaration list [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:179]
WARNING: [Synth 8-11065] parameter 'STATE_WRITE_ALL' becomes localparam in 'I2C_Controller_v1_0' with formal parameter declaration list [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:180]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2147.215 ; gain = 363.727 ; free physical = 38218 ; free virtual = 56028
Synthesis current peak Physical Memory [PSS] (MB): peak = 1477.727; parent = 1302.544; children = 175.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3121.660; parent = 2153.156; children = 968.504
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_block_I2C_Controller_v1_0_0_1' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_I2C_Controller_v1_0_0_1/synth/top_block_I2C_Controller_v1_0_0_1.v:53]
INFO: [Synth 8-6157] synthesizing module 'I2C_Controller_v1_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'I2C_Controller_v1_0_M00_AXI' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Controller_v1_0_M00_AXI' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'I2C_Controller_v1_0_M01_AXI' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Controller_v1_0_M01_AXI' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:238]
INFO: [Synth 8-155] case statement is not full and has no default [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:276]
INFO: [Synth 8-6155] done synthesizing module 'I2C_Controller_v1_0' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top_block_I2C_Controller_v1_0_0_1' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_I2C_Controller_v1_0_0_1/synth/top_block_I2C_Controller_v1_0_0_1.v:53]
WARNING: [Synth 8-6014] Unused sequential element expected_rdata_reg was removed.  [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M00_AXI.v:501]
WARNING: [Synth 8-6014] Unused sequential element write_issued_reg was removed.  [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M00_AXI.v:519]
WARNING: [Synth 8-6014] Unused sequential element last_write_reg was removed.  [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M00_AXI.v:624]
WARNING: [Synth 8-6014] Unused sequential element writes_done_reg was removed.  [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M00_AXI.v:642]
WARNING: [Synth 8-6014] Unused sequential element read_mismatch_reg was removed.  [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M00_AXI.v:695]
WARNING: [Synth 8-6014] Unused sequential element error_reg_reg was removed.  [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M00_AXI.v:708]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'I2C_Controller_v1_0_M01_AXI_inst'. This will prevent further optimization [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:138]
WARNING: [Synth 8-6014] Unused sequential element axi_awaddr_reg was removed.  [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:461]
WARNING: [Synth 8-6014] Unused sequential element expected_rdata_reg was removed.  [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:509]
WARNING: [Synth 8-6014] Unused sequential element compare_done_reg was removed.  [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:530]
WARNING: [Synth 8-6014] Unused sequential element read_mismatch_reg was removed.  [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:708]
WARNING: [Synth 8-6014] Unused sequential element error_reg_reg was removed.  [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0_M01_AXI.v:721]
WARNING: [Synth 8-6014] Unused sequential element start_reg_read_r_reg was removed.  [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/imports/I2C_Controller_v1_0.v:232]
WARNING: [Synth 8-7129] Port INIT_AXI_TXN in module I2C_Controller_v1_0_M01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BRESP[1] in module I2C_Controller_v1_0_M01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BRESP[0] in module I2C_Controller_v1_0_M01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RRESP[1] in module I2C_Controller_v1_0_M01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RRESP[0] in module I2C_Controller_v1_0_M01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port INIT_AXI_TXN in module I2C_Controller_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BRESP[1] in module I2C_Controller_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BRESP[0] in module I2C_Controller_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[31] in module I2C_Controller_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[30] in module I2C_Controller_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[29] in module I2C_Controller_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[28] in module I2C_Controller_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[27] in module I2C_Controller_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[26] in module I2C_Controller_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[25] in module I2C_Controller_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[24] in module I2C_Controller_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[23] in module I2C_Controller_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[22] in module I2C_Controller_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[21] in module I2C_Controller_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[20] in module I2C_Controller_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[19] in module I2C_Controller_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[18] in module I2C_Controller_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[17] in module I2C_Controller_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[16] in module I2C_Controller_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[15] in module I2C_Controller_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[14] in module I2C_Controller_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[13] in module I2C_Controller_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[12] in module I2C_Controller_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[11] in module I2C_Controller_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[10] in module I2C_Controller_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[9] in module I2C_Controller_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[8] in module I2C_Controller_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[7] in module I2C_Controller_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[6] in module I2C_Controller_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[5] in module I2C_Controller_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[4] in module I2C_Controller_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[3] in module I2C_Controller_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[2] in module I2C_Controller_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[1] in module I2C_Controller_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RDATA[0] in module I2C_Controller_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RRESP[1] in module I2C_Controller_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RRESP[0] in module I2C_Controller_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port i2c_raddr_i[31] in module I2C_Controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i2c_raddr_i[30] in module I2C_Controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i2c_raddr_i[29] in module I2C_Controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i2c_raddr_i[28] in module I2C_Controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i2c_raddr_i[27] in module I2C_Controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i2c_raddr_i[26] in module I2C_Controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i2c_raddr_i[25] in module I2C_Controller_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i2c_raddr_i[24] in module I2C_Controller_v1_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2226.121 ; gain = 442.633 ; free physical = 38305 ; free virtual = 56117
Synthesis current peak Physical Memory [PSS] (MB): peak = 1477.727; parent = 1302.544; children = 175.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3194.629; parent = 2226.125; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2243.934 ; gain = 460.445 ; free physical = 38304 ; free virtual = 56115
Synthesis current peak Physical Memory [PSS] (MB): peak = 1477.727; parent = 1302.544; children = 175.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3212.441; parent = 2243.938; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2243.934 ; gain = 460.445 ; free physical = 38303 ; free virtual = 56115
Synthesis current peak Physical Memory [PSS] (MB): peak = 1477.727; parent = 1302.544; children = 175.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3212.441; parent = 2243.938; children = 968.504
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2243.934 ; gain = 0.000 ; free physical = 38299 ; free virtual = 56110
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2372.871 ; gain = 0.000 ; free physical = 38269 ; free virtual = 56081
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2391.684 ; gain = 18.812 ; free physical = 38269 ; free virtual = 56081
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2391.684 ; gain = 608.195 ; free physical = 38289 ; free virtual = 56100
Synthesis current peak Physical Memory [PSS] (MB): peak = 1477.727; parent = 1302.544; children = 175.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3328.176; parent = 2359.672; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcau15p-sbvb484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2391.684 ; gain = 608.195 ; free physical = 38289 ; free virtual = 56100
Synthesis current peak Physical Memory [PSS] (MB): peak = 1477.727; parent = 1302.544; children = 175.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3328.176; parent = 2359.672; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2391.684 ; gain = 608.195 ; free physical = 38289 ; free virtual = 56100
Synthesis current peak Physical Memory [PSS] (MB): peak = 1477.727; parent = 1302.544; children = 175.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3328.176; parent = 2359.672; children = 968.504
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'I2C_Controller_v1_0_M00_AXI'
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'I2C_Controller_v1_0_M01_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              STATE_INIT |                             0001 |                             0001
              STATE_IDLE |                             0010 |                             0010
              STATE_READ |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_bram_reg' in module 'I2C_Controller_v1_0'
INFO: [Synth 8-802] inferred FSM for state register 'state_i2c_reg' in module 'I2C_Controller_v1_0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                               00
               INIT_READ |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'I2C_Controller_v1_0_M00_AXI'
INFO: [Synth 8-6159] Found Keep on FSM register 'mst_exec_state_reg' in module 'I2C_Controller_v1_0_M01_AXI', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                               00 |                               00
              INIT_WRITE |                               01 |                               01
               INIT_READ |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-6159] Found Keep on FSM register 'state_i2c_reg' in module 'I2C_Controller_v1_0', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              STATE_INIT |                             0001 |                             0001
              STATE_IDLE |                             0010 |                             0010
             STATE_WRITE |                             1001 |                             1001
              STATE_READ |                             1000 |                             1000
         STATE_WRITE_ALL |                             1010 |                             1010
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2391.684 ; gain = 608.195 ; free physical = 38281 ; free virtual = 56093
Synthesis current peak Physical Memory [PSS] (MB): peak = 1477.727; parent = 1302.544; children = 175.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3328.176; parent = 2359.672; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 9     
	               24 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 43    
+---Muxes : 
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 9     
	   6 Input    4 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 29    
	   4 Input    1 Bit        Muxes := 13    
	   6 Input    1 Bit        Muxes := 18    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 576 (col length:72)
BRAMs: 288 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design top_block_I2C_Controller_v1_0_0_1 has port m00_axi_awprot[2] driven by constant 0
INFO: [Synth 8-3917] design top_block_I2C_Controller_v1_0_0_1 has port m00_axi_awprot[1] driven by constant 0
INFO: [Synth 8-3917] design top_block_I2C_Controller_v1_0_0_1 has port m00_axi_awprot[0] driven by constant 0
INFO: [Synth 8-3917] design top_block_I2C_Controller_v1_0_0_1 has port m00_axi_wstrb[3] driven by constant 1
INFO: [Synth 8-3917] design top_block_I2C_Controller_v1_0_0_1 has port m00_axi_wstrb[2] driven by constant 1
INFO: [Synth 8-3917] design top_block_I2C_Controller_v1_0_0_1 has port m00_axi_wstrb[1] driven by constant 1
INFO: [Synth 8-3917] design top_block_I2C_Controller_v1_0_0_1 has port m00_axi_wstrb[0] driven by constant 1
INFO: [Synth 8-3917] design top_block_I2C_Controller_v1_0_0_1 has port m00_axi_arprot[2] driven by constant 0
INFO: [Synth 8-3917] design top_block_I2C_Controller_v1_0_0_1 has port m00_axi_arprot[1] driven by constant 0
INFO: [Synth 8-3917] design top_block_I2C_Controller_v1_0_0_1 has port m00_axi_arprot[0] driven by constant 1
WARNING: [Synth 8-7129] Port INIT_AXI_TXN in module I2C_Controller_v1_0_M01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BRESP[1] in module I2C_Controller_v1_0_M01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BRESP[0] in module I2C_Controller_v1_0_M01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RRESP[1] in module I2C_Controller_v1_0_M01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RRESP[0] in module I2C_Controller_v1_0_M01_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port i2c_raddr_i[31] in module top_block_I2C_Controller_v1_0_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i2c_raddr_i[30] in module top_block_I2C_Controller_v1_0_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i2c_raddr_i[29] in module top_block_I2C_Controller_v1_0_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i2c_raddr_i[28] in module top_block_I2C_Controller_v1_0_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i2c_raddr_i[27] in module top_block_I2C_Controller_v1_0_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i2c_raddr_i[26] in module top_block_I2C_Controller_v1_0_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i2c_raddr_i[25] in module top_block_I2C_Controller_v1_0_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port i2c_raddr_i[24] in module top_block_I2C_Controller_v1_0_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_init_axi_txn in module top_block_I2C_Controller_v1_0_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_bresp[1] in module top_block_I2C_Controller_v1_0_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_bresp[0] in module top_block_I2C_Controller_v1_0_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_rresp[1] in module top_block_I2C_Controller_v1_0_0_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_rresp[0] in module top_block_I2C_Controller_v1_0_0_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2391.684 ; gain = 608.195 ; free physical = 38266 ; free virtual = 56083
Synthesis current peak Physical Memory [PSS] (MB): peak = 1477.727; parent = 1302.544; children = 175.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3328.176; parent = 2359.672; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2438.426 ; gain = 654.938 ; free physical = 38040 ; free virtual = 55857
Synthesis current peak Physical Memory [PSS] (MB): peak = 1678.357; parent = 1503.594; children = 175.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3406.934; parent = 2438.430; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2438.426 ; gain = 654.938 ; free physical = 38040 ; free virtual = 55857
Synthesis current peak Physical Memory [PSS] (MB): peak = 1678.545; parent = 1503.781; children = 175.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3406.934; parent = 2438.430; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2446.434 ; gain = 662.945 ; free physical = 38038 ; free virtual = 55854
Synthesis current peak Physical Memory [PSS] (MB): peak = 1679.635; parent = 1504.871; children = 175.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3414.941; parent = 2446.438; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2446.434 ; gain = 662.945 ; free physical = 38038 ; free virtual = 55855
Synthesis current peak Physical Memory [PSS] (MB): peak = 1679.947; parent = 1505.184; children = 175.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3414.941; parent = 2446.438; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2446.434 ; gain = 662.945 ; free physical = 38038 ; free virtual = 55855
Synthesis current peak Physical Memory [PSS] (MB): peak = 1679.963; parent = 1505.199; children = 175.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3414.941; parent = 2446.438; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2446.434 ; gain = 662.945 ; free physical = 38038 ; free virtual = 55855
Synthesis current peak Physical Memory [PSS] (MB): peak = 1680.002; parent = 1505.238; children = 175.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3414.941; parent = 2446.438; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2446.434 ; gain = 662.945 ; free physical = 38038 ; free virtual = 55855
Synthesis current peak Physical Memory [PSS] (MB): peak = 1680.006; parent = 1505.242; children = 175.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3414.941; parent = 2446.438; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2446.434 ; gain = 662.945 ; free physical = 38038 ; free virtual = 55855
Synthesis current peak Physical Memory [PSS] (MB): peak = 1680.006; parent = 1505.242; children = 175.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3414.941; parent = 2446.438; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2446.434 ; gain = 662.945 ; free physical = 38038 ; free virtual = 55855
Synthesis current peak Physical Memory [PSS] (MB): peak = 1680.014; parent = 1505.250; children = 175.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3414.941; parent = 2446.438; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     2|
|2     |LUT1   |     5|
|3     |LUT2   |    12|
|4     |LUT3   |    13|
|5     |LUT4   |    19|
|6     |LUT5   |    11|
|7     |LUT6   |    26|
|8     |FDRE   |   322|
|9     |FDSE   |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2446.434 ; gain = 662.945 ; free physical = 38038 ; free virtual = 55855
Synthesis current peak Physical Memory [PSS] (MB): peak = 1680.045; parent = 1505.281; children = 175.183
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3414.941; parent = 2446.438; children = 968.504
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 19 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2446.434 ; gain = 515.195 ; free physical = 38053 ; free virtual = 55869
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2446.441 ; gain = 662.945 ; free physical = 38053 ; free virtual = 55869
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2449.402 ; gain = 0.000 ; free physical = 38154 ; free virtual = 55971
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2491.258 ; gain = 0.000 ; free physical = 38122 ; free virtual = 55939
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 544603d6
INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2491.258 ; gain = 1197.664 ; free physical = 38334 ; free virtual = 56151
INFO: [Common 17-1381] The checkpoint '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/top_block_I2C_Controller_v1_0_0_1_synth_1/top_block_I2C_Controller_v1_0_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP top_block_I2C_Controller_v1_0_0_1, cache-ID = 7a039e7c1abcd4d4
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/top_block_I2C_Controller_v1_0_0_1_synth_1/top_block_I2C_Controller_v1_0_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_block_I2C_Controller_v1_0_0_1_utilization_synth.rpt -pb top_block_I2C_Controller_v1_0_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug  6 16:49:22 2024...
