Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Dec 22 15:38:23 2022
| Host         : DESKTOP-KD9BGR4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_synth_timing_summary_routed.rpt -pb uart_synth_timing_summary_routed.pb -rpx uart_synth_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_synth
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.448        0.000                      0                  237        0.087        0.000                      0                  237        3.750        0.000                       0                   145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.448        0.000                      0                  237        0.087        0.000                      0                  237        3.750        0.000                       0                   145  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.448ns  (required time - arrival time)
  Source:                 uart/fifo_rx/s_rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_6_7/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.238ns  (logic 0.840ns (16.037%)  route 4.398ns (83.963%))
  Logic Levels:           2  (LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.615     5.136    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y25          FDCE                                         r  uart/fifo_rx/s_rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDCE (Prop_fdce_C_Q)         0.419     5.555 r  uart/fifo_rx/s_rd_ptr_reg_reg[1]/Q
                         net (fo=11, routed)          1.511     7.066    uart/fifo_rx/s_array_reg_reg_0_3_6_7/DPRA1
    SLICE_X6Y25          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.297     7.363 r  uart/fifo_rx/s_array_reg_reg_0_3_6_7/DP/O
                         net (fo=14, routed)          1.945     9.309    uart/fifo_rx/sel0[2]
    SLICE_X8Y25          LUT4 (Prop_lut4_I0_O)        0.124     9.433 r  uart/fifo_rx/s_array_reg_reg_0_3_6_7_i_1/O
                         net (fo=2, routed)           0.941    10.374    uart/fifo_tx/s_array_reg_reg_0_3_6_7/D
    SLICE_X2Y27          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_6_7/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.505    14.846    uart/fifo_tx/s_array_reg_reg_0_3_6_7/WCLK
    SLICE_X2Y27          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_6_7/DP/CLK
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y27          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.822    uart/fifo_tx/s_array_reg_reg_0_3_6_7/DP
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                  4.448    

Slack (MET) :             4.552ns  (required time - arrival time)
  Source:                 uart/fifo_rx/s_rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_6_7__0/DP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.921ns  (logic 0.868ns (17.639%)  route 4.053ns (82.361%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.615     5.136    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y25          FDCE                                         r  uart/fifo_rx/s_rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDCE (Prop_fdce_C_Q)         0.419     5.555 r  uart/fifo_rx/s_rd_ptr_reg_reg[1]/Q
                         net (fo=11, routed)          1.511     7.066    uart/fifo_rx/s_array_reg_reg_0_3_6_7/DPRA1
    SLICE_X6Y25          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.297     7.363 r  uart/fifo_rx/s_array_reg_reg_0_3_6_7/DP/O
                         net (fo=14, routed)          1.945     9.309    uart/fifo_rx/sel0[2]
    SLICE_X8Y25          LUT5 (Prop_lut5_I2_O)        0.152     9.461 r  uart/fifo_rx/s_array_reg_reg_0_3_6_7__0_i_1/O
                         net (fo=2, routed)           0.596    10.057    uart/fifo_tx/s_array_reg_reg_0_3_6_7__0/D
    SLICE_X2Y27          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_6_7__0/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.505    14.846    uart/fifo_tx/s_array_reg_reg_0_3_6_7__0/WCLK
    SLICE_X2Y27          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_6_7__0/DP/CLK
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y27          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.462    14.609    uart/fifo_tx/s_array_reg_reg_0_3_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                         -10.057    
  -------------------------------------------------------------------
                         slack                                  4.552    

Slack (MET) :             4.638ns  (required time - arrival time)
  Source:                 uart/fifo_rx/s_rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_6_7/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.089ns  (logic 0.840ns (16.506%)  route 4.249ns (83.494%))
  Logic Levels:           2  (LUT4=1 RAMD32=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.615     5.136    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y25          FDCE                                         r  uart/fifo_rx/s_rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDCE (Prop_fdce_C_Q)         0.419     5.555 r  uart/fifo_rx/s_rd_ptr_reg_reg[1]/Q
                         net (fo=11, routed)          1.511     7.066    uart/fifo_rx/s_array_reg_reg_0_3_6_7/DPRA1
    SLICE_X6Y25          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.297     7.363 r  uart/fifo_rx/s_array_reg_reg_0_3_6_7/DP/O
                         net (fo=14, routed)          1.945     9.309    uart/fifo_rx/sel0[2]
    SLICE_X8Y25          LUT4 (Prop_lut4_I0_O)        0.124     9.433 r  uart/fifo_rx/s_array_reg_reg_0_3_6_7_i_1/O
                         net (fo=2, routed)           0.792    10.225    uart/fifo_tx/s_array_reg_reg_0_3_6_7/D
    SLICE_X2Y27          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_6_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.505    14.846    uart/fifo_tx/s_array_reg_reg_0_3_6_7/WCLK
    SLICE_X2Y27          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_6_7/SP/CLK
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y27          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.208    14.863    uart/fifo_tx/s_array_reg_reg_0_3_6_7/SP
  -------------------------------------------------------------------
                         required time                         14.863    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  4.638    

Slack (MET) :             4.727ns  (required time - arrival time)
  Source:                 dbL/divider/ms_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbL/divider/ms_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 2.622ns (49.614%)  route 2.663ns (50.386%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.618     5.139    dbL/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y27          FDCE                                         r  dbL/divider/ms_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  dbL/divider/ms_reg_reg[7]/Q
                         net (fo=2, routed)           0.691     6.286    dbL/divider/ms_reg_reg[7]
    SLICE_X6Y27          LUT4 (Prop_lut4_I0_O)        0.124     6.410 r  dbL/divider/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=2, routed)           0.671     7.081    dbL/divider/FSM_sequential_state_reg[1]_i_8_n_0
    SLICE_X6Y29          LUT5 (Prop_lut5_I4_O)        0.150     7.231 r  dbL/divider/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=34, routed)          1.111     8.342    dbL/divider/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X6Y26          LUT5 (Prop_lut5_I2_O)        0.348     8.690 r  dbL/divider/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.190     8.880    dbL/divider/ms_reg[0]_i_2_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.406 r  dbL/divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.406    dbL/divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  dbL/divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.520    dbL/divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.634 r  dbL/divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.634    dbL/divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.748 r  dbL/divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.748    dbL/divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.862 r  dbL/divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    dbL/divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.976 r  dbL/divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.976    dbL/divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.090 r  dbL/divider/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.090    dbL/divider/ms_reg_reg[24]_i_1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.424 r  dbL/divider/ms_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.424    dbL/divider/ms_reg_reg[28]_i_1_n_6
    SLICE_X7Y33          FDCE                                         r  dbL/divider/ms_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.510    14.851    dbL/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  dbL/divider/ms_reg_reg[29]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X7Y33          FDCE (Setup_fdce_C_D)        0.062    15.151    dbL/divider/ms_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  4.727    

Slack (MET) :             4.748ns  (required time - arrival time)
  Source:                 dbL/divider/ms_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbL/divider/ms_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 2.601ns (49.413%)  route 2.663ns (50.587%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.618     5.139    dbL/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y27          FDCE                                         r  dbL/divider/ms_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  dbL/divider/ms_reg_reg[7]/Q
                         net (fo=2, routed)           0.691     6.286    dbL/divider/ms_reg_reg[7]
    SLICE_X6Y27          LUT4 (Prop_lut4_I0_O)        0.124     6.410 r  dbL/divider/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=2, routed)           0.671     7.081    dbL/divider/FSM_sequential_state_reg[1]_i_8_n_0
    SLICE_X6Y29          LUT5 (Prop_lut5_I4_O)        0.150     7.231 r  dbL/divider/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=34, routed)          1.111     8.342    dbL/divider/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X6Y26          LUT5 (Prop_lut5_I2_O)        0.348     8.690 r  dbL/divider/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.190     8.880    dbL/divider/ms_reg[0]_i_2_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.406 r  dbL/divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.406    dbL/divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  dbL/divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.520    dbL/divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.634 r  dbL/divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.634    dbL/divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.748 r  dbL/divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.748    dbL/divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.862 r  dbL/divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    dbL/divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.976 r  dbL/divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.976    dbL/divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.090 r  dbL/divider/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.090    dbL/divider/ms_reg_reg[24]_i_1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.403 r  dbL/divider/ms_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.403    dbL/divider/ms_reg_reg[28]_i_1_n_4
    SLICE_X7Y33          FDCE                                         r  dbL/divider/ms_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.510    14.851    dbL/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  dbL/divider/ms_reg_reg[31]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X7Y33          FDCE (Setup_fdce_C_D)        0.062    15.151    dbL/divider/ms_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -10.403    
  -------------------------------------------------------------------
                         slack                                  4.748    

Slack (MET) :             4.779ns  (required time - arrival time)
  Source:                 uart/fifo_rx/s_rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_6_7__0/SP/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.921ns  (logic 0.868ns (17.639%)  route 4.053ns (82.361%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.615     5.136    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y25          FDCE                                         r  uart/fifo_rx/s_rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDCE (Prop_fdce_C_Q)         0.419     5.555 r  uart/fifo_rx/s_rd_ptr_reg_reg[1]/Q
                         net (fo=11, routed)          1.511     7.066    uart/fifo_rx/s_array_reg_reg_0_3_6_7/DPRA1
    SLICE_X6Y25          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.297     7.363 r  uart/fifo_rx/s_array_reg_reg_0_3_6_7/DP/O
                         net (fo=14, routed)          1.945     9.309    uart/fifo_rx/sel0[2]
    SLICE_X8Y25          LUT5 (Prop_lut5_I2_O)        0.152     9.461 r  uart/fifo_rx/s_array_reg_reg_0_3_6_7__0_i_1/O
                         net (fo=2, routed)           0.596    10.057    uart/fifo_tx/s_array_reg_reg_0_3_6_7__0/D
    SLICE_X2Y27          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_6_7__0/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.505    14.846    uart/fifo_tx/s_array_reg_reg_0_3_6_7__0/WCLK
    SLICE_X2Y27          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_6_7__0/SP/CLK
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y27          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.235    14.836    uart/fifo_tx/s_array_reg_reg_0_3_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -10.057    
  -------------------------------------------------------------------
                         slack                                  4.779    

Slack (MET) :             4.803ns  (required time - arrival time)
  Source:                 uart/fifo_rx/s_rd_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.751ns  (logic 0.968ns (20.377%)  route 3.783ns (79.623%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.615     5.136    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y25          FDCE                                         r  uart/fifo_rx/s_rd_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDCE (Prop_fdce_C_Q)         0.456     5.592 r  uart/fifo_rx/s_rd_ptr_reg_reg[0]/Q
                         net (fo=12, routed)          1.349     6.941    uart/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRC0
    SLICE_X6Y24          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     7.094 r  uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC/O
                         net (fo=16, routed)          1.798     8.892    uart/fifo_rx/sel0[0]
    SLICE_X7Y25          LUT5 (Prop_lut5_I4_O)        0.359     9.251 r  uart/fifo_rx/s_array_reg_reg_0_3_0_5_i_7/O
                         net (fo=1, routed)           0.636     9.887    uart/fifo_tx/s_array_reg_reg_0_3_0_5/DIC0
    SLICE_X2Y28          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.507    14.848    uart/fifo_tx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y28          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMC/CLK
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X2Y28          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.383    14.690    uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         14.690    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                  4.803    

Slack (MET) :             4.822ns  (required time - arrival time)
  Source:                 dbL/divider/ms_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbL/divider/ms_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.190ns  (logic 2.527ns (48.692%)  route 2.663ns (51.308%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.618     5.139    dbL/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y27          FDCE                                         r  dbL/divider/ms_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  dbL/divider/ms_reg_reg[7]/Q
                         net (fo=2, routed)           0.691     6.286    dbL/divider/ms_reg_reg[7]
    SLICE_X6Y27          LUT4 (Prop_lut4_I0_O)        0.124     6.410 r  dbL/divider/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=2, routed)           0.671     7.081    dbL/divider/FSM_sequential_state_reg[1]_i_8_n_0
    SLICE_X6Y29          LUT5 (Prop_lut5_I4_O)        0.150     7.231 r  dbL/divider/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=34, routed)          1.111     8.342    dbL/divider/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X6Y26          LUT5 (Prop_lut5_I2_O)        0.348     8.690 r  dbL/divider/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.190     8.880    dbL/divider/ms_reg[0]_i_2_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.406 r  dbL/divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.406    dbL/divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  dbL/divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.520    dbL/divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.634 r  dbL/divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.634    dbL/divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.748 r  dbL/divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.748    dbL/divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.862 r  dbL/divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    dbL/divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.976 r  dbL/divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.976    dbL/divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.090 r  dbL/divider/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.090    dbL/divider/ms_reg_reg[24]_i_1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.329 r  dbL/divider/ms_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.329    dbL/divider/ms_reg_reg[28]_i_1_n_5
    SLICE_X7Y33          FDCE                                         r  dbL/divider/ms_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.510    14.851    dbL/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  dbL/divider/ms_reg_reg[30]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X7Y33          FDCE (Setup_fdce_C_D)        0.062    15.151    dbL/divider/ms_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -10.329    
  -------------------------------------------------------------------
                         slack                                  4.822    

Slack (MET) :             4.838ns  (required time - arrival time)
  Source:                 dbL/divider/ms_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbL/divider/ms_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.174ns  (logic 2.511ns (48.533%)  route 2.663ns (51.467%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.618     5.139    dbL/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y27          FDCE                                         r  dbL/divider/ms_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  dbL/divider/ms_reg_reg[7]/Q
                         net (fo=2, routed)           0.691     6.286    dbL/divider/ms_reg_reg[7]
    SLICE_X6Y27          LUT4 (Prop_lut4_I0_O)        0.124     6.410 r  dbL/divider/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=2, routed)           0.671     7.081    dbL/divider/FSM_sequential_state_reg[1]_i_8_n_0
    SLICE_X6Y29          LUT5 (Prop_lut5_I4_O)        0.150     7.231 r  dbL/divider/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=34, routed)          1.111     8.342    dbL/divider/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X6Y26          LUT5 (Prop_lut5_I2_O)        0.348     8.690 r  dbL/divider/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.190     8.880    dbL/divider/ms_reg[0]_i_2_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.406 r  dbL/divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.406    dbL/divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  dbL/divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.520    dbL/divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.634 r  dbL/divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.634    dbL/divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.748 r  dbL/divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.748    dbL/divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.862 r  dbL/divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    dbL/divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.976 r  dbL/divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.976    dbL/divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.090 r  dbL/divider/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.090    dbL/divider/ms_reg_reg[24]_i_1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.313 r  dbL/divider/ms_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.313    dbL/divider/ms_reg_reg[28]_i_1_n_7
    SLICE_X7Y33          FDCE                                         r  dbL/divider/ms_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.510    14.851    dbL/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  dbL/divider/ms_reg_reg[28]/C
                         clock pessimism              0.273    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X7Y33          FDCE (Setup_fdce_C_D)        0.062    15.151    dbL/divider/ms_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                         -10.313    
  -------------------------------------------------------------------
                         slack                                  4.838    

Slack (MET) :             4.840ns  (required time - arrival time)
  Source:                 dbL/divider/ms_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbL/divider/ms_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.171ns  (logic 2.508ns (48.503%)  route 2.663ns (51.497%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.618     5.139    dbL/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y27          FDCE                                         r  dbL/divider/ms_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDCE (Prop_fdce_C_Q)         0.456     5.595 f  dbL/divider/ms_reg_reg[7]/Q
                         net (fo=2, routed)           0.691     6.286    dbL/divider/ms_reg_reg[7]
    SLICE_X6Y27          LUT4 (Prop_lut4_I0_O)        0.124     6.410 r  dbL/divider/FSM_sequential_state_reg[1]_i_8/O
                         net (fo=2, routed)           0.671     7.081    dbL/divider/FSM_sequential_state_reg[1]_i_8_n_0
    SLICE_X6Y29          LUT5 (Prop_lut5_I4_O)        0.150     7.231 r  dbL/divider/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=34, routed)          1.111     8.342    dbL/divider/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X6Y26          LUT5 (Prop_lut5_I2_O)        0.348     8.690 r  dbL/divider/ms_reg[0]_i_2/O
                         net (fo=1, routed)           0.190     8.880    dbL/divider/ms_reg[0]_i_2_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     9.406 r  dbL/divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.406    dbL/divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.520 r  dbL/divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.520    dbL/divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.634 r  dbL/divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.634    dbL/divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.748 r  dbL/divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.748    dbL/divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.862 r  dbL/divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.862    dbL/divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.976 r  dbL/divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.976    dbL/divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.310 r  dbL/divider/ms_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.310    dbL/divider/ms_reg_reg[24]_i_1_n_6
    SLICE_X7Y32          FDCE                                         r  dbL/divider/ms_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.509    14.850    dbL/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y32          FDCE                                         r  dbL/divider/ms_reg_reg[25]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X7Y32          FDCE (Setup_fdce_C_D)        0.062    15.150    dbL/divider/ms_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -10.310    
  -------------------------------------------------------------------
                         slack                                  4.840    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 uart/fifo_tx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.419%)  route 0.269ns (65.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.586     1.469    uart/fifo_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y29          FDCE                                         r  uart/fifo_tx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  uart/fifo_tx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.269     1.879    uart/fifo_tx/s_array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X2Y28          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.854     1.981    uart/fifo_tx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y28          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.499     1.482    
    SLICE_X2Y28          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.792    uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 uart/fifo_tx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.419%)  route 0.269ns (65.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.586     1.469    uart/fifo_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y29          FDCE                                         r  uart/fifo_tx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  uart/fifo_tx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.269     1.879    uart/fifo_tx/s_array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X2Y28          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.854     1.981    uart/fifo_tx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y28          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.499     1.482    
    SLICE_X2Y28          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.792    uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 uart/fifo_tx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.419%)  route 0.269ns (65.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.586     1.469    uart/fifo_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y29          FDCE                                         r  uart/fifo_tx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  uart/fifo_tx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.269     1.879    uart/fifo_tx/s_array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X2Y28          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.854     1.981    uart/fifo_tx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y28          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.499     1.482    
    SLICE_X2Y28          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.792    uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 uart/fifo_tx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.419%)  route 0.269ns (65.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.586     1.469    uart/fifo_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y29          FDCE                                         r  uart/fifo_tx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  uart/fifo_tx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.269     1.879    uart/fifo_tx/s_array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X2Y28          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.854     1.981    uart/fifo_tx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y28          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.499     1.482    
    SLICE_X2Y28          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.792    uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 uart/fifo_tx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.419%)  route 0.269ns (65.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.586     1.469    uart/fifo_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y29          FDCE                                         r  uart/fifo_tx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  uart/fifo_tx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.269     1.879    uart/fifo_tx/s_array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X2Y28          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.854     1.981    uart/fifo_tx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y28          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.499     1.482    
    SLICE_X2Y28          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.792    uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 uart/fifo_tx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.419%)  route 0.269ns (65.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.586     1.469    uart/fifo_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y29          FDCE                                         r  uart/fifo_tx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  uart/fifo_tx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.269     1.879    uart/fifo_tx/s_array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X2Y28          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.854     1.981    uart/fifo_tx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y28          RAMD32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.499     1.482    
    SLICE_X2Y28          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.792    uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 uart/fifo_tx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.419%)  route 0.269ns (65.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.586     1.469    uart/fifo_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y29          FDCE                                         r  uart/fifo_tx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  uart/fifo_tx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.269     1.879    uart/fifo_tx/s_array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X2Y28          RAMS32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.854     1.981    uart/fifo_tx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y28          RAMS32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMD/CLK
                         clock pessimism             -0.499     1.482    
    SLICE_X2Y28          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.792    uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 uart/fifo_tx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.419%)  route 0.269ns (65.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.586     1.469    uart/fifo_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y29          FDCE                                         r  uart/fifo_tx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  uart/fifo_tx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.269     1.879    uart/fifo_tx/s_array_reg_reg_0_3_0_5/ADDRD0
    SLICE_X2Y28          RAMS32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.854     1.981    uart/fifo_tx/s_array_reg_reg_0_3_0_5/WCLK
    SLICE_X2Y28          RAMS32                                       r  uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMD_D1/CLK
                         clock pessimism             -0.499     1.482    
    SLICE_X2Y28          RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.792    uart/fifo_tx/s_array_reg_reg_0_3_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 uart/fifo_rx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_rx/s_array_reg_reg_0_3_6_7/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.978%)  route 0.300ns (68.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.582     1.465    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y25          FDCE                                         r  uart/fifo_rx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  uart/fifo_rx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.300     1.906    uart/fifo_rx/s_array_reg_reg_0_3_6_7/A0
    SLICE_X6Y25          RAMD32                                       r  uart/fifo_rx/s_array_reg_reg_0_3_6_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.848     1.975    uart/fifo_rx/s_array_reg_reg_0_3_6_7/WCLK
    SLICE_X6Y25          RAMD32                                       r  uart/fifo_rx/s_array_reg_reg_0_3_6_7/DP/CLK
                         clock pessimism             -0.478     1.497    
    SLICE_X6Y25          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.807    uart/fifo_rx/s_array_reg_reg_0_3_6_7/DP
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 uart/fifo_rx/s_wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/fifo_rx/s_array_reg_reg_0_3_6_7/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.978%)  route 0.300ns (68.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.582     1.465    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y25          FDCE                                         r  uart/fifo_rx/s_wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  uart/fifo_rx/s_wr_ptr_reg_reg[0]/Q
                         net (fo=18, routed)          0.300     1.906    uart/fifo_rx/s_array_reg_reg_0_3_6_7/A0
    SLICE_X6Y25          RAMD32                                       r  uart/fifo_rx/s_array_reg_reg_0_3_6_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.848     1.975    uart/fifo_rx/s_array_reg_reg_0_3_6_7/WCLK
    SLICE_X6Y25          RAMD32                                       r  uart/fifo_rx/s_array_reg_reg_0_3_6_7/SP/CLK
                         clock pessimism             -0.478     1.497    
    SLICE_X6Y25          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.807    uart/fifo_rx/s_array_reg_reg_0_3_6_7/SP
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y30    dbL/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X6Y30    dbL/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y26    dbL/divider/ms_reg_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y28    dbL/divider/ms_reg_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y28    dbL/divider/ms_reg_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y29    dbL/divider/ms_reg_reg[12]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y29    dbL/divider/ms_reg_reg[13]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y29    dbL/divider/ms_reg_reg[14]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X7Y29    dbL/divider/ms_reg_reg[15]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y24    uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y24    uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y24    uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y24    uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y24    uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y24    uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y24    uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y24    uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y24    uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y24    uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y24    uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y24    uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y24    uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y24    uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y24    uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y24    uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y24    uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y24    uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y24    uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X6Y24    uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMC/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/fifo_rx/s_rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.252ns  (logic 4.860ns (39.667%)  route 7.392ns (60.333%))
  Logic Levels:           5  (LUT4=1 LUT5=2 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.615     5.136    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y25          FDCE                                         r  uart/fifo_rx/s_rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDCE (Prop_fdce_C_Q)         0.419     5.555 r  uart/fifo_rx/s_rd_ptr_reg_reg[1]/Q
                         net (fo=11, routed)          1.175     6.730    uart/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRB1
    SLICE_X6Y24          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.325     7.055 f  uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/O
                         net (fo=12, routed)          1.129     8.184    uart/fifo_rx/s_array_reg_reg_0_3_0_5_n_3
    SLICE_X8Y25          LUT4 (Prop_lut4_I0_O)        0.348     8.532 r  uart/fifo_rx/s_array_reg_reg_0_3_6_7_i_2/O
                         net (fo=9, routed)           0.890     9.422    uart/fifo_rx/s_array_reg_reg_0_3_6_7_i_2_n_0
    SLICE_X8Y23          LUT5 (Prop_lut5_I3_O)        0.124     9.546 f  uart/fifo_rx/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.830    10.376    uart/fifo_rx/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X8Y22          LUT5 (Prop_lut5_I0_O)        0.124    10.500 r  uart/fifo_rx/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.368    13.868    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    17.388 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.388    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/fifo_rx/s_rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.895ns  (logic 5.107ns (42.937%)  route 6.788ns (57.063%))
  Logic Levels:           5  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.615     5.136    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y25          FDCE                                         r  uart/fifo_rx/s_rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDCE (Prop_fdce_C_Q)         0.419     5.555 r  uart/fifo_rx/s_rd_ptr_reg_reg[1]/Q
                         net (fo=11, routed)          1.175     6.730    uart/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRB1
    SLICE_X6Y24          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.325     7.055 f  uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/O
                         net (fo=12, routed)          1.129     8.184    uart/fifo_rx/s_array_reg_reg_0_3_0_5_n_3
    SLICE_X8Y25          LUT4 (Prop_lut4_I0_O)        0.348     8.532 r  uart/fifo_rx/s_array_reg_reg_0_3_6_7_i_2/O
                         net (fo=9, routed)           1.219     9.751    uart/fifo_rx/s_array_reg_reg_0_3_6_7_i_2_n_0
    SLICE_X10Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.875 r  uart/fifo_rx/seg_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.000     9.875    uart/fifo_rx/seg_OBUF[5]_inst_i_3_n_0
    SLICE_X10Y23         MUXF7 (Prop_muxf7_I1_O)      0.214    10.089 r  uart/fifo_rx/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.265    13.354    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.677    17.031 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.031    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/fifo_rx/s_rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.882ns  (logic 5.168ns (43.497%)  route 6.714ns (56.503%))
  Logic Levels:           5  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.615     5.136    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y25          FDCE                                         r  uart/fifo_rx/s_rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDCE (Prop_fdce_C_Q)         0.419     5.555 r  uart/fifo_rx/s_rd_ptr_reg_reg[1]/Q
                         net (fo=11, routed)          1.175     6.730    uart/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRB1
    SLICE_X6Y24          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.325     7.055 f  uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/O
                         net (fo=12, routed)          1.129     8.184    uart/fifo_rx/s_array_reg_reg_0_3_0_5_n_3
    SLICE_X8Y25          LUT4 (Prop_lut4_I0_O)        0.348     8.532 r  uart/fifo_rx/s_array_reg_reg_0_3_6_7_i_2/O
                         net (fo=9, routed)           0.821     9.353    uart/fifo_rx/s_array_reg_reg_0_3_6_7_i_2_n_0
    SLICE_X10Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.477 r  uart/fifo_rx/seg_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     9.477    uart/fifo_rx/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X10Y23         MUXF7 (Prop_muxf7_I1_O)      0.247     9.724 r  uart/fifo_rx/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.589    13.313    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.705    17.019 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.019    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/fifo_rx/s_rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.797ns  (logic 4.499ns (38.137%)  route 7.298ns (61.863%))
  Logic Levels:           4  (LUT3=1 LUT6=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.615     5.136    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y25          FDCE                                         r  uart/fifo_rx/s_rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDCE (Prop_fdce_C_Q)         0.419     5.555 r  uart/fifo_rx/s_rd_ptr_reg_reg[1]/Q
                         net (fo=11, routed)          1.511     7.066    uart/fifo_rx/s_array_reg_reg_0_3_6_7/DPRA1
    SLICE_X6Y25          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.297     7.363 r  uart/fifo_rx/s_array_reg_reg_0_3_6_7/DP/O
                         net (fo=14, routed)          2.021     9.385    uart/fifo_rx/sel0[2]
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.124     9.509 r  uart/fifo_rx/seg_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.689    10.198    uart/fifo_rx/seg_OBUF[2]_inst_i_2_n_0
    SLICE_X8Y24          LUT3 (Prop_lut3_I0_O)        0.124    10.322 r  uart/fifo_rx/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.076    13.398    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    16.933 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.933    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/fifo_rx/s_rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.791ns  (logic 4.876ns (41.350%)  route 6.915ns (58.650%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.615     5.136    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y25          FDCE                                         r  uart/fifo_rx/s_rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDCE (Prop_fdce_C_Q)         0.419     5.555 r  uart/fifo_rx/s_rd_ptr_reg_reg[1]/Q
                         net (fo=11, routed)          1.175     6.730    uart/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRB1
    SLICE_X6Y24          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.325     7.055 f  uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/O
                         net (fo=12, routed)          1.129     8.184    uart/fifo_rx/s_array_reg_reg_0_3_0_5_n_3
    SLICE_X8Y25          LUT4 (Prop_lut4_I0_O)        0.348     8.532 r  uart/fifo_rx/s_array_reg_reg_0_3_6_7_i_2/O
                         net (fo=9, routed)           0.870     9.402    uart/fifo_rx/s_array_reg_reg_0_3_6_7_i_2_n_0
    SLICE_X9Y24          LUT6 (Prop_lut6_I2_O)        0.124     9.526 r  uart/fifo_rx/seg_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.670    10.197    uart/fifo_rx/seg_OBUF[3]_inst_i_2_n_0
    SLICE_X9Y24          LUT3 (Prop_lut3_I0_O)        0.124    10.321 r  uart/fifo_rx/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.071    13.392    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    16.927 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.927    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/fifo_rx/s_rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.699ns  (logic 4.869ns (41.620%)  route 6.830ns (58.380%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.615     5.136    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y25          FDCE                                         r  uart/fifo_rx/s_rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDCE (Prop_fdce_C_Q)         0.419     5.555 r  uart/fifo_rx/s_rd_ptr_reg_reg[1]/Q
                         net (fo=11, routed)          1.175     6.730    uart/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRB1
    SLICE_X6Y24          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.325     7.055 f  uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/O
                         net (fo=12, routed)          1.129     8.184    uart/fifo_rx/s_array_reg_reg_0_3_0_5_n_3
    SLICE_X8Y25          LUT4 (Prop_lut4_I0_O)        0.348     8.532 r  uart/fifo_rx/s_array_reg_reg_0_3_6_7_i_2/O
                         net (fo=9, routed)           0.814     9.346    uart/fifo_rx/s_array_reg_reg_0_3_6_7_i_2_n_0
    SLICE_X10Y24         LUT6 (Prop_lut6_I3_O)        0.124     9.470 r  uart/fifo_rx/seg_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.689    10.160    uart/fifo_rx/seg_OBUF[1]_inst_i_2_n_0
    SLICE_X10Y24         LUT3 (Prop_lut3_I0_O)        0.124    10.284 r  uart/fifo_rx/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.022    13.306    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    16.835 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.835    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/fifo_rx/s_rd_ptr_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.355ns  (logic 4.727ns (41.625%)  route 6.629ns (58.375%))
  Logic Levels:           4  (LUT3=1 LUT6=1 OBUF=1 RAMD32=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.615     5.136    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y25          FDCE                                         r  uart/fifo_rx/s_rd_ptr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDCE (Prop_fdce_C_Q)         0.419     5.555 r  uart/fifo_rx/s_rd_ptr_reg_reg[1]/Q
                         net (fo=11, routed)          1.175     6.730    uart/fifo_rx/s_array_reg_reg_0_3_0_5/ADDRB1
    SLICE_X6Y24          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.325     7.055 r  uart/fifo_rx/s_array_reg_reg_0_3_0_5/RAMB/O
                         net (fo=12, routed)          1.662     8.717    uart/fifo_rx/s_array_reg_reg_0_3_0_5_n_3
    SLICE_X8Y22          LUT6 (Prop_lut6_I2_O)        0.348     9.065 r  uart/fifo_rx/seg_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.851     9.915    uart/fifo_rx/seg_OBUF[0]_inst_i_4_n_0
    SLICE_X8Y23          LUT3 (Prop_lut3_I2_O)        0.124    10.039 r  uart/fifo_rx/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.942    12.981    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    16.492 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.492    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.698ns  (logic 4.103ns (47.174%)  route 4.595ns (52.826%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.615     5.136    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y24          FDCE                                         r  segment/r_CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 f  segment/r_CNT_reg[17]/Q
                         net (fo=22, routed)          1.129     6.722    segment/pwm_4b/S[1]
    SLICE_X11Y25         LUT3 (Prop_lut3_I2_O)        0.124     6.846 r  segment/pwm_4b/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.465    10.311    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    13.834 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.834    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.696ns  (logic 4.311ns (49.571%)  route 4.385ns (50.429%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.615     5.136    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y24          FDCE                                         r  segment/r_CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.456     5.592 r  segment/r_CNT_reg[17]/Q
                         net (fo=22, routed)          1.124     6.717    segment/pwm_4b/S[1]
    SLICE_X11Y25         LUT3 (Prop_lut3_I0_O)        0.150     6.867 r  segment/pwm_4b/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.261    10.128    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    13.833 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.833    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/tx/s_tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.677ns  (logic 3.974ns (45.796%)  route 4.703ns (54.204%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.625     5.146    uart/tx/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y29          FDPE                                         r  uart/tx/s_tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDPE (Prop_fdpe_C_Q)         0.456     5.602 r  uart/tx/s_tx_reg_reg/Q
                         net (fo=1, routed)           4.703    10.306    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    13.823 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000    13.823    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/fifo_rx/s_empty_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.347ns (66.712%)  route 0.672ns (33.288%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.580     1.463    uart/fifo_rx/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y25          FDPE                                         r  uart/fifo_rx/s_empty_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y25          FDPE (Prop_fdpe_C_Q)         0.141     1.604 r  uart/fifo_rx/s_empty_reg_reg/Q
                         net (fo=5, routed)           0.672     2.276    LED_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.482 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.482    LED[0]
    U16                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/fifo_tx/s_full_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.028ns  (logic 1.395ns (68.777%)  route 0.633ns (31.223%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.586     1.469    uart/fifo_tx/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y29          FDCE                                         r  uart/fifo_tx/s_full_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164     1.633 r  uart/fifo_tx/s_full_reg_reg/Q
                         net (fo=6, routed)           0.633     2.266    LED_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.497 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.497    LED[1]
    E19                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/pwm_4b/pwm_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.871ns  (logic 1.525ns (53.125%)  route 1.346ns (46.875%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.556     1.439    segment/pwm_4b/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y28          FDCE                                         r  segment/pwm_4b/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDCE (Prop_fdce_C_Q)         0.148     1.587 f  segment/pwm_4b/pwm_reg_reg/Q
                         net (fo=4, routed)           0.352     1.939    segment/pwm_4b/pwm
    SLICE_X11Y25         LUT3 (Prop_lut3_I0_O)        0.099     2.038 r  segment/pwm_4b/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.994     3.032    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.278     4.310 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.310    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.865ns  (logic 1.467ns (51.214%)  route 1.398ns (48.786%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.580     1.463    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y24          FDCE                                         r  segment/r_CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  segment/r_CNT_reg[17]/Q
                         net (fo=22, routed)          0.238     1.842    uart/fifo_rx/p_1_in[1]
    SLICE_X9Y24          LUT6 (Prop_lut6_I4_O)        0.045     1.887 r  uart/fifo_rx/seg_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.137     2.024    uart/fifo_rx/seg_OBUF[3]_inst_i_4_n_0
    SLICE_X9Y24          LUT3 (Prop_lut3_I2_O)        0.045     2.069 r  uart/fifo_rx/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.023     3.092    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.328 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.328    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.875ns  (logic 1.467ns (51.034%)  route 1.408ns (48.966%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.580     1.463    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y24          FDCE                                         r  segment/r_CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  segment/r_CNT_reg[17]/Q
                         net (fo=22, routed)          0.243     1.847    uart/fifo_rx/p_1_in[1]
    SLICE_X8Y24          LUT6 (Prop_lut6_I5_O)        0.045     1.892 r  uart/fifo_rx/seg_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.122     2.014    uart/fifo_rx/seg_OBUF[2]_inst_i_4_n_0
    SLICE_X8Y24          LUT3 (Prop_lut3_I2_O)        0.045     2.059 r  uart/fifo_rx/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.043     3.102    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.338 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.338    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.891ns  (logic 1.461ns (50.543%)  route 1.430ns (49.457%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.580     1.463    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y24          FDCE                                         r  segment/r_CNT_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.141     1.604 r  segment/r_CNT_reg[16]/Q
                         net (fo=19, routed)          0.393     1.997    uart/fifo_rx/p_1_in[0]
    SLICE_X10Y24         LUT6 (Prop_lut6_I1_O)        0.045     2.042 r  uart/fifo_rx/seg_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           0.052     2.094    uart/fifo_rx/seg_OBUF[1]_inst_i_3_n_0
    SLICE_X10Y24         LUT3 (Prop_lut3_I1_O)        0.045     2.139 r  uart/fifo_rx/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.984     3.124    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.354 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.354    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/pwm_4b/pwm_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.972ns  (logic 1.447ns (48.705%)  route 1.524ns (51.295%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.556     1.439    segment/pwm_4b/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y28          FDCE                                         r  segment/pwm_4b/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDCE (Prop_fdce_C_Q)         0.148     1.587 f  segment/pwm_4b/pwm_reg_reg/Q
                         net (fo=4, routed)           0.353     1.940    segment/pwm_4b/pwm
    SLICE_X11Y25         LUT3 (Prop_lut3_I0_O)        0.099     2.039 r  segment/pwm_4b/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.172     3.210    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.411 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.411    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/r_CNT_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.964ns  (logic 1.443ns (48.680%)  route 1.521ns (51.320%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.580     1.463    segment/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y24          FDCE                                         r  segment/r_CNT_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y24          FDCE (Prop_fdce_C_Q)         0.141     1.604 f  segment/r_CNT_reg[17]/Q
                         net (fo=22, routed)          0.485     2.089    uart/fifo_rx/p_1_in[1]
    SLICE_X8Y23          LUT6 (Prop_lut6_I0_O)        0.045     2.134 r  uart/fifo_rx/seg_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.052     2.186    uart/fifo_rx/seg_OBUF[0]_inst_i_3_n_0
    SLICE_X8Y23          LUT3 (Prop_lut3_I1_O)        0.045     2.231 r  uart/fifo_rx/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.985     3.215    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.427 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.427    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segment/pwm_4b/pwm_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.009ns  (logic 1.512ns (50.256%)  route 1.497ns (49.744%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.556     1.439    segment/pwm_4b/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y28          FDCE                                         r  segment/pwm_4b/pwm_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28          FDCE (Prop_fdce_C_Q)         0.148     1.587 f  segment/pwm_4b/pwm_reg_reg/Q
                         net (fo=4, routed)           0.353     1.940    segment/pwm_4b/pwm
    SLICE_X11Y25         LUT3 (Prop_lut3_I1_O)        0.098     2.038 r  segment/pwm_4b/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.144     3.182    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.266     4.448 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.448    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/tx/s_tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RsTx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.005ns  (logic 1.360ns (45.250%)  route 1.645ns (54.750%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.586     1.469    uart/tx/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y29          FDPE                                         r  uart/tx/s_tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDPE (Prop_fdpe_C_Q)         0.141     1.610 r  uart/tx/s_tx_reg_reg/Q
                         net (fo=1, routed)           1.645     3.255    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     4.474 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     4.474    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           166 Endpoints
Min Delay           166 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uart/rx/FSM_sequential_s_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.659ns  (logic 2.052ns (30.818%)  route 4.607ns (69.182%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=8, routed)           3.134     4.590    uart/rx/RsRx_IBUF
    SLICE_X1Y26          LUT3 (Prop_lut3_I2_O)        0.118     4.708 r  uart/rx/FSM_sequential_s_state_reg[1]_i_7/O
                         net (fo=1, routed)           0.806     5.514    uart/rx/FSM_sequential_s_state_reg[1]_i_7_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I5_O)        0.326     5.840 r  uart/rx/FSM_sequential_s_state_reg[1]_i_2/O
                         net (fo=2, routed)           0.667     6.507    uart/rx/FSM_sequential_s_state_reg[1]_i_2_n_0
    SLICE_X3Y26          LUT5 (Prop_lut5_I0_O)        0.152     6.659 r  uart/rx/FSM_sequential_s_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     6.659    uart/rx/FSM_sequential_s_state_reg[1]_i_1_n_0
    SLICE_X3Y26          FDCE                                         r  uart/rx/FSM_sequential_s_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.504     4.845    uart/rx/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y26          FDCE                                         r  uart/rx/FSM_sequential_s_state_reg_reg[1]/C

Slack:                    inf
  Source:                 RsRx
                            (input port)
  Destination:            uart/rx/FSM_sequential_s_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.427ns  (logic 2.024ns (31.495%)  route 4.403ns (68.505%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  RsRx (IN)
                         net (fo=0)                   0.000     0.000    RsRx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 f  RsRx_IBUF_inst/O
                         net (fo=8, routed)           3.134     4.590    uart/rx/RsRx_IBUF
    SLICE_X1Y26          LUT3 (Prop_lut3_I2_O)        0.118     4.708 r  uart/rx/FSM_sequential_s_state_reg[1]_i_7/O
                         net (fo=1, routed)           0.806     5.514    uart/rx/FSM_sequential_s_state_reg[1]_i_7_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I5_O)        0.326     5.840 r  uart/rx/FSM_sequential_s_state_reg[1]_i_2/O
                         net (fo=2, routed)           0.463     6.303    uart/rx/FSM_sequential_s_state_reg[1]_i_2_n_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I1_O)        0.124     6.427 r  uart/rx/FSM_sequential_s_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.427    uart/rx/FSM_sequential_s_state_reg[0]_i_1_n_0
    SLICE_X2Y26          FDCE                                         r  uart/rx/FSM_sequential_s_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.504     4.845    uart/rx/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y26          FDCE                                         r  uart/rx/FSM_sequential_s_state_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dbL/divider/ms_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.170ns  (logic 3.133ns (50.783%)  route 3.037ns (49.217%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT6=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=153, routed)         3.037     4.478    dbL/divider/btnC_IBUF
    SLICE_X7Y26          LUT6 (Prop_lut6_I5_O)        0.124     4.602 r  dbL/divider/ms_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     4.602    dbL/divider/ms_reg[0]_i_5_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.152 r  dbL/divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.152    dbL/divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.266 r  dbL/divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.266    dbL/divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.380 r  dbL/divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.380    dbL/divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.494 r  dbL/divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.494    dbL/divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.608 r  dbL/divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.608    dbL/divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.722 r  dbL/divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.722    dbL/divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.836 r  dbL/divider/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.836    dbL/divider/ms_reg_reg[24]_i_1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.170 r  dbL/divider/ms_reg_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.170    dbL/divider/ms_reg_reg[28]_i_1_n_6
    SLICE_X7Y33          FDCE                                         r  dbL/divider/ms_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.510     4.851    dbL/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  dbL/divider/ms_reg_reg[29]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dbL/divider/ms_reg_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.149ns  (logic 3.112ns (50.615%)  route 3.037ns (49.385%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT6=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=153, routed)         3.037     4.478    dbL/divider/btnC_IBUF
    SLICE_X7Y26          LUT6 (Prop_lut6_I5_O)        0.124     4.602 r  dbL/divider/ms_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     4.602    dbL/divider/ms_reg[0]_i_5_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.152 r  dbL/divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.152    dbL/divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.266 r  dbL/divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.266    dbL/divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.380 r  dbL/divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.380    dbL/divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.494 r  dbL/divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.494    dbL/divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.608 r  dbL/divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.608    dbL/divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.722 r  dbL/divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.722    dbL/divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.836 r  dbL/divider/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.836    dbL/divider/ms_reg_reg[24]_i_1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.149 r  dbL/divider/ms_reg_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.149    dbL/divider/ms_reg_reg[28]_i_1_n_4
    SLICE_X7Y33          FDCE                                         r  dbL/divider/ms_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.510     4.851    dbL/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  dbL/divider/ms_reg_reg[31]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dbL/divider/ms_reg_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.075ns  (logic 3.038ns (50.013%)  route 3.037ns (49.987%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT6=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=153, routed)         3.037     4.478    dbL/divider/btnC_IBUF
    SLICE_X7Y26          LUT6 (Prop_lut6_I5_O)        0.124     4.602 r  dbL/divider/ms_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     4.602    dbL/divider/ms_reg[0]_i_5_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.152 r  dbL/divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.152    dbL/divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.266 r  dbL/divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.266    dbL/divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.380 r  dbL/divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.380    dbL/divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.494 r  dbL/divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.494    dbL/divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.608 r  dbL/divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.608    dbL/divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.722 r  dbL/divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.722    dbL/divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.836 r  dbL/divider/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.836    dbL/divider/ms_reg_reg[24]_i_1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.075 r  dbL/divider/ms_reg_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.075    dbL/divider/ms_reg_reg[28]_i_1_n_5
    SLICE_X7Y33          FDCE                                         r  dbL/divider/ms_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.510     4.851    dbL/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  dbL/divider/ms_reg_reg[30]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dbL/divider/ms_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.059ns  (logic 3.022ns (49.881%)  route 3.037ns (50.119%))
  Logic Levels:           10  (CARRY4=8 IBUF=1 LUT6=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=153, routed)         3.037     4.478    dbL/divider/btnC_IBUF
    SLICE_X7Y26          LUT6 (Prop_lut6_I5_O)        0.124     4.602 r  dbL/divider/ms_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     4.602    dbL/divider/ms_reg[0]_i_5_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.152 r  dbL/divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.152    dbL/divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.266 r  dbL/divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.266    dbL/divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.380 r  dbL/divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.380    dbL/divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.494 r  dbL/divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.494    dbL/divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.608 r  dbL/divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.608    dbL/divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.722 r  dbL/divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.722    dbL/divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.836 r  dbL/divider/ms_reg_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.836    dbL/divider/ms_reg_reg[24]_i_1_n_0
    SLICE_X7Y33          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.059 r  dbL/divider/ms_reg_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.059    dbL/divider/ms_reg_reg[28]_i_1_n_7
    SLICE_X7Y33          FDCE                                         r  dbL/divider/ms_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.510     4.851    dbL/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y33          FDCE                                         r  dbL/divider/ms_reg_reg[28]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dbL/divider/ms_reg_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.056ns  (logic 3.019ns (49.857%)  route 3.037ns (50.143%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=153, routed)         3.037     4.478    dbL/divider/btnC_IBUF
    SLICE_X7Y26          LUT6 (Prop_lut6_I5_O)        0.124     4.602 r  dbL/divider/ms_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     4.602    dbL/divider/ms_reg[0]_i_5_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.152 r  dbL/divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.152    dbL/divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.266 r  dbL/divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.266    dbL/divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.380 r  dbL/divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.380    dbL/divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.494 r  dbL/divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.494    dbL/divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.608 r  dbL/divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.608    dbL/divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.722 r  dbL/divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.722    dbL/divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.056 r  dbL/divider/ms_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.056    dbL/divider/ms_reg_reg[24]_i_1_n_6
    SLICE_X7Y32          FDCE                                         r  dbL/divider/ms_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.509     4.850    dbL/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y32          FDCE                                         r  dbL/divider/ms_reg_reg[25]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dbL/divider/ms_reg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.035ns  (logic 2.998ns (49.682%)  route 3.037ns (50.318%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=153, routed)         3.037     4.478    dbL/divider/btnC_IBUF
    SLICE_X7Y26          LUT6 (Prop_lut6_I5_O)        0.124     4.602 r  dbL/divider/ms_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     4.602    dbL/divider/ms_reg[0]_i_5_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.152 r  dbL/divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.152    dbL/divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.266 r  dbL/divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.266    dbL/divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.380 r  dbL/divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.380    dbL/divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.494 r  dbL/divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.494    dbL/divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.608 r  dbL/divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.608    dbL/divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.722 r  dbL/divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.722    dbL/divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.035 r  dbL/divider/ms_reg_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.035    dbL/divider/ms_reg_reg[24]_i_1_n_4
    SLICE_X7Y32          FDCE                                         r  dbL/divider/ms_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.509     4.850    dbL/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y32          FDCE                                         r  dbL/divider/ms_reg_reg[27]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dbL/divider/ms_reg_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.961ns  (logic 2.924ns (49.057%)  route 3.037ns (50.943%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=153, routed)         3.037     4.478    dbL/divider/btnC_IBUF
    SLICE_X7Y26          LUT6 (Prop_lut6_I5_O)        0.124     4.602 r  dbL/divider/ms_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     4.602    dbL/divider/ms_reg[0]_i_5_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.152 r  dbL/divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.152    dbL/divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.266 r  dbL/divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.266    dbL/divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.380 r  dbL/divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.380    dbL/divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.494 r  dbL/divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.494    dbL/divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.608 r  dbL/divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.608    dbL/divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.722 r  dbL/divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.722    dbL/divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.961 r  dbL/divider/ms_reg_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.961    dbL/divider/ms_reg_reg[24]_i_1_n_5
    SLICE_X7Y32          FDCE                                         r  dbL/divider/ms_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.509     4.850    dbL/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y32          FDCE                                         r  dbL/divider/ms_reg_reg[26]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            dbL/divider/ms_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.945ns  (logic 2.908ns (48.920%)  route 3.037ns (51.080%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=153, routed)         3.037     4.478    dbL/divider/btnC_IBUF
    SLICE_X7Y26          LUT6 (Prop_lut6_I5_O)        0.124     4.602 r  dbL/divider/ms_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     4.602    dbL/divider/ms_reg[0]_i_5_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.152 r  dbL/divider/ms_reg_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.152    dbL/divider/ms_reg_reg[0]_i_1_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.266 r  dbL/divider/ms_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.266    dbL/divider/ms_reg_reg[4]_i_1_n_0
    SLICE_X7Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.380 r  dbL/divider/ms_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.380    dbL/divider/ms_reg_reg[8]_i_1_n_0
    SLICE_X7Y29          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.494 r  dbL/divider/ms_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.494    dbL/divider/ms_reg_reg[12]_i_1_n_0
    SLICE_X7Y30          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.608 r  dbL/divider/ms_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.608    dbL/divider/ms_reg_reg[16]_i_1_n_0
    SLICE_X7Y31          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.722 r  dbL/divider/ms_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.722    dbL/divider/ms_reg_reg[20]_i_1_n_0
    SLICE_X7Y32          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.945 r  dbL/divider/ms_reg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.945    dbL/divider/ms_reg_reg[24]_i_1_n_7
    SLICE_X7Y32          FDCE                                         r  dbL/divider/ms_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         1.509     4.850    dbL/divider/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y32          FDCE                                         r  dbL/divider/ms_reg_reg[24]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            uart/baud_gen/s_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.210ns (27.983%)  route 0.539ns (72.017%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=153, routed)         0.539     0.749    uart/baud_gen/AR[0]
    SLICE_X1Y22          FDCE                                         f  uart/baud_gen/s_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.853     1.980    uart/baud_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y22          FDCE                                         r  uart/baud_gen/s_count_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            uart/baud_gen/s_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.210ns (27.983%)  route 0.539ns (72.017%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=153, routed)         0.539     0.749    uart/baud_gen/AR[0]
    SLICE_X1Y22          FDCE                                         f  uart/baud_gen/s_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.853     1.980    uart/baud_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y22          FDCE                                         r  uart/baud_gen/s_count_reg_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            uart/baud_gen/s_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.210ns (27.983%)  route 0.539ns (72.017%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=153, routed)         0.539     0.749    uart/baud_gen/AR[0]
    SLICE_X1Y22          FDCE                                         f  uart/baud_gen/s_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.853     1.980    uart/baud_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y22          FDCE                                         r  uart/baud_gen/s_count_reg_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            uart/baud_gen/s_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.210ns (27.983%)  route 0.539ns (72.017%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=153, routed)         0.539     0.749    uart/baud_gen/AR[0]
    SLICE_X1Y22          FDCE                                         f  uart/baud_gen/s_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.853     1.980    uart/baud_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y22          FDCE                                         r  uart/baud_gen/s_count_reg_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            uart/baud_gen/s_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.749ns  (logic 0.210ns (27.983%)  route 0.539ns (72.017%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=153, routed)         0.539     0.749    uart/baud_gen/AR[0]
    SLICE_X1Y22          FDCE                                         f  uart/baud_gen/s_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.853     1.980    uart/baud_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y22          FDCE                                         r  uart/baud_gen/s_count_reg_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            uart/baud_gen/s_count_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.210ns (25.146%)  route 0.624ns (74.854%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=153, routed)         0.624     0.833    uart/baud_gen/AR[0]
    SLICE_X1Y23          FDCE                                         f  uart/baud_gen/s_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.851     1.978    uart/baud_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y23          FDCE                                         r  uart/baud_gen/s_count_reg_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            uart/baud_gen/s_count_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.210ns (25.146%)  route 0.624ns (74.854%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=153, routed)         0.624     0.833    uart/baud_gen/AR[0]
    SLICE_X1Y23          FDCE                                         f  uart/baud_gen/s_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.851     1.978    uart/baud_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y23          FDCE                                         r  uart/baud_gen/s_count_reg_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            uart/baud_gen/s_count_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.210ns (25.146%)  route 0.624ns (74.854%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=153, routed)         0.624     0.833    uart/baud_gen/AR[0]
    SLICE_X1Y23          FDCE                                         f  uart/baud_gen/s_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.851     1.978    uart/baud_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y23          FDCE                                         r  uart/baud_gen/s_count_reg_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            uart/baud_gen/s_count_reg_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.210ns (25.146%)  route 0.624ns (74.854%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.978ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=153, routed)         0.624     0.833    uart/baud_gen/AR[0]
    SLICE_X1Y23          FDCE                                         f  uart/baud_gen/s_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.851     1.978    uart/baud_gen/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y23          FDCE                                         r  uart/baud_gen/s_count_reg_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            uart/rx/s_n_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.883ns  (logic 0.210ns (23.729%)  route 0.673ns (76.271%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=153, routed)         0.673     0.883    uart/rx/AR[0]
    SLICE_X2Y24          FDCE                                         f  uart/rx/s_n_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=144, routed)         0.850     1.977    uart/rx/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y24          FDCE                                         r  uart/rx/s_n_reg_reg[0]/C





