

================================================================
== Vivado HLS Report for 'window_FFT'
================================================================
* Date:           Wed Jun  5 21:03:50 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        HLS
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2529653|  2537845|  2529653|  2537845|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |    93184|   101376|  91 ~ 99 |          -|          -|  1024|    no    |
        |- Loop 2     |  2436464|  2436464|     20648|          -|          -|   118|    no    |
        | + Loop 2.1  |     8192|     8192|         8|          -|          -|  1024|    no    |
        | + Loop 2.2  |     3072|     3072|         3|          -|          -|  1024|    no    |
        | + Loop 2.3  |     2048|     2048|         4|          -|          -|   512|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 93
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (!exitcond1)
	77  / (exitcond1)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	5  / true
77 --> 
	78  / (!exitcond2)
78 --> 
	79  / (!exitcond3)
	86  / (exitcond3)
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	83  / true
83 --> 
	84  / true
84 --> 
	85  / true
85 --> 
	78  / true
86 --> 
	87  / (!exitcond4)
	89  / (exitcond4)
87 --> 
	88  / true
88 --> 
	86  / true
89 --> 
	90  / true
90 --> 
	91  / (!exitcond5)
	77  / (exitcond5)
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	90  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.09>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%peak_value_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %peak_value)"   --->   Operation 94 'read' 'peak_value_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%data_frame = alloca [1024 x double], align 16" [HLS/hamming_original.cpp:56]   --->   Operation 95 'alloca' 'data_frame' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 60416> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%hamming_window = alloca [1024 x double], align 16" [HLS/hamming_original.cpp:57]   --->   Operation 96 'alloca' 'hamming_window' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 60416> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp = shl i32 %peak_value_read, 9" [HLS/hamming_original.cpp:58]   --->   Operation 97 'shl' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [4/4] (7.09ns)   --->   "%scaling = sitofp i32 %tmp to double" [HLS/hamming_original.cpp:58]   --->   Operation 98 'sitodp' 'scaling' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.09>
ST_2 : Operation 99 [3/4] (7.09ns)   --->   "%scaling = sitofp i32 %tmp to double" [HLS/hamming_original.cpp:58]   --->   Operation 99 'sitodp' 'scaling' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.09>
ST_3 : Operation 100 [2/4] (7.09ns)   --->   "%scaling = sitofp i32 %tmp to double" [HLS/hamming_original.cpp:58]   --->   Operation 100 'sitodp' 'scaling' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.09>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @from_FFT197_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1024, i32 1024, i64* @from_FFT, i64* @from_FFT)"   --->   Operation 101 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @from_FFT, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 102 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecChannel([10 x i8]* @to_FFT195_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1024, i32 1024, i64* @to_FFT, i64* @to_FFT)"   --->   Operation 103 'specchannel' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* @to_FFT, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 104 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16000 x double]* %input_data_M_real), !map !322"   --->   Operation 105 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([16000 x double]* %input_data_M_imag), !map !328"   --->   Operation 106 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([60416 x double]* %output_data), !map !332"   --->   Operation 107 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %peak_value), !map !338"   --->   Operation 108 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @window_FFT_str) nounwind"   --->   Operation 109 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/4] (7.09ns)   --->   "%scaling = sitofp i32 %tmp to double" [HLS/hamming_original.cpp:58]   --->   Operation 110 'sitodp' 'scaling' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.75ns)   --->   "br label %0" [HLS/hamming_original.cpp:69]   --->   Operation 111 'br' <Predicate = true> <Delay = 0.75>

State 5 <SV = 4> <Delay = 7.09>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%i = phi i11 [ 0, %codeRepl4 ], [ %i_2, %1 ]"   --->   Operation 112 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%i_cast = zext i11 %i to i32" [HLS/hamming_original.cpp:69]   --->   Operation 113 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.85ns)   --->   "%exitcond1 = icmp eq i11 %i, -1024" [HLS/hamming_original.cpp:69]   --->   Operation 114 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 115 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.94ns)   --->   "%i_2 = add i11 %i, 1" [HLS/hamming_original.cpp:69]   --->   Operation 116 'add' 'i_2' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader221.preheader, label %1" [HLS/hamming_original.cpp:69]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 118 [4/4] (7.09ns)   --->   "%tmp_7 = sitofp i32 %i_cast to double" [HLS/hamming_original.cpp:70]   --->   Operation 118 'sitodp' 'tmp_7' <Predicate = (!exitcond1)> <Delay = 7.09> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.75ns)   --->   "br label %.preheader221" [HLS/hamming_original.cpp:73]   --->   Operation 119 'br' <Predicate = (exitcond1)> <Delay = 0.75>

State 6 <SV = 5> <Delay = 7.09>
ST_6 : Operation 120 [3/4] (7.09ns)   --->   "%tmp_7 = sitofp i32 %i_cast to double" [HLS/hamming_original.cpp:70]   --->   Operation 120 'sitodp' 'tmp_7' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.09>
ST_7 : Operation 121 [2/4] (7.09ns)   --->   "%tmp_7 = sitofp i32 %i_cast to double" [HLS/hamming_original.cpp:70]   --->   Operation 121 'sitodp' 'tmp_7' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.09>
ST_8 : Operation 122 [1/4] (7.09ns)   --->   "%tmp_7 = sitofp i32 %i_cast to double" [HLS/hamming_original.cpp:70]   --->   Operation 122 'sitodp' 'tmp_7' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 121 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.33>
ST_9 : Operation 123 [5/5] (8.33ns)   --->   "%tmp_8 = fmul double %tmp_7, 0x401921FB54411744" [HLS/hamming_original.cpp:70]   --->   Operation 123 'dmul' 'tmp_8' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 8.33>
ST_10 : Operation 124 [4/5] (8.33ns)   --->   "%tmp_8 = fmul double %tmp_7, 0x401921FB54411744" [HLS/hamming_original.cpp:70]   --->   Operation 124 'dmul' 'tmp_8' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.33>
ST_11 : Operation 125 [3/5] (8.33ns)   --->   "%tmp_8 = fmul double %tmp_7, 0x401921FB54411744" [HLS/hamming_original.cpp:70]   --->   Operation 125 'dmul' 'tmp_8' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.33>
ST_12 : Operation 126 [2/5] (8.33ns)   --->   "%tmp_8 = fmul double %tmp_7, 0x401921FB54411744" [HLS/hamming_original.cpp:70]   --->   Operation 126 'dmul' 'tmp_8' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.33>
ST_13 : Operation 127 [1/5] (8.33ns)   --->   "%tmp_8 = fmul double %tmp_7, 0x401921FB54411744" [HLS/hamming_original.cpp:70]   --->   Operation 127 'dmul' 'tmp_8' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.28>
ST_14 : Operation 128 [22/22] (7.28ns)   --->   "%x_assign = fdiv double %tmp_8, 1.023000e+03" [HLS/hamming_original.cpp:70]   --->   Operation 128 'ddiv' 'x_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.28>
ST_15 : Operation 129 [21/22] (7.28ns)   --->   "%x_assign = fdiv double %tmp_8, 1.023000e+03" [HLS/hamming_original.cpp:70]   --->   Operation 129 'ddiv' 'x_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.28>
ST_16 : Operation 130 [20/22] (7.28ns)   --->   "%x_assign = fdiv double %tmp_8, 1.023000e+03" [HLS/hamming_original.cpp:70]   --->   Operation 130 'ddiv' 'x_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.28>
ST_17 : Operation 131 [19/22] (7.28ns)   --->   "%x_assign = fdiv double %tmp_8, 1.023000e+03" [HLS/hamming_original.cpp:70]   --->   Operation 131 'ddiv' 'x_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.28>
ST_18 : Operation 132 [18/22] (7.28ns)   --->   "%x_assign = fdiv double %tmp_8, 1.023000e+03" [HLS/hamming_original.cpp:70]   --->   Operation 132 'ddiv' 'x_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.28>
ST_19 : Operation 133 [17/22] (7.28ns)   --->   "%x_assign = fdiv double %tmp_8, 1.023000e+03" [HLS/hamming_original.cpp:70]   --->   Operation 133 'ddiv' 'x_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.28>
ST_20 : Operation 134 [16/22] (7.28ns)   --->   "%x_assign = fdiv double %tmp_8, 1.023000e+03" [HLS/hamming_original.cpp:70]   --->   Operation 134 'ddiv' 'x_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.28>
ST_21 : Operation 135 [15/22] (7.28ns)   --->   "%x_assign = fdiv double %tmp_8, 1.023000e+03" [HLS/hamming_original.cpp:70]   --->   Operation 135 'ddiv' 'x_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.28>
ST_22 : Operation 136 [14/22] (7.28ns)   --->   "%x_assign = fdiv double %tmp_8, 1.023000e+03" [HLS/hamming_original.cpp:70]   --->   Operation 136 'ddiv' 'x_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.28>
ST_23 : Operation 137 [13/22] (7.28ns)   --->   "%x_assign = fdiv double %tmp_8, 1.023000e+03" [HLS/hamming_original.cpp:70]   --->   Operation 137 'ddiv' 'x_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.28>
ST_24 : Operation 138 [12/22] (7.28ns)   --->   "%x_assign = fdiv double %tmp_8, 1.023000e+03" [HLS/hamming_original.cpp:70]   --->   Operation 138 'ddiv' 'x_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.28>
ST_25 : Operation 139 [11/22] (7.28ns)   --->   "%x_assign = fdiv double %tmp_8, 1.023000e+03" [HLS/hamming_original.cpp:70]   --->   Operation 139 'ddiv' 'x_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.28>
ST_26 : Operation 140 [10/22] (7.28ns)   --->   "%x_assign = fdiv double %tmp_8, 1.023000e+03" [HLS/hamming_original.cpp:70]   --->   Operation 140 'ddiv' 'x_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.28>
ST_27 : Operation 141 [9/22] (7.28ns)   --->   "%x_assign = fdiv double %tmp_8, 1.023000e+03" [HLS/hamming_original.cpp:70]   --->   Operation 141 'ddiv' 'x_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.28>
ST_28 : Operation 142 [8/22] (7.28ns)   --->   "%x_assign = fdiv double %tmp_8, 1.023000e+03" [HLS/hamming_original.cpp:70]   --->   Operation 142 'ddiv' 'x_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.28>
ST_29 : Operation 143 [7/22] (7.28ns)   --->   "%x_assign = fdiv double %tmp_8, 1.023000e+03" [HLS/hamming_original.cpp:70]   --->   Operation 143 'ddiv' 'x_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.28>
ST_30 : Operation 144 [6/22] (7.28ns)   --->   "%x_assign = fdiv double %tmp_8, 1.023000e+03" [HLS/hamming_original.cpp:70]   --->   Operation 144 'ddiv' 'x_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.28>
ST_31 : Operation 145 [5/22] (7.28ns)   --->   "%x_assign = fdiv double %tmp_8, 1.023000e+03" [HLS/hamming_original.cpp:70]   --->   Operation 145 'ddiv' 'x_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.28>
ST_32 : Operation 146 [4/22] (7.28ns)   --->   "%x_assign = fdiv double %tmp_8, 1.023000e+03" [HLS/hamming_original.cpp:70]   --->   Operation 146 'ddiv' 'x_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.28>
ST_33 : Operation 147 [3/22] (7.28ns)   --->   "%x_assign = fdiv double %tmp_8, 1.023000e+03" [HLS/hamming_original.cpp:70]   --->   Operation 147 'ddiv' 'x_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.28>
ST_34 : Operation 148 [2/22] (7.28ns)   --->   "%x_assign = fdiv double %tmp_8, 1.023000e+03" [HLS/hamming_original.cpp:70]   --->   Operation 148 'ddiv' 'x_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.28>
ST_35 : Operation 149 [1/22] (7.28ns)   --->   "%x_assign = fdiv double %tmp_8, 1.023000e+03" [HLS/hamming_original.cpp:70]   --->   Operation 149 'ddiv' 'x_assign' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 2.75>
ST_36 : Operation 150 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %x_assign to i64" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:475->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:251->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 150 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 151 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:475->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:251->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 151 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_V_8 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:477->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:251->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 152 'partselect' 'tmp_V_8' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_V_9 = trunc i64 %p_Val2_s to i52" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:251->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 153 'trunc' 'tmp_V_9' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 154 [1/1] (0.85ns)   --->   "%closepath = icmp ult i11 %tmp_V_8, 1022" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:479->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 154 'icmp' 'closepath' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 155 [1/1] (0.94ns)   --->   "%expv_op_i = add i11 -947, %tmp_V_8" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:424->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 155 'add' 'expv_op_i' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 156 [1/1] (0.45ns)   --->   "%addr_V = select i1 %closepath, i11 74, i11 %expv_op_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:424->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 156 'select' 'addr_V' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 157 [1/1] (0.00ns)   --->   "%p_Result_i_i_i = call i4 @_ssdm_op_PartSelect.i4.i11.i32.i32(i11 %addr_V, i32 7, i32 10)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:425->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 157 'partselect' 'p_Result_i_i_i' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_i2_i_i = zext i4 %p_Result_i_i_i to i64" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:425->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 158 'zext' 'tmp_i2_i_i' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 159 [1/1] (0.00ns)   --->   "%ref_4oPi_table_256_V_1 = getelementptr [10 x i256]* @ref_4oPi_table_256_V, i64 0, i64 %tmp_i2_i_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:425->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 159 'getelementptr' 'ref_4oPi_table_256_V_1' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 160 [2/2] (1.35ns)   --->   "%table_256_V = load i256* %ref_4oPi_table_256_V_1, align 32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:425->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 160 'load' 'table_256_V' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 256> <Depth = 10> <ROM>
ST_36 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i11 %addr_V to i7" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:426->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 161 'trunc' 'tmp_23' <Predicate = true> <Delay = 0.00>

State 37 <SV = 36> <Delay = 7.71>
ST_37 : Operation 162 [1/1] (0.00ns)   --->   "%p_Result_27 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_V_9) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:494->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 162 'bitconcatenate' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 163 [1/2] (1.35ns)   --->   "%table_256_V = load i256* %ref_4oPi_table_256_V_1, align 32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:425->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 163 'load' 'table_256_V' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 256> <Depth = 10> <ROM>
ST_37 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_72_i_i_i = zext i7 %tmp_23 to i256" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:426->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 164 'zext' 'tmp_72_i_i_i' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 165 [1/1] (1.73ns)   --->   "%r_V_22 = shl i256 %table_256_V, %tmp_72_i_i_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:426->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 165 'shl' 'r_V_22' <Predicate = true> <Delay = 1.73> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 166 [1/1] (0.00ns)   --->   "%ret_V_11 = call i170 @_ssdm_op_PartSelect.i170.i256.i32.i32(i256 %r_V_22, i32 86, i32 255) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:426->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 166 'partselect' 'ret_V_11' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 167 [1/1] (0.00ns)   --->   "%lhs_V_1 = zext i170 %ret_V_11 to i223" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 167 'zext' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 168 [1/1] (0.00ns)   --->   "%rhs_V_1 = zext i53 %p_Result_27 to i223" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 168 'zext' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 169 [2/2] (4.62ns)   --->   "%ret_V_12 = mul i223 %lhs_V_1, %rhs_V_1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 169 'mul' 'ret_V_12' <Predicate = true> <Delay = 4.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 4.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 170 [1/1] (1.34ns)   --->   "%tmp_75_i = icmp eq i52 %tmp_V_9, 0" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:299->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 170 'icmp' 'tmp_75_i' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.62>
ST_38 : Operation 171 [1/2] (4.62ns)   --->   "%ret_V_12 = mul i223 %lhs_V_1, %rhs_V_1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 171 'mul' 'ret_V_12' <Predicate = true> <Delay = 4.62> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 4.62> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 172 [1/1] (0.00ns)   --->   "%p_Val2_33 = call i124 @_ssdm_op_PartSelect.i124.i223.i32.i32(i223 %ret_V_12, i32 43, i32 166)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:511->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 172 'partselect' 'p_Val2_33' <Predicate = true> <Delay = 0.00>
ST_38 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_86_i_i = call i3 @_ssdm_op_PartSelect.i3.i223.i32.i32(i223 %ret_V_12, i32 167, i32 169) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:515->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 173 'partselect' 'tmp_86_i_i' <Predicate = (!closepath)> <Delay = 0.00>

State 39 <SV = 38> <Delay = 5.89>
ST_39 : Operation 174 [1/1] (0.94ns)   --->   "%tmp_i_i = add i11 -1021, %tmp_V_8" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:482->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 174 'add' 'tmp_i_i' <Predicate = (closepath)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node Ex_V)   --->   "%storemerge_i_i = select i1 %closepath, i11 %tmp_i_i, i11 0" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:479->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 175 'select' 'storemerge_i_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 176 [1/1] (0.27ns)   --->   "%p_Val2_34 = select i1 %closepath, i3 0, i3 %tmp_86_i_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:515->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 176 'select' 'p_Val2_34' <Predicate = true> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_25 = trunc i3 %p_Val2_34 to i1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:519->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 177 'trunc' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 178 [1/1] (1.70ns)   --->   "%Mx_bits_V_1 = sub i124 0, %p_Val2_33" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:520->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 178 'sub' 'Mx_bits_V_1' <Predicate = true> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 179 [1/1] (0.46ns)   --->   "%p_Val2_7 = select i1 %tmp_25, i124 %Mx_bits_V_1, i124 %p_Val2_33" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:519->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 179 'select' 'p_Val2_7' <Predicate = true> <Delay = 0.46> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 180 [1/1] (0.00ns)   --->   "%p_Result_i3_i_i = call i61 @_ssdm_op_PartSelect.i61.i124.i32.i32(i124 %p_Val2_7, i32 63, i32 123) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:100->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:523->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 180 'partselect' 'p_Result_i3_i_i' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 181 [1/1] (0.00ns)   --->   "%p_Result_28 = call i62 @_ssdm_op_BitConcatenate.i62.i61.i1(i61 %p_Result_i3_i_i, i1 true) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:101->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:523->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 181 'bitconcatenate' 'p_Result_28' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 182 [1/1] (0.00ns)   --->   "%p_Result_10 = call i62 @llvm.part.select.i62(i62 %p_Result_28, i32 61, i32 0) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:103->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:523->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 182 'partselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 183 [1/1] (0.00ns)   --->   "%p_Result_29 = call i64 @_ssdm_op_BitConcatenate.i64.i2.i62(i2 -1, i62 %p_Result_10) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:103->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:523->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 183 'bitconcatenate' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 184 [1/1] (2.00ns)   --->   "%tmp_i5_i_i = call i64 @llvm.cttz.i64(i64 %p_Result_29, i1 true) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:103->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:523->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 184 'cttz' 'tmp_i5_i_i' <Predicate = true> <Delay = 2.00> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 185 [1/1] (0.00ns)   --->   "%Mx_zeros_V = trunc i64 %tmp_i5_i_i to i6" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:523->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 185 'trunc' 'Mx_zeros_V' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_89_i_i = zext i6 %Mx_zeros_V to i124" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:532->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 186 'zext' 'tmp_89_i_i' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 187 [1/1] (1.71ns)   --->   "%r_V_23 = shl i124 %p_Val2_7, %tmp_89_i_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:532->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 187 'shl' 'r_V_23' <Predicate = true> <Delay = 1.71> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 188 [1/1] (0.00ns)   --->   "%Mx_V = call i63 @_ssdm_op_PartSelect.i63.i124.i32.i32(i124 %r_V_23, i32 61, i32 123)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:532->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 188 'partselect' 'Mx_V' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node Ex_V)   --->   "%tmp_92_i_i = zext i6 %Mx_zeros_V to i11" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:533->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 189 'zext' 'tmp_92_i_i' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 190 [1/1] (0.94ns) (out node of the LUT)   --->   "%Ex_V = sub i11 %storemerge_i_i, %tmp_92_i_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:533->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 190 'sub' 'Ex_V' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 191 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %Ex_V, i32 10)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:534->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 191 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 192 [1/1] (0.85ns)   --->   "%tmp_74_i = icmp eq i11 %tmp_V_8, 0" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:299->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 192 'icmp' 'tmp_74_i' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 193 [1/1] (0.85ns)   --->   "%tmp_76_i = icmp eq i11 %tmp_V_8, -1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 193 'icmp' 'tmp_76_i' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.77>
ST_40 : Operation 194 [1/1] (0.00ns)   --->   "%sh_i_cast_i = sext i11 %Ex_V to i12" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:534->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 194 'sext' 'sh_i_cast_i' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 195 [1/1] (0.94ns)   --->   "%tmp_94_i_i = sub i12 0, %sh_i_cast_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:534->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 195 'sub' 'tmp_94_i_i' <Predicate = (isNeg)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 196 [1/1] (0.43ns)   --->   "%ush = select i1 %isNeg, i12 %tmp_94_i_i, i12 %sh_i_cast_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:534->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 196 'select' 'ush' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 197 [1/1] (0.00ns)   --->   "%sh_assign_4_i_cast_i = sext i12 %ush to i32" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:534->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 197 'sext' 'sh_assign_4_i_cast_i' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_95_i_i = zext i32 %sh_assign_4_i_cast_i to i63" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:534->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 198 'zext' 'tmp_95_i_i' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node r_V_24)   --->   "%r_V_6 = lshr i63 %Mx_V, %tmp_95_i_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:534->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 199 'lshr' 'r_V_6' <Predicate = (isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node r_V_24)   --->   "%r_V_7 = shl i63 %Mx_V, %tmp_95_i_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:534->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 200 'shl' 'r_V_7' <Predicate = (!isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 201 [1/1] (1.71ns) (out node of the LUT)   --->   "%r_V_24 = select i1 %isNeg, i63 %r_V_6, i63 %r_V_7" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:534->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 201 'select' 'r_V_24' <Predicate = true> <Delay = 1.71> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 202 [1/1] (0.54ns)   --->   "%sin_basis = call i1 @_ssdm_op_Mux.ap_auto.8i1.i3(i1 false, i1 true, i1 true, i1 false, i1 false, i1 true, i1 true, i1 false, i3 %p_Val2_34) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:270->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 202 'mux' 'sin_basis' <Predicate = true> <Delay = 0.54> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 203 [1/1] (0.00ns)   --->   "%p_Result_i_i = call i7 @_ssdm_op_PartSelect.i7.i63.i32.i32(i63 %r_V_24, i32 56, i32 62) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:21->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 203 'partselect' 'p_Result_i_i' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 204 [1/1] (0.00ns)   --->   "%B_V = trunc i63 %r_V_24 to i56" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:22->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 204 'trunc' 'B_V' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 205 [1/1] (0.00ns)   --->   "%B_trunc_V = call i49 @_ssdm_op_PartSelect.i49.i63.i32.i32(i63 %r_V_24, i32 7, i32 55)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:23->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 205 'partselect' 'B_trunc_V' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 206 [1/1] (0.00ns)   --->   "%r_V_9 = zext i49 %B_trunc_V to i98" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:24->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 206 'zext' 'r_V_9' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 207 [1/1] (4.68ns)   --->   "%r_V_25 = mul i98 %r_V_9, %r_V_9" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:24->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 207 'mul' 'r_V_25' <Predicate = true> <Delay = 4.68> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 208 [1/1] (0.00ns)   --->   "%B_squared_V = call i49 @_ssdm_op_PartSelect.i49.i98.i32.i32(i98 %r_V_25, i32 49, i32 97)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:24->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 208 'partselect' 'B_squared_V' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 209 [1/1] (0.00ns)   --->   "%p_Result_30 = call i8 @_ssdm_op_BitConcatenate.i8.i1.i7(i1 %sin_basis, i7 %p_Result_i_i) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:29->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 209 'bitconcatenate' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_98_i_i = zext i8 %p_Result_30 to i64" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:31->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 210 'zext' 'tmp_98_i_i' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 211 [1/1] (0.00ns)   --->   "%fourth_order_double_8 = getelementptr [256 x i59]* @fourth_order_double_4, i64 0, i64 %tmp_98_i_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:31->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 211 'getelementptr' 'fourth_order_double_8' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 212 [2/2] (1.35ns)   --->   "%p_Val2_16 = load i59* %fourth_order_double_8, align 8" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:31->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 212 'load' 'p_Val2_16' <Predicate = true> <Delay = 1.35> <Core = "ROM_1P_LUTRAM">   --->   Core 60 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>
ST_40 : Operation 213 [1/1] (0.00ns)   --->   "%fourth_order_double_9 = getelementptr [256 x i52]* @fourth_order_double_5, i64 0, i64 %tmp_98_i_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:32->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 213 'getelementptr' 'fourth_order_double_9' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 214 [2/2] (1.35ns)   --->   "%fourth_order_double_10 = load i52* %fourth_order_double_9, align 8" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:32->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 214 'load' 'fourth_order_double_10' <Predicate = true> <Delay = 1.35> <Core = "ROM_1P_LUTRAM">   --->   Core 60 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>
ST_40 : Operation 215 [1/1] (0.00ns)   --->   "%fourth_order_double_11 = getelementptr [256 x i44]* @fourth_order_double_6, i64 0, i64 %tmp_98_i_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:33->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 215 'getelementptr' 'fourth_order_double_11' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 216 [2/2] (1.35ns)   --->   "%fourth_order_double_12 = load i44* %fourth_order_double_11, align 8" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:33->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 216 'load' 'fourth_order_double_12' <Predicate = true> <Delay = 1.35> <Core = "ROM_1P_LUTRAM">   --->   Core 60 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>
ST_40 : Operation 217 [1/1] (0.00ns)   --->   "%fourth_order_double_13 = getelementptr [256 x i33]* @fourth_order_double_7, i64 0, i64 %tmp_98_i_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:34->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 217 'getelementptr' 'fourth_order_double_13' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 218 [2/2] (1.35ns)   --->   "%fourth_order_double_14 = load i33* %fourth_order_double_13, align 8" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:34->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 218 'load' 'fourth_order_double_14' <Predicate = true> <Delay = 1.35> <Core = "ROM_1P_LUTRAM">   --->   Core 60 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>
ST_40 : Operation 219 [1/1] (0.00ns)   --->   "%fourth_order_double_15 = getelementptr [256 x i25]* @fourth_order_double_s, i64 0, i64 %tmp_98_i_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:35->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 219 'getelementptr' 'fourth_order_double_15' <Predicate = true> <Delay = 0.00>
ST_40 : Operation 220 [2/2] (1.35ns)   --->   "%fourth_order_double_16 = load i25* %fourth_order_double_15, align 4" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:35->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 220 'load' 'fourth_order_double_16' <Predicate = true> <Delay = 1.35> <Core = "ROM_1P_LUTRAM">   --->   Core 60 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>

State 41 <SV = 40> <Delay = 8.63>
ST_41 : Operation 221 [1/1] (0.00ns)   --->   "%r_V_11 = zext i49 %B_squared_V to i98" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:25->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 221 'zext' 'r_V_11' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 222 [1/1] (4.68ns)   --->   "%r_V_26 = mul i98 %r_V_9, %r_V_11" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:25->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 222 'mul' 'r_V_26' <Predicate = true> <Delay = 4.68> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 223 [1/1] (0.00ns)   --->   "%B_third_power_V = call i42 @_ssdm_op_PartSelect.i42.i98.i32.i32(i98 %r_V_26, i32 56, i32 97)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:25->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 223 'partselect' 'B_third_power_V' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 224 [1/1] (4.68ns)   --->   "%r_V_27 = mul i98 %r_V_11, %r_V_11" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:26->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 224 'mul' 'r_V_27' <Predicate = true> <Delay = 4.68> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 225 [1/1] (0.00ns)   --->   "%B_fourth_power_V = call i35 @_ssdm_op_PartSelect.i35.i98.i32.i32(i98 %r_V_27, i32 63, i32 97)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:26->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 225 'partselect' 'B_fourth_power_V' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 226 [1/2] (1.35ns)   --->   "%p_Val2_16 = load i59* %fourth_order_double_8, align 8" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:31->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 226 'load' 'p_Val2_16' <Predicate = true> <Delay = 1.35> <Core = "ROM_1P_LUTRAM">   --->   Core 60 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>
ST_41 : Operation 227 [1/1] (0.00ns)   --->   "%r_V_13 = zext i56 %B_V to i108" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:32->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 227 'zext' 'r_V_13' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 228 [1/2] (1.35ns)   --->   "%fourth_order_double_10 = load i52* %fourth_order_double_9, align 8" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:32->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 228 'load' 'fourth_order_double_10' <Predicate = true> <Delay = 1.35> <Core = "ROM_1P_LUTRAM">   --->   Core 60 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>
ST_41 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_100_i_i = sext i52 %fourth_order_double_10 to i108" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:32->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 229 'sext' 'tmp_100_i_i' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 230 [1/1] (4.79ns)   --->   "%r_V_28 = mul nsw i108 %r_V_13, %tmp_100_i_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:32->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 230 'mul' 'r_V_28' <Predicate = true> <Delay = 4.79> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_77_i_i = call i56 @_ssdm_op_PartSelect.i56.i108.i32.i32(i108 %r_V_28, i32 52, i32 107)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:32->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 231 'partselect' 'tmp_77_i_i' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 232 [1/1] (0.00ns)   --->   "%r_V_15 = zext i49 %B_squared_V to i93" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:33->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 232 'zext' 'r_V_15' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 233 [1/2] (1.35ns)   --->   "%fourth_order_double_12 = load i44* %fourth_order_double_11, align 8" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:33->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 233 'load' 'fourth_order_double_12' <Predicate = true> <Delay = 1.35> <Core = "ROM_1P_LUTRAM">   --->   Core 60 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>
ST_41 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_101_i_i = sext i44 %fourth_order_double_12 to i93" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:33->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 234 'sext' 'tmp_101_i_i' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 235 [1/1] (4.68ns)   --->   "%r_V_29 = mul nsw i93 %r_V_15, %tmp_101_i_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:33->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 235 'mul' 'r_V_29' <Predicate = true> <Delay = 4.68> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_79_i_i = call i48 @_ssdm_op_PartSelect.i48.i93.i32.i32(i93 %r_V_29, i32 45, i32 92)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:33->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 236 'partselect' 'tmp_79_i_i' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 237 [1/2] (1.35ns)   --->   "%fourth_order_double_14 = load i33* %fourth_order_double_13, align 8" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:34->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 237 'load' 'fourth_order_double_14' <Predicate = true> <Delay = 1.35> <Core = "ROM_1P_LUTRAM">   --->   Core 60 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>
ST_41 : Operation 238 [1/1] (0.00ns)   --->   "%r_V_27_i_cast_i = zext i35 %B_fourth_power_V to i60" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:35->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 238 'zext' 'r_V_27_i_cast_i' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 239 [1/2] (1.35ns)   --->   "%fourth_order_double_16 = load i25* %fourth_order_double_15, align 4" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:35->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 239 'load' 'fourth_order_double_16' <Predicate = true> <Delay = 1.35> <Core = "ROM_1P_LUTRAM">   --->   Core 60 'ROM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 1> <Width = 25> <Depth = 256> <ROM>
ST_41 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_103_i_cast_i = zext i25 %fourth_order_double_16 to i60" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:35->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 240 'zext' 'tmp_103_i_cast_i' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 241 [1/1] (3.95ns)   --->   "%r_V_31 = mul i60 %r_V_27_i_cast_i, %tmp_103_i_cast_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:35->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 241 'mul' 'r_V_31' <Predicate = true> <Delay = 3.95> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_17 = call i29 @_ssdm_op_PartSelect.i29.i60.i32.i32(i60 %r_V_31, i32 31, i32 59)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:35->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 242 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>

State 42 <SV = 41> <Delay = 7.76>
ST_42 : Operation 243 [1/1] (0.00ns)   --->   "%t1_V = call i63 @_ssdm_op_BitConcatenate.i63.i59.i4(i59 %p_Val2_16, i4 0)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:31->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 243 'bitconcatenate' 't1_V' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 244 [1/1] (0.00ns)   --->   "%r_V_25_i_cast_i = zext i42 %B_third_power_V to i75" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:34->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 244 'zext' 'r_V_25_i_cast_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_102_i_cast_i = zext i33 %fourth_order_double_14 to i75" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:34->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 245 'zext' 'tmp_102_i_cast_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 246 [1/1] (4.26ns)   --->   "%r_V_30 = mul i75 %r_V_25_i_cast_i, %tmp_102_i_cast_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:34->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 246 'mul' 'r_V_30' <Predicate = true> <Delay = 4.26> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_2 = call i37 @_ssdm_op_PartSelect.i37.i75.i32.i32(i75 %r_V_30, i32 38, i32 74)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:34->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 247 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_81_i_i = zext i37 %tmp_2 to i38" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:34->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 248 'zext' 'tmp_81_i_i' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 249 [1/1] (0.00ns)   --->   "%lhs_V_2 = sext i63 %t1_V to i64" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 249 'sext' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 250 [1/1] (0.00ns)   --->   "%rhs_V_2 = sext i56 %tmp_77_i_i to i64" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 250 'sext' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 251 [1/1] (0.00ns)   --->   "%rhs_V_1_i_cast_i_cas = sext i48 %tmp_79_i_i to i49" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 251 'sext' 'rhs_V_1_i_cast_i_cas' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 252 [1/1] (0.00ns)   --->   "%rhs_V_3_i_cast_i_cas = zext i29 %tmp_17 to i38" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 252 'zext' 'rhs_V_3_i_cast_i_cas' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp29 = add i64 %lhs_V_2, %rhs_V_2" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 253 'add' 'tmp29' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 254 [1/1] (1.22ns)   --->   "%tmp31 = add i38 %tmp_81_i_i, %rhs_V_3_i_cast_i_cas" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 254 'add' 'tmp31' <Predicate = true> <Delay = 1.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 255 [1/1] (0.00ns)   --->   "%tmp31_cast = zext i38 %tmp31 to i49" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 255 'zext' 'tmp31_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 256 [1/1] (1.27ns)   --->   "%tmp30 = add i49 %tmp31_cast, %rhs_V_1_i_cast_i_cas" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 256 'add' 'tmp30' <Predicate = true> <Delay = 1.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 257 [1/1] (0.00ns)   --->   "%tmp30_cast = sext i49 %tmp30 to i64" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 257 'sext' 'tmp30_cast' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 258 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%ret_V = add i64 %tmp30_cast, %tmp29" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 258 'add' 'ret_V' <Predicate = true> <Delay = 1.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 43 <SV = 42> <Delay = 6.03>
ST_43 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%Ex_V_ret_i = select i1 %sin_basis, i11 %Ex_V, i11 0" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:271->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 259 'select' 'Ex_V_ret_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 260 [1/1] (0.48ns)   --->   "%Mx_V_read_assign = select i1 %sin_basis, i63 %Mx_V, i63 -1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:271->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 260 'select' 'Mx_V_read_assign' <Predicate = true> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 261 [1/1] (0.00ns)   --->   "%r_V_29_i_cast_i = zext i63 %Mx_V_read_assign to i126" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 261 'zext' 'r_V_29_i_cast_i' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_104_i_cast_i = sext i64 %ret_V to i126" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 262 'sext' 'tmp_104_i_cast_i' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 263 [1/1] (5.55ns)   --->   "%r_V_32 = mul i126 %tmp_104_i_cast_i, %r_V_29_i_cast_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 263 'mul' 'r_V_32' <Predicate = true> <Delay = 5.55> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 264 [1/1] (0.00ns)   --->   "%result_V = call i63 @_ssdm_op_PartSelect.i63.i126.i32.i32(i126 %r_V_32, i32 63, i32 125)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 264 'partselect' 'result_V' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%rhs_V_3 = sext i11 %Ex_V_ret_i to i12" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:280->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 265 'sext' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 266 [1/1] (0.94ns) (out node of the LUT)   --->   "%ret_V_2 = sub i12 0, %rhs_V_3" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:280->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 266 'sub' 'ret_V_2' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 267 [2/2] (0.00ns)   --->   "%resultf = call fastcc double @scaled_fixed2ieee(i63 %result_V, i12 %ret_V_2) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:280->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 267 'call' 'resultf' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 43> <Delay = 7.87>
ST_44 : Operation 268 [1/2] (6.97ns)   --->   "%resultf = call fastcc double @scaled_fixed2ieee(i63 %result_V, i12 %ret_V_2) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:280->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 268 'call' 'resultf' <Predicate = true> <Delay = 6.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_44 : Operation 269 [1/1] (0.00ns)   --->   "%p_Val2_24 = bitcast double %resultf to i64" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:475->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:287->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 269 'bitcast' 'p_Val2_24' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_11_trunc)   --->   "%p_Result_31 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_24, i32 63)" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:475->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:287->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 270 'bitselect' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node ret_V_9)   --->   "%tmp_V_10 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_24, i32 52, i32 62) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:477->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:287->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 271 'partselect' 'tmp_V_10' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node ret_V_10)   --->   "%tmp_V_11 = trunc i64 %p_Val2_24 to i52" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:478->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:479->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:287->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 272 'trunc' 'tmp_V_11' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 273 [1/1] (0.00ns)   --->   "%p_Result_32 = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 %p_Result_s, i3 %p_Val2_34) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:294->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 273 'bitconcatenate' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_11_trunc)   --->   "%tmp_28 = call i1 @_ssdm_op_Mux.ap_auto.16i1.i4(i1 false, i1 false, i1 true, i1 false, i1 true, i1 true, i1 false, i1 true, i1 true, i1 false, i1 true, i1 true, i1 false, i1 true, i1 false, i1 false, i4 %p_Result_32) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:295->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 274 'mux' 'tmp_28' <Predicate = (sin_basis)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_11_trunc)   --->   "%tmp_31 = call i1 @_ssdm_op_Mux.ap_auto.16i1.i4(i1 false, i1 false, i1 false, i1 true, i1 true, i1 true, i1 true, i1 false, i1 false, i1 true, i1 true, i1 true, i1 true, i1 false, i1 false, i1 false, i4 %p_Result_32) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:295->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 275 'mux' 'tmp_31' <Predicate = (!sin_basis)> <Delay = 0.00> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_11_trunc)   --->   "%tmp_73_i = select i1 %sin_basis, i1 %tmp_28, i1 %tmp_31" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:295->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 276 'select' 'tmp_73_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 277 [1/1] (0.33ns)   --->   "%or_cond_i = and i1 %tmp_74_i, %tmp_75_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:299->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 277 'and' 'or_cond_i' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_11_trunc)   --->   "%not_tmp_i = xor i1 %tmp_76_i, true" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 278 'xor' 'not_tmp_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_11_trunc)   --->   "%tmp_77_i = or i1 %tmp_76_i, %tmp_73_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 279 'or' 'tmp_77_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 280 [1/1] (0.57ns) (out node of the LUT)   --->   "%p_Repl2_11_trunc = select i1 %tmp_77_i, i1 %not_tmp_i, i1 %p_Result_31" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 280 'select' 'p_Repl2_11_trunc' <Predicate = true> <Delay = 0.57> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_3)   --->   "%not_or_cond_i_demorg = and i1 %tmp_74_i, %tmp_75_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 281 'and' 'not_or_cond_i_demorg' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_3)   --->   "%not_or_cond_i = xor i1 %not_or_cond_i_demorg, true" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 282 'xor' 'not_or_cond_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 283 [1/1] (0.33ns) (out node of the LUT)   --->   "%p_Repl2_3 = and i1 %p_Repl2_11_trunc, %not_or_cond_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 283 'and' 'p_Repl2_3' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node ret_V_9)   --->   "%p_Result_i = select i1 %or_cond_i, i11 1023, i11 -1" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 284 'select' 'p_Result_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 285 [1/1] (0.33ns)   --->   "%tmp_33 = or i1 %or_cond_i, %tmp_76_i" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 285 'or' 'tmp_33' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 286 [1/1] (0.45ns) (out node of the LUT)   --->   "%ret_V_9 = select i1 %tmp_33, i11 %p_Result_i, i11 %tmp_V_10" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 286 'select' 'ret_V_9' <Predicate = true> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node ret_V_10)   --->   "%not_or_cond_i3 = xor i1 %or_cond_i, true" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 287 'xor' 'not_or_cond_i3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node ret_V_10)   --->   "%p_Result_1_i_cast = select i1 %not_or_cond_i3, i52 -1, i52 0" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 288 'select' 'p_Result_1_i_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 289 [1/1] (0.40ns) (out node of the LUT)   --->   "%ret_V_10 = select i1 %tmp_33, i52 %p_Result_1_i_cast, i52 %tmp_V_11" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 289 'select' 'ret_V_10' <Predicate = true> <Delay = 0.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 45 <SV = 44> <Delay = 8.33>
ST_45 : Operation 290 [1/1] (0.00ns)   --->   "%p_Result_33 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_3, i11 %ret_V_9, i52 %ret_V_10) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:495->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:315->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 290 'bitconcatenate' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 291 [1/1] (0.00ns)   --->   "%ret_i_i_i = bitcast i64 %p_Result_33 to double" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:512->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:526->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:315->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 291 'bitcast' 'ret_i_i_i' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 292 [5/5] (8.33ns)   --->   "%tmp_1 = fmul double %ret_i_i_i, 4.600000e-01" [HLS/hamming_original.cpp:70]   --->   Operation 292 'dmul' 'tmp_1' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 8.33>
ST_46 : Operation 293 [4/5] (8.33ns)   --->   "%tmp_1 = fmul double %ret_i_i_i, 4.600000e-01" [HLS/hamming_original.cpp:70]   --->   Operation 293 'dmul' 'tmp_1' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 8.33>
ST_47 : Operation 294 [3/5] (8.33ns)   --->   "%tmp_1 = fmul double %ret_i_i_i, 4.600000e-01" [HLS/hamming_original.cpp:70]   --->   Operation 294 'dmul' 'tmp_1' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 8.33>
ST_48 : Operation 295 [2/5] (8.33ns)   --->   "%tmp_1 = fmul double %ret_i_i_i, 4.600000e-01" [HLS/hamming_original.cpp:70]   --->   Operation 295 'dmul' 'tmp_1' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 8.33>
ST_49 : Operation 296 [1/5] (8.33ns)   --->   "%tmp_1 = fmul double %ret_i_i_i, 4.600000e-01" [HLS/hamming_original.cpp:70]   --->   Operation 296 'dmul' 'tmp_1' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 6.91>
ST_50 : Operation 297 [5/5] (6.91ns)   --->   "%tmp_3 = fsub double 5.400000e-01, %tmp_1" [HLS/hamming_original.cpp:70]   --->   Operation 297 'dsub' 'tmp_3' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.91>
ST_51 : Operation 298 [4/5] (6.91ns)   --->   "%tmp_3 = fsub double 5.400000e-01, %tmp_1" [HLS/hamming_original.cpp:70]   --->   Operation 298 'dsub' 'tmp_3' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.91>
ST_52 : Operation 299 [3/5] (6.91ns)   --->   "%tmp_3 = fsub double 5.400000e-01, %tmp_1" [HLS/hamming_original.cpp:70]   --->   Operation 299 'dsub' 'tmp_3' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.91>
ST_53 : Operation 300 [2/5] (6.91ns)   --->   "%tmp_3 = fsub double 5.400000e-01, %tmp_1" [HLS/hamming_original.cpp:70]   --->   Operation 300 'dsub' 'tmp_3' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.91>
ST_54 : Operation 301 [1/5] (6.91ns)   --->   "%tmp_3 = fsub double 5.400000e-01, %tmp_1" [HLS/hamming_original.cpp:70]   --->   Operation 301 'dsub' 'tmp_3' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.28>
ST_55 : Operation 302 [22/22] (7.28ns)   --->   "%tmp_4 = fdiv double %tmp_3, %scaling" [HLS/hamming_original.cpp:70]   --->   Operation 302 'ddiv' 'tmp_4' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.28>
ST_56 : Operation 303 [21/22] (7.28ns)   --->   "%tmp_4 = fdiv double %tmp_3, %scaling" [HLS/hamming_original.cpp:70]   --->   Operation 303 'ddiv' 'tmp_4' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.28>
ST_57 : Operation 304 [20/22] (7.28ns)   --->   "%tmp_4 = fdiv double %tmp_3, %scaling" [HLS/hamming_original.cpp:70]   --->   Operation 304 'ddiv' 'tmp_4' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.28>
ST_58 : Operation 305 [19/22] (7.28ns)   --->   "%tmp_4 = fdiv double %tmp_3, %scaling" [HLS/hamming_original.cpp:70]   --->   Operation 305 'ddiv' 'tmp_4' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.28>
ST_59 : Operation 306 [18/22] (7.28ns)   --->   "%tmp_4 = fdiv double %tmp_3, %scaling" [HLS/hamming_original.cpp:70]   --->   Operation 306 'ddiv' 'tmp_4' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.28>
ST_60 : Operation 307 [17/22] (7.28ns)   --->   "%tmp_4 = fdiv double %tmp_3, %scaling" [HLS/hamming_original.cpp:70]   --->   Operation 307 'ddiv' 'tmp_4' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.28>
ST_61 : Operation 308 [16/22] (7.28ns)   --->   "%tmp_4 = fdiv double %tmp_3, %scaling" [HLS/hamming_original.cpp:70]   --->   Operation 308 'ddiv' 'tmp_4' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.28>
ST_62 : Operation 309 [15/22] (7.28ns)   --->   "%tmp_4 = fdiv double %tmp_3, %scaling" [HLS/hamming_original.cpp:70]   --->   Operation 309 'ddiv' 'tmp_4' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.28>
ST_63 : Operation 310 [14/22] (7.28ns)   --->   "%tmp_4 = fdiv double %tmp_3, %scaling" [HLS/hamming_original.cpp:70]   --->   Operation 310 'ddiv' 'tmp_4' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.28>
ST_64 : Operation 311 [13/22] (7.28ns)   --->   "%tmp_4 = fdiv double %tmp_3, %scaling" [HLS/hamming_original.cpp:70]   --->   Operation 311 'ddiv' 'tmp_4' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.28>
ST_65 : Operation 312 [12/22] (7.28ns)   --->   "%tmp_4 = fdiv double %tmp_3, %scaling" [HLS/hamming_original.cpp:70]   --->   Operation 312 'ddiv' 'tmp_4' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.28>
ST_66 : Operation 313 [11/22] (7.28ns)   --->   "%tmp_4 = fdiv double %tmp_3, %scaling" [HLS/hamming_original.cpp:70]   --->   Operation 313 'ddiv' 'tmp_4' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.28>
ST_67 : Operation 314 [10/22] (7.28ns)   --->   "%tmp_4 = fdiv double %tmp_3, %scaling" [HLS/hamming_original.cpp:70]   --->   Operation 314 'ddiv' 'tmp_4' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.28>
ST_68 : Operation 315 [9/22] (7.28ns)   --->   "%tmp_4 = fdiv double %tmp_3, %scaling" [HLS/hamming_original.cpp:70]   --->   Operation 315 'ddiv' 'tmp_4' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.28>
ST_69 : Operation 316 [8/22] (7.28ns)   --->   "%tmp_4 = fdiv double %tmp_3, %scaling" [HLS/hamming_original.cpp:70]   --->   Operation 316 'ddiv' 'tmp_4' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.28>
ST_70 : Operation 317 [7/22] (7.28ns)   --->   "%tmp_4 = fdiv double %tmp_3, %scaling" [HLS/hamming_original.cpp:70]   --->   Operation 317 'ddiv' 'tmp_4' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.28>
ST_71 : Operation 318 [6/22] (7.28ns)   --->   "%tmp_4 = fdiv double %tmp_3, %scaling" [HLS/hamming_original.cpp:70]   --->   Operation 318 'ddiv' 'tmp_4' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.28>
ST_72 : Operation 319 [5/22] (7.28ns)   --->   "%tmp_4 = fdiv double %tmp_3, %scaling" [HLS/hamming_original.cpp:70]   --->   Operation 319 'ddiv' 'tmp_4' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.28>
ST_73 : Operation 320 [4/22] (7.28ns)   --->   "%tmp_4 = fdiv double %tmp_3, %scaling" [HLS/hamming_original.cpp:70]   --->   Operation 320 'ddiv' 'tmp_4' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.28>
ST_74 : Operation 321 [3/22] (7.28ns)   --->   "%tmp_4 = fdiv double %tmp_3, %scaling" [HLS/hamming_original.cpp:70]   --->   Operation 321 'ddiv' 'tmp_4' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.28>
ST_75 : Operation 322 [2/22] (7.28ns)   --->   "%tmp_4 = fdiv double %tmp_3, %scaling" [HLS/hamming_original.cpp:70]   --->   Operation 322 'ddiv' 'tmp_4' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 8.64>
ST_76 : Operation 323 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([256 x i59]* @fourth_order_double_4, [1 x i8]* @p_str2525, [14 x i8]* @p_str2526, [1 x i8]* @p_str2525, i32 -1, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:15->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 323 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 324 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([256 x i52]* @fourth_order_double_5, [1 x i8]* @p_str2525, [14 x i8]* @p_str2526, [1 x i8]* @p_str2525, i32 -1, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:16->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 324 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 325 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([256 x i44]* @fourth_order_double_6, [1 x i8]* @p_str2525, [14 x i8]* @p_str2526, [1 x i8]* @p_str2525, i32 -1, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:17->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 325 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 326 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([256 x i33]* @fourth_order_double_7, [1 x i8]* @p_str2525, [14 x i8]* @p_str2526, [1 x i8]* @p_str2525, i32 -1, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:18->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 326 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 327 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([256 x i25]* @fourth_order_double_s, [1 x i8]* @p_str2525, [14 x i8]* @p_str2526, [1 x i8]* @p_str2525, i32 -1, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525, [1 x i8]* @p_str2525) nounwind" [/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:19->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70]   --->   Operation 327 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 328 [1/22] (7.28ns)   --->   "%tmp_4 = fdiv double %tmp_3, %scaling" [HLS/hamming_original.cpp:70]   --->   Operation 328 'ddiv' 'tmp_4' <Predicate = true> <Delay = 7.28> <Core = "DDiv">   --->   Core 116 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 329 [1/1] (0.00ns)   --->   "%tmp_5 = zext i11 %i to i64" [HLS/hamming_original.cpp:70]   --->   Operation 329 'zext' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 330 [1/1] (0.00ns)   --->   "%hamming_window_addr = getelementptr inbounds [1024 x double]* %hamming_window, i64 0, i64 %tmp_5" [HLS/hamming_original.cpp:70]   --->   Operation 330 'getelementptr' 'hamming_window_addr' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 331 [1/1] (1.35ns)   --->   "store double %tmp_4, double* %hamming_window_addr, align 8" [HLS/hamming_original.cpp:70]   --->   Operation 331 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 60416> <RAM>
ST_76 : Operation 332 [1/1] (0.00ns)   --->   "br label %0" [HLS/hamming_original.cpp:69]   --->   Operation 332 'br' <Predicate = true> <Delay = 0.00>

State 77 <SV = 5> <Delay = 0.89>
ST_77 : Operation 333 [1/1] (0.00ns)   --->   "%frame = phi i7 [ %frame_1, %.preheader221.loopexit ], [ 0, %.preheader221.preheader ]"   --->   Operation 333 'phi' 'frame' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 334 [1/1] (0.86ns)   --->   "%exitcond2 = icmp eq i7 %frame, -10" [HLS/hamming_original.cpp:73]   --->   Operation 334 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 335 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 118, i64 118, i64 118)"   --->   Operation 335 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 336 [1/1] (0.89ns)   --->   "%frame_1 = add i7 %frame, 1" [HLS/hamming_original.cpp:73]   --->   Operation 336 'add' 'frame_1' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 337 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %5, label %.preheader220.preheader" [HLS/hamming_original.cpp:73]   --->   Operation 337 'br' <Predicate = true> <Delay = 0.00>
ST_77 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_6 = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %frame, i7 0)" [HLS/hamming_original.cpp:78]   --->   Operation 338 'bitconcatenate' 'tmp_6' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_77 : Operation 339 [1/1] (0.75ns)   --->   "br label %.preheader220" [HLS/hamming_original.cpp:75]   --->   Operation 339 'br' <Predicate = (!exitcond2)> <Delay = 0.75>
ST_77 : Operation 340 [1/1] (0.00ns)   --->   "ret void" [HLS/hamming_original.cpp:97]   --->   Operation 340 'ret' <Predicate = (exitcond2)> <Delay = 0.00>

State 78 <SV = 6> <Delay = 2.34>
ST_78 : Operation 341 [1/1] (0.00ns)   --->   "%i1 = phi i11 [ %i_3, %2 ], [ 0, %.preheader220.preheader ]"   --->   Operation 341 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 342 [1/1] (0.00ns)   --->   "%i1_cast = zext i11 %i1 to i14" [HLS/hamming_original.cpp:75]   --->   Operation 342 'zext' 'i1_cast' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 343 [1/1] (0.85ns)   --->   "%exitcond3 = icmp eq i11 %i1, -1024" [HLS/hamming_original.cpp:75]   --->   Operation 343 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 344 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 344 'speclooptripcount' 'empty_60' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 345 [1/1] (0.94ns)   --->   "%i_3 = add i11 %i1, 1" [HLS/hamming_original.cpp:75]   --->   Operation 345 'add' 'i_3' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 346 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader.preheader, label %2" [HLS/hamming_original.cpp:75]   --->   Operation 346 'br' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_s = zext i11 %i1 to i64" [HLS/hamming_original.cpp:77]   --->   Operation 347 'zext' 'tmp_s' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_78 : Operation 348 [1/1] (0.98ns)   --->   "%tmp_9 = add i14 %tmp_6, %i1_cast" [HLS/hamming_original.cpp:78]   --->   Operation 348 'add' 'tmp_9' <Predicate = (!exitcond3)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_10 = zext i14 %tmp_9 to i64" [HLS/hamming_original.cpp:78]   --->   Operation 349 'zext' 'tmp_10' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_78 : Operation 350 [1/1] (0.00ns)   --->   "%input_data_M_real_a = getelementptr [16000 x double]* %input_data_M_real, i64 0, i64 %tmp_10" [HLS/hamming_original.cpp:78]   --->   Operation 350 'getelementptr' 'input_data_M_real_a' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_78 : Operation 351 [2/2] (1.35ns)   --->   "%input_data_M_real_l = load double* %input_data_M_real_a, align 8" [HLS/hamming_original.cpp:78]   --->   Operation 351 'load' 'input_data_M_real_l' <Predicate = (!exitcond3)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 60416> <RAM>
ST_78 : Operation 352 [1/1] (0.00ns)   --->   "%hamming_window_addr_1 = getelementptr inbounds [1024 x double]* %hamming_window, i64 0, i64 %tmp_s" [HLS/hamming_original.cpp:78]   --->   Operation 352 'getelementptr' 'hamming_window_addr_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_78 : Operation 353 [2/2] (1.35ns)   --->   "%hamming_window_load = load double* %hamming_window_addr_1, align 8" [HLS/hamming_original.cpp:78]   --->   Operation 353 'load' 'hamming_window_load' <Predicate = (!exitcond3)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 60416> <RAM>
ST_78 : Operation 354 [1/1] (0.75ns)   --->   "br label %.preheader" [HLS/hamming_original.cpp:81]   --->   Operation 354 'br' <Predicate = (exitcond3)> <Delay = 0.75>

State 79 <SV = 7> <Delay = 1.35>
ST_79 : Operation 355 [1/2] (1.35ns)   --->   "%input_data_M_real_l = load double* %input_data_M_real_a, align 8" [HLS/hamming_original.cpp:78]   --->   Operation 355 'load' 'input_data_M_real_l' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 60416> <RAM>
ST_79 : Operation 356 [1/2] (1.35ns)   --->   "%hamming_window_load = load double* %hamming_window_addr_1, align 8" [HLS/hamming_original.cpp:78]   --->   Operation 356 'load' 'hamming_window_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 60416> <RAM>

State 80 <SV = 8> <Delay = 8.33>
ST_80 : Operation 357 [5/5] (8.33ns)   --->   "%tmp_11 = fmul double %input_data_M_real_l, %hamming_window_load" [HLS/hamming_original.cpp:78]   --->   Operation 357 'dmul' 'tmp_11' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 9> <Delay = 8.33>
ST_81 : Operation 358 [4/5] (8.33ns)   --->   "%tmp_11 = fmul double %input_data_M_real_l, %hamming_window_load" [HLS/hamming_original.cpp:78]   --->   Operation 358 'dmul' 'tmp_11' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 10> <Delay = 8.33>
ST_82 : Operation 359 [3/5] (8.33ns)   --->   "%tmp_11 = fmul double %input_data_M_real_l, %hamming_window_load" [HLS/hamming_original.cpp:78]   --->   Operation 359 'dmul' 'tmp_11' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 11> <Delay = 8.33>
ST_83 : Operation 360 [2/5] (8.33ns)   --->   "%tmp_11 = fmul double %input_data_M_real_l, %hamming_window_load" [HLS/hamming_original.cpp:78]   --->   Operation 360 'dmul' 'tmp_11' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 12> <Delay = 8.33>
ST_84 : Operation 361 [1/5] (8.33ns)   --->   "%tmp_11 = fmul double %input_data_M_real_l, %hamming_window_load" [HLS/hamming_original.cpp:78]   --->   Operation 361 'dmul' 'tmp_11' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 13> <Delay = 1.35>
ST_85 : Operation 362 [1/1] (0.00ns)   --->   "%data_frame_addr = getelementptr inbounds [1024 x double]* %data_frame, i64 0, i64 %tmp_s" [HLS/hamming_original.cpp:77]   --->   Operation 362 'getelementptr' 'data_frame_addr' <Predicate = true> <Delay = 0.00>
ST_85 : Operation 363 [1/1] (1.35ns)   --->   "store double %tmp_11, double* %data_frame_addr, align 8" [HLS/hamming_original.cpp:78]   --->   Operation 363 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 60416> <RAM>
ST_85 : Operation 364 [1/1] (0.00ns)   --->   "br label %.preheader220" [HLS/hamming_original.cpp:75]   --->   Operation 364 'br' <Predicate = true> <Delay = 0.00>

State 86 <SV = 7> <Delay = 1.35>
ST_86 : Operation 365 [1/1] (0.00ns)   --->   "%i2 = phi i11 [ %i_4, %_ifconv ], [ 0, %.preheader.preheader ]"   --->   Operation 365 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 366 [1/1] (0.85ns)   --->   "%exitcond4 = icmp eq i11 %i2, -1024" [HLS/hamming_original.cpp:81]   --->   Operation 366 'icmp' 'exitcond4' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 367 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 367 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 368 [1/1] (0.94ns)   --->   "%i_4 = add i11 %i2, 1" [HLS/hamming_original.cpp:81]   --->   Operation 368 'add' 'i_4' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 369 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %3, label %_ifconv" [HLS/hamming_original.cpp:81]   --->   Operation 369 'br' <Predicate = true> <Delay = 0.00>
ST_86 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_13 = zext i11 %i2 to i64" [HLS/hamming_original.cpp:83]   --->   Operation 370 'zext' 'tmp_13' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_86 : Operation 371 [1/1] (0.00ns)   --->   "%data_frame_addr_1 = getelementptr inbounds [1024 x double]* %data_frame, i64 0, i64 %tmp_13" [HLS/hamming_original.cpp:83]   --->   Operation 371 'getelementptr' 'data_frame_addr_1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_86 : Operation 372 [2/2] (1.35ns)   --->   "%data_frame_load = load double* %data_frame_addr_1, align 8" [HLS/hamming_original.cpp:83]   --->   Operation 372 'load' 'data_frame_load' <Predicate = (!exitcond4)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 60416> <RAM>
ST_86 : Operation 373 [2/2] (0.00ns)   --->   "call fastcc void @FFT()"   --->   Operation 373 'call' <Predicate = (exitcond4)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 87 <SV = 8> <Delay = 8.57>
ST_87 : Operation 374 [1/2] (1.35ns)   --->   "%data_frame_load = load double* %data_frame_addr_1, align 8" [HLS/hamming_original.cpp:83]   --->   Operation 374 'load' 'data_frame_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 60416> <RAM>
ST_87 : Operation 375 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %data_frame_load to i64" [HLS/hamming_original.cpp:83]   --->   Operation 375 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_37 = trunc i64 %ireg_V to i63" [HLS/hamming_original.cpp:83]   --->   Operation 376 'trunc' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 377 [1/1] (0.00ns)   --->   "%p_Result_34 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [HLS/hamming_original.cpp:83]   --->   Operation 377 'bitselect' 'p_Result_34' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 378 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [HLS/hamming_original.cpp:83]   --->   Operation 378 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_14 = zext i11 %exp_tmp_V to i12" [HLS/hamming_original.cpp:83]   --->   Operation 379 'zext' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_45 = trunc i64 %ireg_V to i52" [HLS/hamming_original.cpp:83]   --->   Operation 380 'trunc' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_15 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_45)" [HLS/hamming_original.cpp:83]   --->   Operation 381 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 382 [1/1] (0.00ns)   --->   "%p_Result_35 = zext i53 %tmp_15 to i54" [HLS/hamming_original.cpp:83]   --->   Operation 382 'zext' 'p_Result_35' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 383 [1/1] (1.31ns)   --->   "%man_V_1 = sub i54 0, %p_Result_35" [HLS/hamming_original.cpp:83]   --->   Operation 383 'sub' 'man_V_1' <Predicate = true> <Delay = 1.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 384 [1/1] (0.41ns)   --->   "%man_V_2 = select i1 %p_Result_34, i54 %man_V_1, i54 %p_Result_35" [HLS/hamming_original.cpp:83]   --->   Operation 384 'select' 'man_V_2' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 385 [1/1] (1.46ns)   --->   "%tmp_16 = icmp eq i63 %tmp_37, 0" [HLS/hamming_original.cpp:83]   --->   Operation 385 'icmp' 'tmp_16' <Predicate = true> <Delay = 1.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 386 [1/1] (0.96ns)   --->   "%F2 = sub i12 1075, %tmp_14" [HLS/hamming_original.cpp:83]   --->   Operation 386 'sub' 'F2' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 387 [1/1] (0.00ns)   --->   "%tmp_54 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %F2, i32 5, i32 11)" [HLS/hamming_original.cpp:83]   --->   Operation 387 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 388 [1/1] (0.86ns)   --->   "%icmp = icmp sgt i7 %tmp_54, 0" [HLS/hamming_original.cpp:83]   --->   Operation 388 'icmp' 'icmp' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 389 [1/1] (0.96ns)   --->   "%tmp_18 = add i12 -31, %F2" [HLS/hamming_original.cpp:83]   --->   Operation 389 'add' 'tmp_18' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 390 [1/1] (0.96ns)   --->   "%tmp_19 = sub i12 31, %F2" [HLS/hamming_original.cpp:83]   --->   Operation 390 'sub' 'tmp_19' <Predicate = true> <Delay = 0.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 391 [1/1] (0.43ns)   --->   "%sh_amt = select i1 %icmp, i12 %tmp_18, i12 %tmp_19" [HLS/hamming_original.cpp:83]   --->   Operation 391 'select' 'sh_amt' <Predicate = true> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 392 [1/1] (0.00ns)   --->   "%sh_amt_cast = sext i12 %sh_amt to i32" [HLS/hamming_original.cpp:83]   --->   Operation 392 'sext' 'sh_amt_cast' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 393 [1/1] (0.86ns)   --->   "%tmp_20 = icmp eq i12 %F2, 31" [HLS/hamming_original.cpp:83]   --->   Operation 393 'icmp' 'tmp_20' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_60 = trunc i54 %man_V_2 to i32" [HLS/hamming_original.cpp:83]   --->   Operation 394 'trunc' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 395 [1/1] (0.86ns)   --->   "%tmp_27 = icmp ult i12 %sh_amt, 54" [HLS/hamming_original.cpp:83]   --->   Operation 395 'icmp' 'tmp_27' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_61 = call i7 @_ssdm_op_PartSelect.i7.i12.i32.i32(i12 %sh_amt, i32 5, i32 11)" [HLS/hamming_original.cpp:83]   --->   Operation 396 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 397 [1/1] (0.86ns)   --->   "%icmp9 = icmp eq i7 %tmp_61, 0" [HLS/hamming_original.cpp:83]   --->   Operation 397 'icmp' 'icmp9' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%tmp_29 = zext i32 %sh_amt_cast to i54" [HLS/hamming_original.cpp:83]   --->   Operation 398 'zext' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%tmp_34 = ashr i54 %man_V_2, %tmp_29" [HLS/hamming_original.cpp:83]   --->   Operation 399 'ashr' 'tmp_34' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%tmp_62 = trunc i54 %tmp_34 to i32" [HLS/hamming_original.cpp:83]   --->   Operation 400 'trunc' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node newSel2)   --->   "%tmp_63 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [HLS/hamming_original.cpp:83]   --->   Operation 401 'bitselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node newSel2)   --->   "%tmp_35 = select i1 %tmp_63, i32 -1, i32 0" [HLS/hamming_original.cpp:83]   --->   Operation 402 'select' 'tmp_35' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node newSel2)   --->   "%tmp_36 = shl i32 %tmp_60, %sh_amt_cast" [HLS/hamming_original.cpp:83]   --->   Operation 403 'shl' 'tmp_36' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%sel_tmp1 = xor i1 %tmp_16, true" [HLS/hamming_original.cpp:83]   --->   Operation 404 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%sel_tmp2 = and i1 %tmp_20, %sel_tmp1" [HLS/hamming_original.cpp:83]   --->   Operation 405 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 406 [1/1] (0.33ns)   --->   "%sel_tmp6_demorgan = or i1 %tmp_16, %tmp_20" [HLS/hamming_original.cpp:83]   --->   Operation 406 'or' 'sel_tmp6_demorgan' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [HLS/hamming_original.cpp:83]   --->   Operation 407 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 408 [1/1] (0.33ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %icmp, %sel_tmp6" [HLS/hamming_original.cpp:83]   --->   Operation 408 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 409 [1/1] (0.33ns)   --->   "%sel_tmp8 = and i1 %sel_tmp7, %tmp_27" [HLS/hamming_original.cpp:83]   --->   Operation 409 'and' 'sel_tmp8' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp = xor i1 %tmp_27, true" [HLS/hamming_original.cpp:83]   --->   Operation 410 'xor' 'sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp3 = and i1 %sel_tmp7, %sel_tmp" [HLS/hamming_original.cpp:83]   --->   Operation 411 'and' 'sel_tmp3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %icmp" [HLS/hamming_original.cpp:83]   --->   Operation 412 'or' 'sel_tmp21_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%sel_tmp4 = xor i1 %sel_tmp21_demorgan, true" [HLS/hamming_original.cpp:83]   --->   Operation 413 'xor' 'sel_tmp4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 414 [1/1] (0.33ns) (out node of the LUT)   --->   "%sel_tmp5 = and i1 %icmp9, %sel_tmp4" [HLS/hamming_original.cpp:83]   --->   Operation 414 'and' 'sel_tmp5' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node newSel2)   --->   "%newSel = select i1 %sel_tmp5, i32 %tmp_36, i32 %tmp_35" [HLS/hamming_original.cpp:83]   --->   Operation 415 'select' 'newSel' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 416 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_cond = or i1 %sel_tmp5, %sel_tmp3" [HLS/hamming_original.cpp:83]   --->   Operation 416 'or' 'or_cond' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 417 [1/1] (1.69ns) (out node of the LUT)   --->   "%newSel1 = select i1 %sel_tmp8, i32 %tmp_62, i32 %tmp_60" [HLS/hamming_original.cpp:83]   --->   Operation 417 'select' 'newSel1' <Predicate = true> <Delay = 1.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%or_cond1 = or i1 %sel_tmp8, %sel_tmp2" [HLS/hamming_original.cpp:83]   --->   Operation 418 'or' 'or_cond1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 419 [1/1] (1.45ns) (out node of the LUT)   --->   "%newSel2 = select i1 %or_cond, i32 %newSel, i32 %newSel1" [HLS/hamming_original.cpp:83]   --->   Operation 419 'select' 'newSel2' <Predicate = true> <Delay = 1.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_87 : Operation 420 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_cond2 = or i1 %or_cond, %or_cond1" [HLS/hamming_original.cpp:83]   --->   Operation 420 'or' 'or_cond2' <Predicate = true> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 421 [1/1] (0.52ns) (out node of the LUT)   --->   "%newSel3 = select i1 %or_cond2, i32 %newSel2, i32 0" [HLS/hamming_original.cpp:83]   --->   Operation 421 'select' 'newSel3' <Predicate = true> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 88 <SV = 9> <Delay = 1.94>
ST_88 : Operation 422 [1/1] (0.00ns)   --->   "%to_FFT_M_imag_V_add = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 0, i32 %newSel3)" [HLS/hamming_original.cpp:83]   --->   Operation 422 'bitconcatenate' 'to_FFT_M_imag_V_add' <Predicate = true> <Delay = 0.00>
ST_88 : Operation 423 [1/1] (1.94ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* @to_FFT, i64 %to_FFT_M_imag_V_add)" [HLS/hamming_original.cpp:83]   --->   Operation 423 'write' <Predicate = true> <Delay = 1.94> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1024> <FIFO>
ST_88 : Operation 424 [1/1] (0.00ns)   --->   "br label %.preheader" [HLS/hamming_original.cpp:81]   --->   Operation 424 'br' <Predicate = true> <Delay = 0.00>

State 89 <SV = 8> <Delay = 0.75>
ST_89 : Operation 425 [1/2] (0.00ns)   --->   "call fastcc void @FFT()"   --->   Operation 425 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_89 : Operation 426 [1/1] (0.00ns)   --->   "%tmp_12 = call i16 @_ssdm_op_BitConcatenate.i16.i7.i9(i7 %frame, i9 0)" [HLS/hamming_original.cpp:94]   --->   Operation 426 'bitconcatenate' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 427 [1/1] (0.75ns)   --->   "br label %4" [HLS/hamming_original.cpp:89]   --->   Operation 427 'br' <Predicate = true> <Delay = 0.75>

State 90 <SV = 9> <Delay = 1.94>
ST_90 : Operation 428 [1/1] (0.00ns)   --->   "%j = phi i10 [ 0, %3 ], [ %j_1, %_ZNK13ap_fixed_baseILi32ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit_ifconv ]"   --->   Operation 428 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 429 [1/1] (0.00ns)   --->   "%j_cast = zext i10 %j to i16" [HLS/hamming_original.cpp:89]   --->   Operation 429 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 430 [1/1] (0.85ns)   --->   "%exitcond5 = icmp eq i10 %j, -512" [HLS/hamming_original.cpp:89]   --->   Operation 430 'icmp' 'exitcond5' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 431 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 431 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 432 [1/1] (0.93ns)   --->   "%j_1 = add i10 %j, 1" [HLS/hamming_original.cpp:89]   --->   Operation 432 'add' 'j_1' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 433 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %.preheader221.loopexit, label %_ZNK13ap_fixed_baseILi32ELi1ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EElsEi.exit_ifconv" [HLS/hamming_original.cpp:89]   --->   Operation 433 'br' <Predicate = true> <Delay = 0.00>
ST_90 : Operation 434 [1/1] (1.94ns)   --->   "%from_FFT_read = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* @from_FFT)" [HLS/hamming_original.cpp:91]   --->   Operation 434 'read' 'from_FFT_read' <Predicate = (!exitcond5)> <Delay = 1.94> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 1024> <FIFO>
ST_90 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_65 = trunc i64 %from_FFT_read to i22" [HLS/hamming_original.cpp:91]   --->   Operation 435 'trunc' 'tmp_65' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_90 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_38 = call i22 @_ssdm_op_PartSelect.i22.i64.i32.i32(i64 %from_FFT_read, i32 32, i32 53)" [HLS/hamming_original.cpp:91]   --->   Operation 436 'partselect' 'tmp_38' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_90 : Operation 437 [1/1] (1.01ns)   --->   "%tmp_58 = add i16 %tmp_12, %j_cast" [HLS/hamming_original.cpp:94]   --->   Operation 437 'add' 'tmp_58' <Predicate = (!exitcond5)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 438 [1/1] (0.00ns)   --->   "br label %.preheader221"   --->   Operation 438 'br' <Predicate = (exitcond5)> <Delay = 0.00>

State 91 <SV = 10> <Delay = 8.58>
ST_91 : Operation 439 [1/1] (0.00ns)   --->   "%r_V = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %tmp_65, i10 0)" [HLS/hamming_original.cpp:91]   --->   Operation 439 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 440 [1/1] (0.00ns)   --->   "%r_V_1 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %tmp_38, i10 0)" [HLS/hamming_original.cpp:92]   --->   Operation 440 'bitconcatenate' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 441 [1/1] (0.00ns)   --->   "%r_V_2 = sext i32 %r_V to i64" [HLS/hamming_original.cpp:93]   --->   Operation 441 'sext' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 442 [1/1] (3.88ns)   --->   "%r_V_33 = mul nsw i64 %r_V_2, %r_V_2" [HLS/hamming_original.cpp:93]   --->   Operation 442 'mul' 'r_V_33' <Predicate = true> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 443 [1/1] (0.00ns)   --->   "%r_V_4 = sext i32 %r_V_1 to i64" [HLS/hamming_original.cpp:94]   --->   Operation 443 'sext' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 444 [1/1] (3.88ns)   --->   "%r_V_34 = mul nsw i64 %r_V_4, %r_V_4" [HLS/hamming_original.cpp:94]   --->   Operation 444 'mul' 'r_V_34' <Predicate = true> <Delay = 3.88> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 445 [1/1] (0.00ns)   --->   "%lhs_V = sext i64 %r_V_33 to i65" [HLS/hamming_original.cpp:94]   --->   Operation 445 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 446 [1/1] (0.00ns)   --->   "%rhs_V = sext i64 %r_V_34 to i65" [HLS/hamming_original.cpp:94]   --->   Operation 446 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 447 [1/1] (1.47ns)   --->   "%ret_V_13 = add nsw i65 %rhs_V, %lhs_V" [HLS/hamming_original.cpp:94]   --->   Operation 447 'add' 'ret_V_13' <Predicate = true> <Delay = 1.47> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 448 [1/1] (0.00ns)   --->   "%tmp_66 = call i1 @_ssdm_op_BitSelect.i1.i65.i32(i65 %ret_V_13, i32 64)" [HLS/hamming_original.cpp:94]   --->   Operation 448 'bitselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 449 [1/1] (1.47ns)   --->   "%p_neg = sub i65 0, %ret_V_13" [HLS/hamming_original.cpp:94]   --->   Operation 449 'sub' 'p_neg' <Predicate = true> <Delay = 1.47> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_39 = call i55 @_ssdm_op_PartSelect.i55.i65.i32.i32(i65 %p_neg, i32 10, i32 64)" [HLS/hamming_original.cpp:94]   --->   Operation 450 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 451 [1/1] (0.00ns)   --->   "%p_lshr_cast = zext i55 %tmp_39 to i56" [HLS/hamming_original.cpp:94]   --->   Operation 451 'zext' 'p_lshr_cast' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 452 [1/1] (1.34ns)   --->   "%p_neg_t = sub i56 0, %p_lshr_cast" [HLS/hamming_original.cpp:94]   --->   Operation 452 'sub' 'p_neg_t' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 453 [1/1] (0.00ns)   --->   "%tmp_41 = call i55 @_ssdm_op_PartSelect.i55.i65.i32.i32(i65 %ret_V_13, i32 10, i32 64)" [HLS/hamming_original.cpp:94]   --->   Operation 453 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 454 [1/1] (0.00ns)   --->   "%p_lshr_f_cast = zext i55 %tmp_41 to i56" [HLS/hamming_original.cpp:94]   --->   Operation 454 'zext' 'p_lshr_f_cast' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 455 [1/1] (0.41ns)   --->   "%tmp_21 = select i1 %tmp_66, i56 %p_neg_t, i56 %p_lshr_f_cast" [HLS/hamming_original.cpp:94]   --->   Operation 455 'select' 'tmp_21' <Predicate = true> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_91 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node tmp_22)   --->   "%p_off = or i65 %ret_V_13, 1023" [HLS/hamming_original.cpp:94]   --->   Operation 456 'or' 'p_off' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 457 [1/1] (1.48ns) (out node of the LUT)   --->   "%tmp_22 = icmp ugt i65 %p_off, 2046" [HLS/hamming_original.cpp:94]   --->   Operation 457 'icmp' 'tmp_22' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 458 [1/1] (1.48ns)   --->   "%p_Result_36 = icmp slt i65 %ret_V_13, -1023" [HLS/hamming_original.cpp:94]   --->   Operation 458 'icmp' 'p_Result_36' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 11> <Delay = 6.71>
ST_92 : Operation 459 [1/1] (1.36ns)   --->   "%tmp_V = sub i56 0, %tmp_21" [HLS/hamming_original.cpp:94]   --->   Operation 459 'sub' 'tmp_V' <Predicate = (p_Result_36 & tmp_22)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 460 [1/1] (0.41ns)   --->   "%tmp_V_12 = select i1 %p_Result_36, i56 %tmp_V, i56 %tmp_21" [HLS/hamming_original.cpp:94]   --->   Operation 460 'select' 'tmp_V_12' <Predicate = (tmp_22)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_92 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_64 = call i54 @_ssdm_op_PartSelect.i54.i56.i32.i32(i56 %tmp_V_12, i32 2, i32 55)" [HLS/hamming_original.cpp:94]   --->   Operation 461 'partselect' 'tmp_64' <Predicate = (tmp_22)> <Delay = 0.00>
ST_92 : Operation 462 [1/1] (0.00ns)   --->   "%p_Result_5 = sext i54 %tmp_64 to i64" [HLS/hamming_original.cpp:94]   --->   Operation 462 'sext' 'p_Result_5' <Predicate = (tmp_22)> <Delay = 0.00>
ST_92 : Operation 463 [1/1] (2.00ns)   --->   "%tmp_24 = call i64 @llvm.ctlz.i64(i64 %p_Result_5, i1 true) nounwind" [HLS/hamming_original.cpp:94]   --->   Operation 463 'ctlz' 'tmp_24' <Predicate = (tmp_22)> <Delay = 2.00> <Core = "CTLZ">   --->   Core 63 'CTLZ' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_67 = trunc i64 %tmp_24 to i32" [HLS/hamming_original.cpp:94]   --->   Operation 464 'trunc' 'tmp_67' <Predicate = (tmp_22)> <Delay = 0.00>
ST_92 : Operation 465 [1/1] (1.36ns)   --->   "%tmp_26 = icmp eq i54 %tmp_64, 0" [HLS/hamming_original.cpp:94]   --->   Operation 465 'icmp' 'tmp_26' <Predicate = (tmp_22)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_68 = trunc i56 %tmp_V_12 to i2" [HLS/hamming_original.cpp:94]   --->   Operation 466 'trunc' 'tmp_68' <Predicate = (tmp_22)> <Delay = 0.00>
ST_92 : Operation 467 [1/1] (0.00ns)   --->   "%p_Result_37 = call i64 @_ssdm_op_BitConcatenate.i64.i2.i62(i2 %tmp_68, i62 -1)" [HLS/hamming_original.cpp:94]   --->   Operation 467 'bitconcatenate' 'p_Result_37' <Predicate = (tmp_22)> <Delay = 0.00>
ST_92 : Operation 468 [1/1] (2.00ns)   --->   "%tmp_30 = call i64 @llvm.ctlz.i64(i64 %p_Result_37, i1 true) nounwind" [HLS/hamming_original.cpp:94]   --->   Operation 468 'ctlz' 'tmp_30' <Predicate = (tmp_22)> <Delay = 2.00> <Core = "CTLZ">   --->   Core 63 'CTLZ' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_92 : Operation 469 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i64 %tmp_30 to i32" [HLS/hamming_original.cpp:94]   --->   Operation 469 'trunc' 'tmp_69' <Predicate = (tmp_22)> <Delay = 0.00>
ST_92 : Operation 470 [1/1] (1.20ns)   --->   "%NZeros = add nsw i32 %tmp_69, %tmp_67" [HLS/hamming_original.cpp:94]   --->   Operation 470 'add' 'NZeros' <Predicate = (tmp_22)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 471 [1/1] (0.52ns)   --->   "%l = select i1 %tmp_26, i32 %NZeros, i32 %tmp_67" [HLS/hamming_original.cpp:94]   --->   Operation 471 'select' 'l' <Predicate = (tmp_22)> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_92 : Operation 472 [1/1] (1.20ns)   --->   "%tmp_32 = sub nsw i32 66, %l" [HLS/hamming_original.cpp:94]   --->   Operation 472 'sub' 'tmp_32' <Predicate = (tmp_22)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 473 [1/1] (0.00ns)   --->   "%tmp_71 = trunc i32 %tmp_32 to i7" [HLS/hamming_original.cpp:94]   --->   Operation 473 'trunc' 'tmp_71' <Predicate = (tmp_22)> <Delay = 0.00>
ST_92 : Operation 474 [1/1] (0.00ns)   --->   "%tmp_81 = trunc i32 %l to i11" [HLS/hamming_original.cpp:94]   --->   Operation 474 'trunc' 'tmp_81' <Predicate = (tmp_22)> <Delay = 0.00>

State 93 <SV = 12> <Delay = 7.78>
ST_93 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_V_4_cast = sext i56 %tmp_V_12 to i66" [HLS/hamming_original.cpp:94]   --->   Operation 475 'sext' 'tmp_V_4_cast' <Predicate = (tmp_22)> <Delay = 0.00>
ST_93 : Operation 476 [1/1] (1.20ns)   --->   "%lsb_index = add nsw i32 -53, %tmp_32" [HLS/hamming_original.cpp:94]   --->   Operation 476 'add' 'lsb_index' <Predicate = (tmp_22)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 477 [1/1] (0.00ns)   --->   "%tmp_70 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [HLS/hamming_original.cpp:94]   --->   Operation 477 'partselect' 'tmp_70' <Predicate = (tmp_22)> <Delay = 0.00>
ST_93 : Operation 478 [1/1] (1.09ns)   --->   "%icmp1 = icmp sgt i31 %tmp_70, 0" [HLS/hamming_original.cpp:94]   --->   Operation 478 'icmp' 'icmp1' <Predicate = (tmp_22)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 479 [1/1] (0.89ns)   --->   "%tmp_72 = sub i7 -8, %tmp_71" [HLS/hamming_original.cpp:94]   --->   Operation 479 'sub' 'tmp_72' <Predicate = (tmp_22)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node tmp_40)   --->   "%tmp_73 = zext i7 %tmp_72 to i66" [HLS/hamming_original.cpp:94]   --->   Operation 480 'zext' 'tmp_73' <Predicate = (tmp_22)> <Delay = 0.00>
ST_93 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node tmp_40)   --->   "%tmp_74 = lshr i66 -1, %tmp_73" [HLS/hamming_original.cpp:94]   --->   Operation 481 'lshr' 'tmp_74' <Predicate = (tmp_22)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node tmp_40)   --->   "%p_Result_25 = and i66 %tmp_V_4_cast, %tmp_74" [HLS/hamming_original.cpp:94]   --->   Operation 482 'and' 'p_Result_25' <Predicate = (tmp_22)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 483 [1/1] (1.48ns) (out node of the LUT)   --->   "%tmp_40 = icmp ne i66 %p_Result_25, 0" [HLS/hamming_original.cpp:94]   --->   Operation 483 'icmp' 'tmp_40' <Predicate = (tmp_22)> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node tmp_44)   --->   "%a = and i1 %icmp1, %tmp_40" [HLS/hamming_original.cpp:94]   --->   Operation 484 'and' 'a' <Predicate = (tmp_22)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node tmp_44)   --->   "%tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [HLS/hamming_original.cpp:94]   --->   Operation 485 'bitselect' 'tmp_76' <Predicate = (tmp_22)> <Delay = 0.00>
ST_93 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node tmp_44)   --->   "%rev = xor i1 %tmp_76, true" [HLS/hamming_original.cpp:94]   --->   Operation 486 'xor' 'rev' <Predicate = (tmp_22)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node tmp_44)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i66.i32(i66 %tmp_V_4_cast, i32 %lsb_index)" [HLS/hamming_original.cpp:94]   --->   Operation 487 'bitselect' 'p_Result_3' <Predicate = (tmp_22)> <Delay = 0.00>
ST_93 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node tmp_44)   --->   "%tmp_42 = and i1 %p_Result_3, %rev" [HLS/hamming_original.cpp:94]   --->   Operation 488 'and' 'tmp_42' <Predicate = (tmp_22)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node tmp_44)   --->   "%tmp_43 = or i1 %tmp_42, %a" [HLS/hamming_original.cpp:94]   --->   Operation 489 'or' 'tmp_43' <Predicate = (tmp_22)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 490 [1/1] (0.33ns) (out node of the LUT)   --->   "%tmp_44 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %tmp_43)" [HLS/hamming_original.cpp:94]   --->   Operation 490 'bitconcatenate' 'tmp_44' <Predicate = (tmp_22)> <Delay = 0.33>
ST_93 : Operation 491 [1/1] (1.11ns)   --->   "%tmp_46 = icmp sgt i32 %lsb_index, 0" [HLS/hamming_original.cpp:94]   --->   Operation 491 'icmp' 'tmp_46' <Predicate = (tmp_22)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 492 [1/1] (1.20ns)   --->   "%tmp_47 = add nsw i32 -54, %tmp_32" [HLS/hamming_original.cpp:94]   --->   Operation 492 'add' 'tmp_47' <Predicate = (tmp_22)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%tmp_48 = zext i32 %tmp_47 to i66" [HLS/hamming_original.cpp:94]   --->   Operation 493 'zext' 'tmp_48' <Predicate = (tmp_22)> <Delay = 0.00>
ST_93 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%tmp_49 = lshr i66 %tmp_V_4_cast, %tmp_48" [HLS/hamming_original.cpp:94]   --->   Operation 494 'lshr' 'tmp_49' <Predicate = (tmp_22)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 495 [1/1] (1.20ns)   --->   "%tmp_50 = sub i32 54, %tmp_32" [HLS/hamming_original.cpp:94]   --->   Operation 495 'sub' 'tmp_50' <Predicate = (tmp_22)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%tmp_51 = zext i32 %tmp_50 to i66" [HLS/hamming_original.cpp:94]   --->   Operation 496 'zext' 'tmp_51' <Predicate = (tmp_22)> <Delay = 0.00>
ST_93 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%tmp_52 = shl i66 %tmp_V_4_cast, %tmp_51" [HLS/hamming_original.cpp:94]   --->   Operation 497 'shl' 'tmp_52' <Predicate = (tmp_22)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%tmp_77 = trunc i66 %tmp_49 to i64" [HLS/hamming_original.cpp:94]   --->   Operation 498 'trunc' 'tmp_77' <Predicate = (tmp_22)> <Delay = 0.00>
ST_93 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%tmp_78 = trunc i66 %tmp_52 to i64" [HLS/hamming_original.cpp:94]   --->   Operation 499 'trunc' 'tmp_78' <Predicate = (tmp_22)> <Delay = 0.00>
ST_93 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%m = select i1 %tmp_46, i64 %tmp_77, i64 %tmp_78" [HLS/hamming_original.cpp:94]   --->   Operation 500 'select' 'm' <Predicate = (tmp_22)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%tmp_53 = zext i32 %tmp_44 to i64" [HLS/hamming_original.cpp:94]   --->   Operation 501 'zext' 'tmp_53' <Predicate = (tmp_22)> <Delay = 0.00>
ST_93 : Operation 502 [1/1] (1.70ns) (out node of the LUT)   --->   "%m_1 = add i64 %m, %tmp_53" [HLS/hamming_original.cpp:94]   --->   Operation 502 'add' 'm_1' <Predicate = (tmp_22)> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 503 [1/1] (0.00ns)   --->   "%m_4 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_1, i32 1, i32 63)" [HLS/hamming_original.cpp:94]   --->   Operation 503 'partselect' 'm_4' <Predicate = (tmp_22)> <Delay = 0.00>
ST_93 : Operation 504 [1/1] (0.00ns)   --->   "%m_5 = zext i63 %m_4 to i64" [HLS/hamming_original.cpp:94]   --->   Operation 504 'zext' 'm_5' <Predicate = (tmp_22)> <Delay = 0.00>
ST_93 : Operation 505 [1/1] (0.00ns)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_1, i32 54)" [HLS/hamming_original.cpp:94]   --->   Operation 505 'bitselect' 'tmp_80' <Predicate = (tmp_22)> <Delay = 0.00>
ST_93 : Operation 506 [1/1] (0.45ns)   --->   "%tmp_66_cast_cast_cas = select i1 %tmp_80, i11 1023, i11 1022" [HLS/hamming_original.cpp:94]   --->   Operation 506 'select' 'tmp_66_cast_cast_cas' <Predicate = (tmp_22)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 507 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_55 = sub i11 4, %tmp_81" [HLS/hamming_original.cpp:94]   --->   Operation 507 'sub' 'tmp_55' <Predicate = (tmp_22)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 508 [1/1] (1.07ns) (root node of TernaryAdder)   --->   "%p_Repl2_2_trunc = add i11 %tmp_66_cast_cast_cas, %tmp_55" [HLS/hamming_original.cpp:94]   --->   Operation 508 'add' 'p_Repl2_2_trunc' <Predicate = (tmp_22)> <Delay = 1.07> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_93 : Operation 509 [1/1] (0.00ns)   --->   "%tmp_56 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %p_Result_36, i11 %p_Repl2_2_trunc)" [HLS/hamming_original.cpp:94]   --->   Operation 509 'bitconcatenate' 'tmp_56' <Predicate = (tmp_22)> <Delay = 0.00>
ST_93 : Operation 510 [1/1] (0.00ns)   --->   "%p_Result_38 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_5, i12 %tmp_56, i32 52, i32 63)" [HLS/hamming_original.cpp:94]   --->   Operation 510 'partset' 'p_Result_38' <Predicate = (tmp_22)> <Delay = 0.00>
ST_93 : Operation 511 [1/1] (0.00ns)   --->   "%tmp_57 = bitcast i64 %p_Result_38 to double" [HLS/hamming_original.cpp:94]   --->   Operation 511 'bitcast' 'tmp_57' <Predicate = (tmp_22)> <Delay = 0.00>
ST_93 : Operation 512 [1/1] (0.49ns)   --->   "%p_s = select i1 %tmp_22, double %tmp_57, double 0.000000e+00" [HLS/hamming_original.cpp:94]   --->   Operation 512 'select' 'p_s' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_93 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_59 = zext i16 %tmp_58 to i64" [HLS/hamming_original.cpp:94]   --->   Operation 513 'zext' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 514 [1/1] (0.00ns)   --->   "%output_data_addr = getelementptr [60416 x double]* %output_data, i64 0, i64 %tmp_59" [HLS/hamming_original.cpp:94]   --->   Operation 514 'getelementptr' 'output_data_addr' <Predicate = true> <Delay = 0.00>
ST_93 : Operation 515 [1/1] (1.35ns)   --->   "store double %p_s, double* %output_data_addr, align 8" [HLS/hamming_original.cpp:94]   --->   Operation 515 'store' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 60416> <RAM>
ST_93 : Operation 516 [1/1] (0.00ns)   --->   "br label %4" [HLS/hamming_original.cpp:89]   --->   Operation 516 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.1ns
The critical path consists of the following:
	wire read on port 'peak_value' [22]  (0 ns)
	'shl' operation ('tmp', HLS/hamming_original.cpp:58) [25]  (0 ns)
	'sitodp' operation ('scaling', HLS/hamming_original.cpp:58) [26]  (7.1 ns)

 <State 2>: 7.1ns
The critical path consists of the following:
	'sitodp' operation ('scaling', HLS/hamming_original.cpp:58) [26]  (7.1 ns)

 <State 3>: 7.1ns
The critical path consists of the following:
	'sitodp' operation ('scaling', HLS/hamming_original.cpp:58) [26]  (7.1 ns)

 <State 4>: 7.1ns
The critical path consists of the following:
	'sitodp' operation ('scaling', HLS/hamming_original.cpp:58) [26]  (7.1 ns)

 <State 5>: 7.1ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', HLS/hamming_original.cpp:69) [29]  (0 ns)
	'sitodp' operation ('tmp_7', HLS/hamming_original.cpp:70) [36]  (7.1 ns)

 <State 6>: 7.1ns
The critical path consists of the following:
	'sitodp' operation ('tmp_7', HLS/hamming_original.cpp:70) [36]  (7.1 ns)

 <State 7>: 7.1ns
The critical path consists of the following:
	'sitodp' operation ('tmp_7', HLS/hamming_original.cpp:70) [36]  (7.1 ns)

 <State 8>: 7.1ns
The critical path consists of the following:
	'sitodp' operation ('tmp_7', HLS/hamming_original.cpp:70) [36]  (7.1 ns)

 <State 9>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_8', HLS/hamming_original.cpp:70) [37]  (8.33 ns)

 <State 10>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_8', HLS/hamming_original.cpp:70) [37]  (8.33 ns)

 <State 11>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_8', HLS/hamming_original.cpp:70) [37]  (8.33 ns)

 <State 12>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_8', HLS/hamming_original.cpp:70) [37]  (8.33 ns)

 <State 13>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_8', HLS/hamming_original.cpp:70) [37]  (8.33 ns)

 <State 14>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('x', HLS/hamming_original.cpp:70) [38]  (7.29 ns)

 <State 15>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('x', HLS/hamming_original.cpp:70) [38]  (7.29 ns)

 <State 16>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('x', HLS/hamming_original.cpp:70) [38]  (7.29 ns)

 <State 17>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('x', HLS/hamming_original.cpp:70) [38]  (7.29 ns)

 <State 18>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('x', HLS/hamming_original.cpp:70) [38]  (7.29 ns)

 <State 19>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('x', HLS/hamming_original.cpp:70) [38]  (7.29 ns)

 <State 20>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('x', HLS/hamming_original.cpp:70) [38]  (7.29 ns)

 <State 21>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('x', HLS/hamming_original.cpp:70) [38]  (7.29 ns)

 <State 22>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('x', HLS/hamming_original.cpp:70) [38]  (7.29 ns)

 <State 23>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('x', HLS/hamming_original.cpp:70) [38]  (7.29 ns)

 <State 24>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('x', HLS/hamming_original.cpp:70) [38]  (7.29 ns)

 <State 25>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('x', HLS/hamming_original.cpp:70) [38]  (7.29 ns)

 <State 26>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('x', HLS/hamming_original.cpp:70) [38]  (7.29 ns)

 <State 27>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('x', HLS/hamming_original.cpp:70) [38]  (7.29 ns)

 <State 28>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('x', HLS/hamming_original.cpp:70) [38]  (7.29 ns)

 <State 29>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('x', HLS/hamming_original.cpp:70) [38]  (7.29 ns)

 <State 30>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('x', HLS/hamming_original.cpp:70) [38]  (7.29 ns)

 <State 31>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('x', HLS/hamming_original.cpp:70) [38]  (7.29 ns)

 <State 32>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('x', HLS/hamming_original.cpp:70) [38]  (7.29 ns)

 <State 33>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('x', HLS/hamming_original.cpp:70) [38]  (7.29 ns)

 <State 34>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('x', HLS/hamming_original.cpp:70) [38]  (7.29 ns)

 <State 35>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('x', HLS/hamming_original.cpp:70) [38]  (7.29 ns)

 <State 36>: 2.75ns
The critical path consists of the following:
	'add' operation ('expv_op_i', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:424->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70) [47]  (0.948 ns)
	'select' operation ('addr.V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:424->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70) [48]  (0.451 ns)
	'getelementptr' operation ('ref_4oPi_table_256_V_1', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:425->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70) [51]  (0 ns)
	'load' operation ('table_256.V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:425->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70) on array 'ref_4oPi_table_256_V' [52]  (1.35 ns)

 <State 37>: 7.71ns
The critical path consists of the following:
	'load' operation ('table_256.V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:425->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70) on array 'ref_4oPi_table_256_V' [52]  (1.35 ns)
	'shl' operation ('r.V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:426->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:495->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70) [55]  (1.74 ns)
	'mul' operation ('ret.V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70) [59]  (4.63 ns)

 <State 38>: 4.63ns
The critical path consists of the following:
	'mul' operation ('ret.V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:496->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70) [59]  (4.63 ns)

 <State 39>: 5.9ns
The critical path consists of the following:
	'sub' operation ('Mx_bits.V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:520->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70) [64]  (1.7 ns)
	'select' operation ('__Val2__', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:519->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70) [65]  (0.468 ns)
	'cttz' operation ('tmp_i5_i_i', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:103->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:523->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70) [70]  (2.01 ns)
	'shl' operation ('r.V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:532->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70) [73]  (1.72 ns)

 <State 40>: 7.78ns
The critical path consists of the following:
	'sub' operation ('tmp_94_i_i', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:534->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70) [79]  (0.948 ns)
	'select' operation ('sh', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:534->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70) [80]  (0.431 ns)
	'lshr' operation ('r.V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:534->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70) [83]  (0 ns)
	'select' operation ('r.V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_range_redux.h:534->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:267->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70) [85]  (1.72 ns)
	'mul' operation ('r.V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:24->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70) [98]  (4.68 ns)

 <State 41>: 8.63ns
The critical path consists of the following:
	'mul' operation ('r.V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:26->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70) [103]  (4.68 ns)
	'mul' operation ('r.V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:35->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70) [133]  (3.96 ns)

 <State 42>: 7.77ns
The critical path consists of the following:
	'mul' operation ('r.V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:34->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70) [126]  (4.26 ns)
	'add' operation ('tmp31', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70) [140]  (1.22 ns)
	'add' operation ('tmp30', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70) [142]  (1.27 ns)
	'add' operation ('ret.V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70) [144]  (1.01 ns)

 <State 43>: 6.04ns
The critical path consists of the following:
	'select' operation ('Mx.V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:271->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70) [88]  (0.489 ns)
	'mul' operation ('r.V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:36->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:278->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70) [147]  (5.55 ns)

 <State 44>: 7.88ns
The critical path consists of the following:
	'call' operation ('resultf', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:280->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70) to 'scaled_fixed2ieee' [151]  (6.97 ns)
	'select' operation ('p_Repl2_11_trunc', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70) [166]  (0.57 ns)
	'and' operation ('fp_struct<double>.sign.V', /wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_hotbm.h:310->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/common/hls_hotbm_double.cpp:143->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:14->/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c++/sincoshotbmdouble.cpp:28->HLS/hamming_original.cpp:70) [169]  (0.331 ns)

 <State 45>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_1', HLS/hamming_original.cpp:70) [178]  (8.33 ns)

 <State 46>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_1', HLS/hamming_original.cpp:70) [178]  (8.33 ns)

 <State 47>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_1', HLS/hamming_original.cpp:70) [178]  (8.33 ns)

 <State 48>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_1', HLS/hamming_original.cpp:70) [178]  (8.33 ns)

 <State 49>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_1', HLS/hamming_original.cpp:70) [178]  (8.33 ns)

 <State 50>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_3', HLS/hamming_original.cpp:70) [179]  (6.92 ns)

 <State 51>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_3', HLS/hamming_original.cpp:70) [179]  (6.92 ns)

 <State 52>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_3', HLS/hamming_original.cpp:70) [179]  (6.92 ns)

 <State 53>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_3', HLS/hamming_original.cpp:70) [179]  (6.92 ns)

 <State 54>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_3', HLS/hamming_original.cpp:70) [179]  (6.92 ns)

 <State 55>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', HLS/hamming_original.cpp:70) [180]  (7.29 ns)

 <State 56>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', HLS/hamming_original.cpp:70) [180]  (7.29 ns)

 <State 57>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', HLS/hamming_original.cpp:70) [180]  (7.29 ns)

 <State 58>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', HLS/hamming_original.cpp:70) [180]  (7.29 ns)

 <State 59>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', HLS/hamming_original.cpp:70) [180]  (7.29 ns)

 <State 60>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', HLS/hamming_original.cpp:70) [180]  (7.29 ns)

 <State 61>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', HLS/hamming_original.cpp:70) [180]  (7.29 ns)

 <State 62>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', HLS/hamming_original.cpp:70) [180]  (7.29 ns)

 <State 63>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', HLS/hamming_original.cpp:70) [180]  (7.29 ns)

 <State 64>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', HLS/hamming_original.cpp:70) [180]  (7.29 ns)

 <State 65>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', HLS/hamming_original.cpp:70) [180]  (7.29 ns)

 <State 66>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', HLS/hamming_original.cpp:70) [180]  (7.29 ns)

 <State 67>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', HLS/hamming_original.cpp:70) [180]  (7.29 ns)

 <State 68>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', HLS/hamming_original.cpp:70) [180]  (7.29 ns)

 <State 69>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', HLS/hamming_original.cpp:70) [180]  (7.29 ns)

 <State 70>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', HLS/hamming_original.cpp:70) [180]  (7.29 ns)

 <State 71>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', HLS/hamming_original.cpp:70) [180]  (7.29 ns)

 <State 72>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', HLS/hamming_original.cpp:70) [180]  (7.29 ns)

 <State 73>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', HLS/hamming_original.cpp:70) [180]  (7.29 ns)

 <State 74>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', HLS/hamming_original.cpp:70) [180]  (7.29 ns)

 <State 75>: 7.29ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', HLS/hamming_original.cpp:70) [180]  (7.29 ns)

 <State 76>: 8.64ns
The critical path consists of the following:
	'ddiv' operation ('tmp_4', HLS/hamming_original.cpp:70) [180]  (7.29 ns)
	'store' operation (HLS/hamming_original.cpp:70) of variable 'tmp_4', HLS/hamming_original.cpp:70 on array 'hamming_window', HLS/hamming_original.cpp:57 [183]  (1.35 ns)

 <State 77>: 0.897ns
The critical path consists of the following:
	'phi' operation ('frame') with incoming values : ('frame', HLS/hamming_original.cpp:73) [188]  (0 ns)
	'add' operation ('frame', HLS/hamming_original.cpp:73) [191]  (0.897 ns)

 <State 78>: 2.34ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', HLS/hamming_original.cpp:75) [197]  (0 ns)
	'add' operation ('tmp_9', HLS/hamming_original.cpp:78) [206]  (0.989 ns)
	'getelementptr' operation ('input_data_M_real_a', HLS/hamming_original.cpp:78) [208]  (0 ns)
	'load' operation ('input_data_M_real_l', HLS/hamming_original.cpp:78) on array 'input_data_M_real' [209]  (1.35 ns)

 <State 79>: 1.35ns
The critical path consists of the following:
	'load' operation ('input_data_M_real_l', HLS/hamming_original.cpp:78) on array 'input_data_M_real' [209]  (1.35 ns)

 <State 80>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_11', HLS/hamming_original.cpp:78) [212]  (8.33 ns)

 <State 81>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_11', HLS/hamming_original.cpp:78) [212]  (8.33 ns)

 <State 82>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_11', HLS/hamming_original.cpp:78) [212]  (8.33 ns)

 <State 83>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_11', HLS/hamming_original.cpp:78) [212]  (8.33 ns)

 <State 84>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_11', HLS/hamming_original.cpp:78) [212]  (8.33 ns)

 <State 85>: 1.35ns
The critical path consists of the following:
	'getelementptr' operation ('data_frame_addr', HLS/hamming_original.cpp:77) [205]  (0 ns)
	'store' operation (HLS/hamming_original.cpp:78) of variable 'tmp_11', HLS/hamming_original.cpp:78 on array 'data_frame', HLS/hamming_original.cpp:56 [213]  (1.35 ns)

 <State 86>: 1.35ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', HLS/hamming_original.cpp:81) [218]  (0 ns)
	'getelementptr' operation ('data_frame_addr_1', HLS/hamming_original.cpp:83) [225]  (0 ns)
	'load' operation ('v', HLS/hamming_original.cpp:83) on array 'data_frame', HLS/hamming_original.cpp:56 [226]  (1.35 ns)

 <State 87>: 8.58ns
The critical path consists of the following:
	'load' operation ('v', HLS/hamming_original.cpp:83) on array 'data_frame', HLS/hamming_original.cpp:56 [226]  (1.35 ns)
	'sub' operation ('F2', HLS/hamming_original.cpp:83) [238]  (0.962 ns)
	'add' operation ('tmp_18', HLS/hamming_original.cpp:83) [241]  (0.962 ns)
	'select' operation ('sh_amt', HLS/hamming_original.cpp:83) [243]  (0.431 ns)
	'icmp' operation ('tmp_27', HLS/hamming_original.cpp:83) [247]  (0.861 ns)
	'and' operation ('sel_tmp8', HLS/hamming_original.cpp:83) [261]  (0.331 ns)
	'select' operation ('newSel1', HLS/hamming_original.cpp:83) [269]  (1.7 ns)
	'select' operation ('newSel2', HLS/hamming_original.cpp:83) [271]  (1.45 ns)
	'select' operation ('newSel3', HLS/hamming_original.cpp:83) [273]  (0.525 ns)

 <State 88>: 1.95ns
The critical path consists of the following:
	fifo write on port 'to_FFT' (HLS/hamming_original.cpp:83) [275]  (1.95 ns)

 <State 89>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', HLS/hamming_original.cpp:89) [282]  (0.755 ns)

 <State 90>: 1.95ns
The critical path consists of the following:
	fifo read on port 'from_FFT' (HLS/hamming_original.cpp:91) [289]  (1.95 ns)

 <State 91>: 8.59ns
The critical path consists of the following:
	'mul' operation ('r.V', HLS/hamming_original.cpp:93) [295]  (3.88 ns)
	'add' operation ('ret.V', HLS/hamming_original.cpp:94) [300]  (1.47 ns)
	'sub' operation ('p_neg', HLS/hamming_original.cpp:94) [302]  (1.47 ns)
	'sub' operation ('p_neg_t', HLS/hamming_original.cpp:94) [305]  (1.35 ns)
	'select' operation ('tmp_21', HLS/hamming_original.cpp:94) [308]  (0.416 ns)

 <State 92>: 6.71ns
The critical path consists of the following:
	'sub' operation ('tmp.V', HLS/hamming_original.cpp:94) [312]  (1.36 ns)
	'select' operation ('tmp.V', HLS/hamming_original.cpp:94) [313]  (0.416 ns)
	'ctlz' operation ('tmp_24', HLS/hamming_original.cpp:94) [317]  (2.01 ns)
	'add' operation ('NZeros', HLS/hamming_original.cpp:94) [324]  (1.2 ns)
	'select' operation ('l', HLS/hamming_original.cpp:94) [325]  (0.525 ns)
	'sub' operation ('tmp_32', HLS/hamming_original.cpp:94) [326]  (1.2 ns)

 <State 93>: 7.79ns
The critical path consists of the following:
	'sub' operation ('tmp_72', HLS/hamming_original.cpp:94) [331]  (0.897 ns)
	'lshr' operation ('tmp_74', HLS/hamming_original.cpp:94) [333]  (0 ns)
	'and' operation ('__Result__', HLS/hamming_original.cpp:94) [334]  (0 ns)
	'icmp' operation ('tmp_40', HLS/hamming_original.cpp:94) [335]  (1.48 ns)
	'and' operation ('a', HLS/hamming_original.cpp:94) [336]  (0 ns)
	'or' operation ('tmp_43', HLS/hamming_original.cpp:94) [341]  (0 ns)
	'add' operation ('m', HLS/hamming_original.cpp:94) [354]  (1.7 ns)
	'select' operation ('tmp_66_cast_cast_cas', HLS/hamming_original.cpp:94) [358]  (0.451 ns)
	'add' operation ('p_Repl2_2_trunc', HLS/hamming_original.cpp:94) [361]  (1.07 ns)
	'select' operation ('p_s', HLS/hamming_original.cpp:94) [365]  (0.499 ns)
	'store' operation (HLS/hamming_original.cpp:94) of variable 'p_s', HLS/hamming_original.cpp:94 on array 'output_data' [369]  (1.35 ns)
	blocking operation 0.331 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
