# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../lab3/lab3.srcs/sources_1/new/FA.vhd" \
"../../../../../lab3/lab3.srcs/sources_1/new/HA.vhd" \
"../../../../../lab3/lab3.srcs/sources_1/new/RCA_4.vhd" \
"../../../../lab9.srcs/sim_1/new/RCA_3_Sim.vhd" \

# Do not sort compile order
nosort
