<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_T_Aca_U_Ru_e5596e3e</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_T_Aca_U_Ru_e5596e3e'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_T_Aca_U_Ru_e5596e3e')">rsnoc_z_H_R_T_Aca_U_Ru_e5596e3e</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 95.23</td>
<td class="s9 cl rt"><a href="mod775.html#Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod775.html#Toggle" > 91.06</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod775.html#Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod775.html#inst_tag_73290"  onclick="showContent('inst_tag_73290')">config_ss_tb.DUT.flexnoc.Switch15_main.DtpTxClkAdapt_fpga_ahb_s0_T_Async</a></td>
<td class="s4 cl rt"> 46.39</td>
<td class="s7 cl rt"><a href="mod775.html#inst_tag_73290_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod775.html#inst_tag_73290_Toggle" >  3.46</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod775.html#inst_tag_73290_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod775.html#inst_tag_73291"  onclick="showContent('inst_tag_73291')">config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.DtpTxClkAdapt_Switch15Resp_Async</a></td>
<td class="s4 cl rt"> 46.39</td>
<td class="s7 cl rt"><a href="mod775.html#inst_tag_73291_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod775.html#inst_tag_73291_Toggle" >  3.46</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod775.html#inst_tag_73291_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod775.html#inst_tag_73288"  onclick="showContent('inst_tag_73288')">config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></td>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod775.html#inst_tag_73288_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod775.html#inst_tag_73288_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod775.html#inst_tag_73288_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod775.html#inst_tag_73289"  onclick="showContent('inst_tag_73289')">config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></td>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod775.html#inst_tag_73289_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod775.html#inst_tag_73289_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod775.html#inst_tag_73289_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod775.html#inst_tag_73293"  onclick="showContent('inst_tag_73293')">config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch13_Async</a></td>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod775.html#inst_tag_73293_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod775.html#inst_tag_73293_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod775.html#inst_tag_73293_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod775.html#inst_tag_73294"  onclick="showContent('inst_tag_73294')">config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch14_Async</a></td>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod775.html#inst_tag_73294_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod775.html#inst_tag_73294_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod775.html#inst_tag_73294_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod775.html#inst_tag_73295"  onclick="showContent('inst_tag_73295')">config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch20_Async</a></td>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod775.html#inst_tag_73295_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod775.html#inst_tag_73295_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod775.html#inst_tag_73295_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod775.html#inst_tag_73296"  onclick="showContent('inst_tag_73296')">config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch23_Async</a></td>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod775.html#inst_tag_73296_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod775.html#inst_tag_73296_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod775.html#inst_tag_73296_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod775.html#inst_tag_73298"  onclick="showContent('inst_tag_73298')">config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></td>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod775.html#inst_tag_73298_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod775.html#inst_tag_73298_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod775.html#inst_tag_73298_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod775.html#inst_tag_73299"  onclick="showContent('inst_tag_73299')">config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></td>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod775.html#inst_tag_73299_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod775.html#inst_tag_73299_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod775.html#inst_tag_73299_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod775.html#inst_tag_73292"  onclick="showContent('inst_tag_73292')">config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.DtpTxClkAdapt_Switch1Resp002_Async</a></td>
<td class="s8 cl rt"> 85.61</td>
<td class="s9 cl rt"><a href="mod775.html#inst_tag_73292_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod775.html#inst_tag_73292_Toggle" > 62.20</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod775.html#inst_tag_73292_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod775.html#inst_tag_73300"  onclick="showContent('inst_tag_73300')">config_ss_tb.DUT.flexnoc.ddr_axi_s1_T_main.DtpTxClkAdapt_Switch1Resp003_Async</a></td>
<td class="s8 cl rt"> 85.88</td>
<td class="s9 cl rt"><a href="mod775.html#inst_tag_73300_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod775.html#inst_tag_73300_Toggle" > 63.01</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod775.html#inst_tag_73300_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod775.html#inst_tag_73302"  onclick="showContent('inst_tag_73302')">config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpTxClkAdapt_fpga_axi_m1_I_Async</a></td>
<td class="s8 cl rt"> 86.70</td>
<td class="s9 cl rt"><a href="mod775.html#inst_tag_73302_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod775.html#inst_tag_73302_Toggle" > 65.45</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod775.html#inst_tag_73302_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod775.html#inst_tag_73297"  onclick="showContent('inst_tag_73297')">config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_T_Async</a></td>
<td class="s9 cl rt"> 92.12</td>
<td class="s9 cl rt"><a href="mod775.html#inst_tag_73297_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod775.html#inst_tag_73297_Toggle" > 81.71</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod775.html#inst_tag_73297_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod775.html#inst_tag_73301"  onclick="showContent('inst_tag_73301')">config_ss_tb.DUT.flexnoc.Link_main.DtpTxClkAdapt_ddr_axi_s1_T_Async</a></td>
<td class="s9 cl rt"> 93.20</td>
<td class="s9 cl rt"><a href="mod775.html#inst_tag_73301_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod775.html#inst_tag_73301_Toggle" > 84.96</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod775.html#inst_tag_73301_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod775.html#inst_tag_73287"  onclick="showContent('inst_tag_73287')">config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.DtpTxClkAdapt_Switch2_Async</a></td>
<td class="s9 cl rt"> 94.35</td>
<td class="s9 cl rt"><a href="mod775.html#inst_tag_73287_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod775.html#inst_tag_73287_Toggle" > 88.41</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod775.html#inst_tag_73287_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_73290'>
<hr>
<a name="inst_tag_73290"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_73290" >config_ss_tb.DUT.flexnoc.Switch15_main.DtpTxClkAdapt_fpga_ahb_s0_T_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.39</td>
<td class="s7 cl rt"><a href="mod775.html#inst_tag_73290_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod775.html#inst_tag_73290_Toggle" >  3.46</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod775.html#inst_tag_73290_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.99</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.87</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod161.html#inst_tag_13336" >Switch15_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1051.html#inst_tag_91248" id="tag_urg_inst_91248">Rf</a></td>
<td class="s7 cl rt"> 71.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1968.html#inst_tag_243164" id="tag_urg_inst_243164">urs</a></td>
<td class="s7 cl rt"> 77.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 32.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33139" id="tag_urg_inst_33139">urs43</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33138" id="tag_urg_inst_33138">urs44</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod887.html#inst_tag_76190" id="tag_urg_inst_76190">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod887.html#inst_tag_76191" id="tag_urg_inst_76191">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_73291'>
<hr>
<a name="inst_tag_73291"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_73291" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.DtpTxClkAdapt_Switch15Resp_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.39</td>
<td class="s7 cl rt"><a href="mod775.html#inst_tag_73291_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod775.html#inst_tag_73291_Toggle" >  3.46</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod775.html#inst_tag_73291_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.99</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.87</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  2.46</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  2.46</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod859.html#inst_tag_75660" >fpga_ahb_s0_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1051.html#inst_tag_91250" id="tag_urg_inst_91250">Rf</a></td>
<td class="s7 cl rt"> 71.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1968.html#inst_tag_243165" id="tag_urg_inst_243165">urs</a></td>
<td class="s7 cl rt"> 77.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 32.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33143" id="tag_urg_inst_33143">urs43</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33142" id="tag_urg_inst_33142">urs44</a></td>
<td class="s8 cl rt"> 84.62</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.85</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod887.html#inst_tag_76193" id="tag_urg_inst_76193">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod887.html#inst_tag_76194" id="tag_urg_inst_76194">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_73288'>
<hr>
<a name="inst_tag_73288"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_73288" >config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod775.html#inst_tag_73288_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod775.html#inst_tag_73288_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod775.html#inst_tag_73288_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.21</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.77</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 14.69</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.69</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod603.html#inst_tag_58953" >Switch20Resp_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1051.html#inst_tag_91241" id="tag_urg_inst_91241">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1968.html#inst_tag_243161" id="tag_urg_inst_243161">urs</a></td>
<td class="s7 cl rt"> 78.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33125" id="tag_urg_inst_33125">urs43</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33124" id="tag_urg_inst_33124">urs44</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod887.html#inst_tag_76180" id="tag_urg_inst_76180">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod887.html#inst_tag_76181" id="tag_urg_inst_76181">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_73289'>
<hr>
<a name="inst_tag_73289"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_73289" >config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod775.html#inst_tag_73289_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod775.html#inst_tag_73289_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod775.html#inst_tag_73289_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.21</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.77</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 34.62</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.62</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod367.html#inst_tag_31412" >Switch23Resp_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1051.html#inst_tag_91243" id="tag_urg_inst_91243">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1968.html#inst_tag_243162" id="tag_urg_inst_243162">urs</a></td>
<td class="s7 cl rt"> 78.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33129" id="tag_urg_inst_33129">urs43</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33128" id="tag_urg_inst_33128">urs44</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod887.html#inst_tag_76183" id="tag_urg_inst_76183">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod887.html#inst_tag_76184" id="tag_urg_inst_76184">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_73293'>
<hr>
<a name="inst_tag_73293"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_73293" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch13_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod775.html#inst_tag_73293_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod775.html#inst_tag_73293_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod775.html#inst_tag_73293_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.21</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.77</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 35.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1550.html#inst_tag_187792" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1051.html#inst_tag_91260" id="tag_urg_inst_91260">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1968.html#inst_tag_243170" id="tag_urg_inst_243170">urs</a></td>
<td class="s7 cl rt"> 78.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33163" id="tag_urg_inst_33163">urs43</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33162" id="tag_urg_inst_33162">urs44</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod887.html#inst_tag_76208" id="tag_urg_inst_76208">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod887.html#inst_tag_76209" id="tag_urg_inst_76209">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_73294'>
<hr>
<a name="inst_tag_73294"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_73294" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch14_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod775.html#inst_tag_73294_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod775.html#inst_tag_73294_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod775.html#inst_tag_73294_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.21</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.77</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 35.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1550.html#inst_tag_187792" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1051.html#inst_tag_91261" id="tag_urg_inst_91261">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1968.html#inst_tag_243171" id="tag_urg_inst_243171">urs</a></td>
<td class="s7 cl rt"> 78.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33165" id="tag_urg_inst_33165">urs43</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33164" id="tag_urg_inst_33164">urs44</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod887.html#inst_tag_76210" id="tag_urg_inst_76210">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod887.html#inst_tag_76211" id="tag_urg_inst_76211">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_73295'>
<hr>
<a name="inst_tag_73295"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_73295" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch20_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod775.html#inst_tag_73295_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod775.html#inst_tag_73295_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod775.html#inst_tag_73295_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.21</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.77</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 35.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1550.html#inst_tag_187792" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1051.html#inst_tag_91262" id="tag_urg_inst_91262">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1968.html#inst_tag_243172" id="tag_urg_inst_243172">urs</a></td>
<td class="s7 cl rt"> 78.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33167" id="tag_urg_inst_33167">urs43</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33166" id="tag_urg_inst_33166">urs44</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod887.html#inst_tag_76212" id="tag_urg_inst_76212">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod887.html#inst_tag_76213" id="tag_urg_inst_76213">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_73296'>
<hr>
<a name="inst_tag_73296"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_73296" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch23_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod775.html#inst_tag_73296_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod775.html#inst_tag_73296_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod775.html#inst_tag_73296_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.21</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.77</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 35.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1550.html#inst_tag_187792" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1051.html#inst_tag_91263" id="tag_urg_inst_91263">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1968.html#inst_tag_243173" id="tag_urg_inst_243173">urs</a></td>
<td class="s7 cl rt"> 78.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33169" id="tag_urg_inst_33169">urs43</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33168" id="tag_urg_inst_33168">urs44</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod887.html#inst_tag_76214" id="tag_urg_inst_76214">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod887.html#inst_tag_76215" id="tag_urg_inst_76215">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_73298'>
<hr>
<a name="inst_tag_73298"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_73298" >config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod775.html#inst_tag_73298_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod775.html#inst_tag_73298_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod775.html#inst_tag_73298_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.21</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.77</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s1 cl rt"> 14.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod51.html#inst_tag_2595" >Switch14Resp_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1051.html#inst_tag_91267" id="tag_urg_inst_91267">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1968.html#inst_tag_243176" id="tag_urg_inst_243176">urs</a></td>
<td class="s7 cl rt"> 78.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33177" id="tag_urg_inst_33177">urs43</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33176" id="tag_urg_inst_33176">urs44</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod887.html#inst_tag_76221" id="tag_urg_inst_76221">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod887.html#inst_tag_76222" id="tag_urg_inst_76222">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_73299'>
<hr>
<a name="inst_tag_73299"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_73299" >config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 46.46</td>
<td class="s7 cl rt"><a href="mod775.html#inst_tag_73299_Line" > 72.09</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod775.html#inst_tag_73299_Toggle" >  3.66</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod775.html#inst_tag_73299_Branch" > 63.64</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.21</td>
<td class="s8 cl rt"> 85.39</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.77</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s7 cl rt"> 79.69</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 24.83</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 24.83</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod67.html#inst_tag_2880" >Switch13Resp_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1051.html#inst_tag_91269" id="tag_urg_inst_91269">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1968.html#inst_tag_243177" id="tag_urg_inst_243177">urs</a></td>
<td class="s7 cl rt"> 78.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 34.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33181" id="tag_urg_inst_33181">urs43</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33180" id="tag_urg_inst_33180">urs44</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod887.html#inst_tag_76224" id="tag_urg_inst_76224">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod887.html#inst_tag_76225" id="tag_urg_inst_76225">uu26</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_73292'>
<hr>
<a name="inst_tag_73292"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy9.html#tag_urg_inst_73292" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.DtpTxClkAdapt_Switch1Resp002_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.61</td>
<td class="s9 cl rt"><a href="mod775.html#inst_tag_73292_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod775.html#inst_tag_73292_Toggle" > 62.20</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod775.html#inst_tag_73292_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 77.17</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.07</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 85.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.22</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod857.html#inst_tag_75635" >ddr_axi_s2_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1051.html#inst_tag_91258" id="tag_urg_inst_91258">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1968.html#inst_tag_243169" id="tag_urg_inst_243169">urs</a></td>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33159" id="tag_urg_inst_33159">urs43</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33158" id="tag_urg_inst_33158">urs44</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod887.html#inst_tag_76205" id="tag_urg_inst_76205">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod887.html#inst_tag_76206" id="tag_urg_inst_76206">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_73300'>
<hr>
<a name="inst_tag_73300"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy10.html#tag_urg_inst_73300" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_T_main.DtpTxClkAdapt_Switch1Resp003_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 85.88</td>
<td class="s9 cl rt"><a href="mod775.html#inst_tag_73300_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod775.html#inst_tag_73300_Toggle" > 63.01</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod775.html#inst_tag_73300_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 77.32</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 64.67</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 85.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod873.html#inst_tag_75965" >ddr_axi_s1_T_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1051.html#inst_tag_91271" id="tag_urg_inst_91271">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1968.html#inst_tag_243178" id="tag_urg_inst_243178">urs</a></td>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33185" id="tag_urg_inst_33185">urs43</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33184" id="tag_urg_inst_33184">urs44</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod887.html#inst_tag_76227" id="tag_urg_inst_76227">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod887.html#inst_tag_76228" id="tag_urg_inst_76228">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_73302'>
<hr>
<a name="inst_tag_73302"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_73302" >config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpTxClkAdapt_fpga_axi_m1_I_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 86.70</td>
<td class="s9 cl rt"><a href="mod775.html#inst_tag_73302_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod775.html#inst_tag_73302_Toggle" > 65.45</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod775.html#inst_tag_73302_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 77.77</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 66.47</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 28.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 28.74</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod980.html#inst_tag_83341" >Switch1Resp002_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1051.html#inst_tag_91280" id="tag_urg_inst_91280">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1968.html#inst_tag_243180" id="tag_urg_inst_243180">urs</a></td>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33203" id="tag_urg_inst_33203">urs43</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33202" id="tag_urg_inst_33202">urs44</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod887.html#inst_tag_76238" id="tag_urg_inst_76238">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod887.html#inst_tag_76239" id="tag_urg_inst_76239">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_73297'>
<hr>
<a name="inst_tag_73297"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_73297" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_T_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 92.12</td>
<td class="s9 cl rt"><a href="mod775.html#inst_tag_73297_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod775.html#inst_tag_73297_Toggle" > 81.71</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod775.html#inst_tag_73297_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 80.77</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.44</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 35.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 35.86</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod1550.html#inst_tag_187792" >Switch2_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1051.html#inst_tag_91264" id="tag_urg_inst_91264">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1968.html#inst_tag_243174" id="tag_urg_inst_243174">urs</a></td>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33171" id="tag_urg_inst_33171">urs43</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33170" id="tag_urg_inst_33170">urs44</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod887.html#inst_tag_76216" id="tag_urg_inst_76216">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod887.html#inst_tag_76217" id="tag_urg_inst_76217">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_73301'>
<hr>
<a name="inst_tag_73301"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy17.html#tag_urg_inst_73301" >config_ss_tb.DUT.flexnoc.Link_main.DtpTxClkAdapt_ddr_axi_s1_T_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 93.20</td>
<td class="s9 cl rt"><a href="mod775.html#inst_tag_73301_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod775.html#inst_tag_73301_Toggle" > 84.96</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod775.html#inst_tag_73301_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 81.37</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.84</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 84.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 84.84</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod770.html#inst_tag_73282" >Link_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1051.html#inst_tag_91273" id="tag_urg_inst_91273">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1968.html#inst_tag_243179" id="tag_urg_inst_243179">urs</a></td>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33189" id="tag_urg_inst_33189">urs43</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33188" id="tag_urg_inst_33188">urs44</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod887.html#inst_tag_76230" id="tag_urg_inst_76230">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod887.html#inst_tag_76231" id="tag_urg_inst_76231">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_73287'>
<hr>
<a name="inst_tag_73287"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy7.html#tag_urg_inst_73287" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.DtpTxClkAdapt_Switch2_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 94.35</td>
<td class="s9 cl rt"><a href="mod775.html#inst_tag_73287_Line" > 97.67</a></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"><a href="mod775.html#inst_tag_73287_Toggle" > 88.41</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod775.html#inst_tag_73287_Branch" > 96.97</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.00</td>
<td class="s9 cl rt"> 97.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.38</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 96.88</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 83.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.21</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod537.html#inst_tag_38562" >fpga_axi_m1_I_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1051.html#inst_tag_91240" id="tag_urg_inst_91240">Rf</a></td>
<td class="s7 cl rt"> 72.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 54.00</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1968.html#inst_tag_243160" id="tag_urg_inst_243160">urs</a></td>
<td class="s9 cl rt"> 94.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33123" id="tag_urg_inst_33123">urs43</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod474.html#inst_tag_33122" id="tag_urg_inst_33122">urs44</a></td>
<td class="s8 cl rt"> 85.90</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 57.69</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod887.html#inst_tag_76178" id="tag_urg_inst_76178">uu</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod887.html#inst_tag_76179" id="tag_urg_inst_76179">uu26</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_T_Aca_U_Ru_e5596e3e'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod775.html" >rsnoc_z_H_R_T_Aca_U_Ru_e5596e3e</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       1/1          			3'b101  : RdData_0 = RegData_5 ;
9381       1/1          			3'b100  : RdData_0 = RegData_4 ;
9382       1/1          			3'b011  : RdData_0 = RegData_3 ;
9383       1/1          			3'b010  : RdData_0 = RegData_2 ;
9384       1/1          			3'b001  : RdData_0 = RegData_1 ;
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod775.html" >rsnoc_z_H_R_T_Aca_U_Ru_e5596e3e</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">448</td>
<td class="rt">91.06 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">227</td>
<td class="rt">92.28 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">221</td>
<td class="rt">89.84 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">448</td>
<td class="rt">91.06 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">227</td>
<td class="rt">92.28 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">221</td>
<td class="rt">89.84 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[47:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[85:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[86]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[88:87]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[91:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[103:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[85:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:87]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod775.html" >rsnoc_z_H_R_T_Aca_U_Ru_e5596e3e</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_73290'>
<a name="inst_tag_73290_Line"></a>
<b>Line Coverage for Instance : <a href="mod775.html#inst_tag_73290" >config_ss_tb.DUT.flexnoc.Switch15_main.DtpTxClkAdapt_fpga_ahb_s0_T_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_73290_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod775.html#inst_tag_73290" >config_ss_tb.DUT.flexnoc.Switch15_main.DtpTxClkAdapt_fpga_ahb_s0_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">17</td>
<td class="rt">3.46  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">12</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">17</td>
<td class="rt">3.46  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">12</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_73290_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod775.html#inst_tag_73290" >config_ss_tb.DUT.flexnoc.Switch15_main.DtpTxClkAdapt_fpga_ahb_s0_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_73291'>
<a name="inst_tag_73291_Line"></a>
<b>Line Coverage for Instance : <a href="mod775.html#inst_tag_73291" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.DtpTxClkAdapt_Switch15Resp_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_73291_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod775.html#inst_tag_73291" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.DtpTxClkAdapt_Switch15Resp_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">17</td>
<td class="rt">3.46  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">12</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">4</td>
<td class="rt">16.67 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">17</td>
<td class="rt">3.46  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">12</td>
<td class="rt">4.88  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_73291_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod775.html#inst_tag_73291" >config_ss_tb.DUT.flexnoc.fpga_ahb_s0_T_main.DtpTxClkAdapt_Switch15Resp_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_73288'>
<a name="inst_tag_73288_Line"></a>
<b>Line Coverage for Instance : <a href="mod775.html#inst_tag_73288" >config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_73288_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod775.html#inst_tag_73288" >config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_73288_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod775.html#inst_tag_73288" >config_ss_tb.DUT.flexnoc.Switch20Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_73289'>
<a name="inst_tag_73289_Line"></a>
<b>Line Coverage for Instance : <a href="mod775.html#inst_tag_73289" >config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_73289_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod775.html#inst_tag_73289" >config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_73289_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod775.html#inst_tag_73289" >config_ss_tb.DUT.flexnoc.Switch23Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_73293'>
<a name="inst_tag_73293_Line"></a>
<b>Line Coverage for Instance : <a href="mod775.html#inst_tag_73293" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch13_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_73293_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod775.html#inst_tag_73293" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch13_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_73293_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod775.html#inst_tag_73293" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch13_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_73294'>
<a name="inst_tag_73294_Line"></a>
<b>Line Coverage for Instance : <a href="mod775.html#inst_tag_73294" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch14_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_73294_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod775.html#inst_tag_73294" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch14_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_73294_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod775.html#inst_tag_73294" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch14_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_73295'>
<a name="inst_tag_73295_Line"></a>
<b>Line Coverage for Instance : <a href="mod775.html#inst_tag_73295" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch20_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_73295_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod775.html#inst_tag_73295" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch20_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_73295_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod775.html#inst_tag_73295" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch20_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_73296'>
<a name="inst_tag_73296_Line"></a>
<b>Line Coverage for Instance : <a href="mod775.html#inst_tag_73296" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch23_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_73296_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod775.html#inst_tag_73296" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch23_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_73296_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod775.html#inst_tag_73296" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_Switch23_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_73298'>
<a name="inst_tag_73298_Line"></a>
<b>Line Coverage for Instance : <a href="mod775.html#inst_tag_73298" >config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_73298_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod775.html#inst_tag_73298" >config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_73298_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod775.html#inst_tag_73298" >config_ss_tb.DUT.flexnoc.Switch14Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_73299'>
<a name="inst_tag_73299_Line"></a>
<b>Line Coverage for Instance : <a href="mod775.html#inst_tag_73299" >config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>43</td><td>31</td><td>72.09</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s2"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>2</td><td>25.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       <font color = "red">0/1     ==>  			RegData_5 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       <font color = "red">0/1     ==>  			RegData_4 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       <font color = "red">0/1     ==>  			3'b101  : RdData_0 = RegData_5 ;</font>
9381       <font color = "red">0/1     ==>  			3'b100  : RdData_0 = RegData_4 ;</font>
9382       <font color = "red">0/1     ==>  			3'b011  : RdData_0 = RegData_3 ;</font>
9383       <font color = "red">0/1     ==>  			3'b010  : RdData_0 = RegData_2 ;</font>
9384       <font color = "red">0/1     ==>  			3'b001  : RdData_0 = RegData_1 ;</font>
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_73299_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod775.html#inst_tag_73299" >config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">5</td>
<td class="rt">20.83 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">18</td>
<td class="rt">3.66  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">13</td>
<td class="rt">5.28  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">5</td>
<td class="rt">2.03  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[109:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[107:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_73299_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod775.html#inst_tag_73299" >config_ss_tb.DUT.flexnoc.Switch13Resp_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">21</td>
<td class="rt">63.64 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s1">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">1</td>
<td class="rt">14.29 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "red">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "red">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "red">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "red">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "red">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "red">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "red">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "red">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b100 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b011 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>3'b001 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_73292'>
<a name="inst_tag_73292_Line"></a>
<b>Line Coverage for Instance : <a href="mod775.html#inst_tag_73292" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       1/1          			3'b101  : RdData_0 = RegData_5 ;
9381       1/1          			3'b100  : RdData_0 = RegData_4 ;
9382       1/1          			3'b011  : RdData_0 = RegData_3 ;
9383       1/1          			3'b010  : RdData_0 = RegData_2 ;
9384       1/1          			3'b001  : RdData_0 = RegData_1 ;
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_73292_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod775.html#inst_tag_73292" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">306</td>
<td class="rt">62.20 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">156</td>
<td class="rt">63.41 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">150</td>
<td class="rt">60.98 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">306</td>
<td class="rt">62.20 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">156</td>
<td class="rt">63.41 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">150</td>
<td class="rt">60.98 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[56:53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[78:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[84:79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[86:85]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[88:87]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[99:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[103:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[78:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[84:79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:85]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88:87]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[90:89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_73292_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod775.html#inst_tag_73292" >config_ss_tb.DUT.flexnoc.ddr_axi_s2_T_main.DtpTxClkAdapt_Switch1Resp002_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_73300'>
<a name="inst_tag_73300_Line"></a>
<b>Line Coverage for Instance : <a href="mod775.html#inst_tag_73300" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_T_main.DtpTxClkAdapt_Switch1Resp003_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       1/1          			3'b101  : RdData_0 = RegData_5 ;
9381       1/1          			3'b100  : RdData_0 = RegData_4 ;
9382       1/1          			3'b011  : RdData_0 = RegData_3 ;
9383       1/1          			3'b010  : RdData_0 = RegData_2 ;
9384       1/1          			3'b001  : RdData_0 = RegData_1 ;
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_73300_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod775.html#inst_tag_73300" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_T_main.DtpTxClkAdapt_Switch1Resp003_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">310</td>
<td class="rt">63.01 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">158</td>
<td class="rt">64.23 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">152</td>
<td class="rt">61.79 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">310</td>
<td class="rt">63.01 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">158</td>
<td class="rt">64.23 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">152</td>
<td class="rt">61.79 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[78:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[85:79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[86]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[88:87]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[91:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[97:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[104:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[78:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[85:79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88:87]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[97:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_73300_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod775.html#inst_tag_73300" >config_ss_tb.DUT.flexnoc.ddr_axi_s1_T_main.DtpTxClkAdapt_Switch1Resp003_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_73302'>
<a name="inst_tag_73302_Line"></a>
<b>Line Coverage for Instance : <a href="mod775.html#inst_tag_73302" >config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpTxClkAdapt_fpga_axi_m1_I_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       1/1          			3'b101  : RdData_0 = RegData_5 ;
9381       1/1          			3'b100  : RdData_0 = RegData_4 ;
9382       1/1          			3'b011  : RdData_0 = RegData_3 ;
9383       1/1          			3'b010  : RdData_0 = RegData_2 ;
9384       1/1          			3'b001  : RdData_0 = RegData_1 ;
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_73302_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod775.html#inst_tag_73302" >config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpTxClkAdapt_fpga_axi_m1_I_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s6">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">322</td>
<td class="rt">65.45 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">164</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">158</td>
<td class="rt">64.23 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s6">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">322</td>
<td class="rt">65.45 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">164</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">158</td>
<td class="rt">64.23 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[78:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[84:79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[86:85]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[88:87]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[91:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[103:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[40:37]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:41]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[56:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[78:57]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[84:79]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86:85]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88:87]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_73302_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod775.html#inst_tag_73302" >config_ss_tb.DUT.flexnoc.Switch1Resp002_main.DtpTxClkAdapt_fpga_axi_m1_I_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_73297'>
<a name="inst_tag_73297_Line"></a>
<b>Line Coverage for Instance : <a href="mod775.html#inst_tag_73297" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_T_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       1/1          			3'b101  : RdData_0 = RegData_5 ;
9381       1/1          			3'b100  : RdData_0 = RegData_4 ;
9382       1/1          			3'b011  : RdData_0 = RegData_3 ;
9383       1/1          			3'b010  : RdData_0 = RegData_2 ;
9384       1/1          			3'b001  : RdData_0 = RegData_1 ;
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_73297_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod775.html#inst_tag_73297" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">13</td>
<td class="rt">54.17 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">402</td>
<td class="rt">81.71 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">210</td>
<td class="rt">85.37 </td>
</tr><tr class="s7">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">192</td>
<td class="rt">78.05 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">13</td>
<td class="rt">54.17 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">402</td>
<td class="rt">81.71 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">210</td>
<td class="rt">85.37 </td>
</tr><tr class="s7">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">192</td>
<td class="rt">78.05 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[84:53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[89:85]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[91:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[99:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[103:102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[52]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[78:53]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[84:79]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[89:85]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[97:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99:98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103:102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_73297_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod775.html#inst_tag_73297" >config_ss_tb.DUT.flexnoc.Switch2_main.DtpTxClkAdapt_ddr_axi_s2_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_73301'>
<a name="inst_tag_73301_Line"></a>
<b>Line Coverage for Instance : <a href="mod775.html#inst_tag_73301" >config_ss_tb.DUT.flexnoc.Link_main.DtpTxClkAdapt_ddr_axi_s1_T_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       1/1          			3'b101  : RdData_0 = RegData_5 ;
9381       1/1          			3'b100  : RdData_0 = RegData_4 ;
9382       1/1          			3'b011  : RdData_0 = RegData_3 ;
9383       1/1          			3'b010  : RdData_0 = RegData_2 ;
9384       1/1          			3'b001  : RdData_0 = RegData_1 ;
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_73301_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod775.html#inst_tag_73301" >config_ss_tb.DUT.flexnoc.Link_main.DtpTxClkAdapt_ddr_axi_s1_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">13</td>
<td class="rt">54.17 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">418</td>
<td class="rt">84.96 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">214</td>
<td class="rt">86.99 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">204</td>
<td class="rt">82.93 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">13</td>
<td class="rt">54.17 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">418</td>
<td class="rt">84.96 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">214</td>
<td class="rt">86.99 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">204</td>
<td class="rt">82.93 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[53:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[54]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[85:55]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[86]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[87]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[89:88]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[91:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[97:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[99]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[102]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[104:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[85:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[97:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[98]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[99]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[101:100]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104:103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_73301_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod775.html#inst_tag_73301" >config_ss_tb.DUT.flexnoc.Link_main.DtpTxClkAdapt_ddr_axi_s1_T_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_73287'>
<a name="inst_tag_73287_Line"></a>
<b>Line Coverage for Instance : <a href="mod775.html#inst_tag_73287" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.DtpTxClkAdapt_Switch2_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>43</td><td>42</td><td>97.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9326</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9344</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9349</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9354</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9359</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9364</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9369</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9374</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s8"><td class="lf">ALWAYS</td><td>9379</td><td>8</td><td>7</td><td>87.50</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>9398</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
9325                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9326       1/1          		if ( ! Sys_Clk_RstN )
9327       1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
9328       1/1          		else if ( RegWr | ~ PwrOn )
9329       1/1          			WrCnt &lt;= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9330                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
9331                    	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
9332                    		.Clk( Sys_Clk )
9333                    	,	.Clk_ClkS( Sys_Clk_ClkS )
9334                    	,	.Clk_En( Sys_Clk_En )
9335                    	,	.Clk_EnS( Sys_Clk_EnS )
9336                    	,	.Clk_RetRstN( Sys_Clk_RetRstN )
9337                    	,	.Clk_RstN( Sys_Clk_RstN )
9338                    	,	.Clk_Tm( Sys_Clk_Tm )
9339                    	,	.I( Int_RdCnt )
9340                    	,	.O( RdCntSync )
9341                    	);
9342                    	rsnoc_z_T_C_S_C_L_R_U_A3 uu26( .I( RdCntSync ) , .O( RdCntBin ) );
9343                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9344       1/1          		if ( ! Sys_Clk_RstN )
9345       1/1          			WrPtr &lt;= #1.0 ( 3'b0 );
9346       1/1          		else if ( RegWr | ~ PwrOn )
9347       1/1          			WrPtr &lt;= #1.0 ( WrPtr + 3'b001 &amp; ~ { 3 { ( WrPtr == 3'b101 ) }  } &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
9348                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9349       1/1          		if ( ! Sys_Clk_RstN )
9350       1/1          			RegData_5 &lt;= #1.0 ( 110'b0 );
9351       1/1          		else if ( RegWr &amp; WrPtr == 3'b101 )
9352       1/1          			RegData_5 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9353                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9354       1/1          		if ( ! Sys_Clk_RstN )
9355       1/1          			RegData_4 &lt;= #1.0 ( 110'b0 );
9356       1/1          		else if ( RegWr &amp; WrPtr == 3'b100 )
9357       1/1          			RegData_4 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9358                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9359       1/1          		if ( ! Sys_Clk_RstN )
9360       1/1          			RegData_3 &lt;= #1.0 ( 110'b0 );
9361       1/1          		else if ( RegWr &amp; WrPtr == 3'b011 )
9362       1/1          			RegData_3 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9363                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9364       1/1          		if ( ! Sys_Clk_RstN )
9365       1/1          			RegData_2 &lt;= #1.0 ( 110'b0 );
9366       1/1          		else if ( RegWr &amp; WrPtr == 3'b010 )
9367       1/1          			RegData_2 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9368                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9369       1/1          		if ( ! Sys_Clk_RstN )
9370       1/1          			RegData_1 &lt;= #1.0 ( 110'b0 );
9371       1/1          		else if ( RegWr &amp; WrPtr == 3'b001 )
9372       1/1          			RegData_1 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9373                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9374       1/1          		if ( ! Sys_Clk_RstN )
9375       1/1          			RegData_0 &lt;= #1.0 ( 110'b0 );
9376       1/1          		else if ( RegWr &amp; WrPtr == 3'b0 )
9377       1/1          			RegData_0 &lt;= #1.0 ( RegDataIn );
                        MISSING_ELSE
9378                    	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or RegData_4  or RegData_5  or u_7d1d ) begin
9379       1/1          		case ( u_7d1d )
9380       1/1          			3'b101  : RdData_0 = RegData_5 ;
9381       1/1          			3'b100  : RdData_0 = RegData_4 ;
9382       1/1          			3'b011  : RdData_0 = RegData_3 ;
9383       1/1          			3'b010  : RdData_0 = RegData_2 ;
9384       1/1          			3'b001  : RdData_0 = RegData_1 ;
9385       1/1          			3'b0    : RdData_0 = RegData_0 ;
9386       <font color = "red">0/1     ==>  			default : RdData_0 = 110'b0 ;</font>
9387                    		endcase
9388                    	end
9389                    	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
9390                    	assign Int_WrCnt = WrCnt;
9391                    	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
9392                    	assign WrEmpty = RdCntSync == WrCnt;
9393                    	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
9394                    	assign WakeUp_Rx = Rx_Vld;
9395                    	assign WakeUpPwr = PwrOn ^ u_ecd1;
9396                    	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
9397                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
9398       1/1          		if ( ! Sys_Clk_RstN )
9399       1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
9400       1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_73287_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod775.html#inst_tag_73287" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.DtpTxClkAdapt_Switch2_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">13</td>
<td class="rt">54.17 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">492</td>
<td class="rt">435</td>
<td class="rt">88.41 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">222</td>
<td class="rt">90.24 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">213</td>
<td class="rt">86.59 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">13</td>
<td class="rt">54.17 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">492</td>
<td class="rt">435</td>
<td class="rt">88.41 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">246</td>
<td class="rt">222</td>
<td class="rt">90.24 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">246</td>
<td class="rt">213</td>
<td class="rt">86.59 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[50:48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[84:51]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[86:85]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[87]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[89:88]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[91:90]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[103:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[105]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_Data[109:108]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[35:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[37:36]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[47:38]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[48]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[85:49]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[86]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[87]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[88]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[91:89]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[92]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[102:93]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[103]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[104]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[105]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Data[107:106]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_73287_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod775.html#inst_tag_73287" >config_ss_tb.DUT.flexnoc.fpga_axi_m1_I_main.DtpTxClkAdapt_Switch2_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">33</td>
<td class="rt">32</td>
<td class="rt">96.97 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9326</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9344</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9349</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9354</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9359</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9364</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9369</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9374</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s8">
<td>CASE</td>
<td class="rt">9379</td>
<td class="rt">7</td>
<td class="rt">6</td>
<td class="rt">85.71 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">9398</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9326       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9327       			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9328       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9329       			WrCnt <= #1.0 ( ( u_4f0 ^ { 1'b0 , u_4f0 [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9344       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9345       			WrPtr <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
9346       		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
9347       			WrPtr <= #1.0 ( WrPtr + 3'b001 & ~ { 3 { ( WrPtr == 3'b101 ) }  } & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9349       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9350       			RegData_5 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9351       		else if ( RegWr & WrPtr == 3'b101 )
           		     <font color = "green">-2-</font>  
9352       			RegData_5 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9354       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9355       			RegData_4 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9356       		else if ( RegWr & WrPtr == 3'b100 )
           		     <font color = "green">-2-</font>  
9357       			RegData_4 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9359       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9360       			RegData_3 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9361       		else if ( RegWr & WrPtr == 3'b011 )
           		     <font color = "green">-2-</font>  
9362       			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9364       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9365       			RegData_2 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9366       		else if ( RegWr & WrPtr == 3'b010 )
           		     <font color = "green">-2-</font>  
9367       			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9369       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9370       			RegData_1 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9371       		else if ( RegWr & WrPtr == 3'b001 )
           		     <font color = "green">-2-</font>  
9372       			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9374       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9375       			RegData_0 <= #1.0 ( 110'b0 );
           <font color = "green">			==></font>
9376       		else if ( RegWr & WrPtr == 3'b0 )
           		     <font color = "green">-2-</font>  
9377       			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9379       		case ( u_7d1d )
           		<font color = "red">-1-</font>  
9380       			3'b101  : RdData_0 = RegData_5 ;
           <font color = "green">			==></font>
9381       			3'b100  : RdData_0 = RegData_4 ;
           <font color = "green">			==></font>
9382       			3'b011  : RdData_0 = RegData_3 ;
           <font color = "green">			==></font>
9383       			3'b010  : RdData_0 = RegData_2 ;
           <font color = "green">			==></font>
9384       			3'b001  : RdData_0 = RegData_1 ;
           <font color = "green">			==></font>
9385       			3'b0    : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
9386       			default : RdData_0 = 110'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b101 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
9398       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
9399       			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
9400       		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_73287">
    <li>
      <a href="#inst_tag_73287_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_73287_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_73287_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_73288">
    <li>
      <a href="#inst_tag_73288_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_73288_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_73288_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_73289">
    <li>
      <a href="#inst_tag_73289_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_73289_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_73289_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_73290">
    <li>
      <a href="#inst_tag_73290_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_73290_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_73290_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_73291">
    <li>
      <a href="#inst_tag_73291_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_73291_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_73291_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_73292">
    <li>
      <a href="#inst_tag_73292_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_73292_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_73292_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_73293">
    <li>
      <a href="#inst_tag_73293_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_73293_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_73293_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_73294">
    <li>
      <a href="#inst_tag_73294_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_73294_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_73294_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_73295">
    <li>
      <a href="#inst_tag_73295_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_73295_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_73295_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_73296">
    <li>
      <a href="#inst_tag_73296_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_73296_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_73296_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_73297">
    <li>
      <a href="#inst_tag_73297_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_73297_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_73297_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_73298">
    <li>
      <a href="#inst_tag_73298_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_73298_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_73298_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_73299">
    <li>
      <a href="#inst_tag_73299_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_73299_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_73299_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_73300">
    <li>
      <a href="#inst_tag_73300_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_73300_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_73300_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_73301">
    <li>
      <a href="#inst_tag_73301_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_73301_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_73301_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_73302">
    <li>
      <a href="#inst_tag_73302_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_73302_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_73302_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_T_Aca_U_Ru_e5596e3e">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
