<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<board schema_version="2.1" vendor="aldec.com" name="TySOM-3-ZU7" display_name="TySOM-3-ZU7" url="https://www.aldec.com/en/products/emulation/tysom_boards/zynq_ultrascale_mpsoc_boards/tysom_3" preset_file="preset.xml">
	<images>
		<image name="tysom_3.jpg" display_name="TySOM-3-ZU7 BOARD" sub_type="board">
			<description>TySOM-3-ZU7 Board File Image</description>
		</image>
	</images>
	
	<compatible_board_revisions>
		<revision id="0">1.0</revision>
	</compatible_board_revisions>
	
	<file_version>1.0</file_version>
	
	<description>Zynq UltraScale+ TySOM-3-ZU7 Development Platform</description>
	
	<parameters>
		<parameter name="heat_sink_type" value="medium" value_type="string"/>
		<parameter name="heat_sink_temperature" value_type="range" value_min="20.0" value_max="30.0"/>
	</parameters>
	
	<jumpers></jumpers>
	
	<components>   
		<component name="part0" display_name="Zynq UltraScale+ TySOM-3-ZU7 Development Platform" type="fpga" part_name="xczu7ev-ffvc1156-2-e" pin_map_file="part0_pins.xml" vendor="aldec" spec_url="https://www.aldec.com/en/products/emulation/tysom_boards/zynq_ultrascale_mpsoc_boards/tysom_3">
			<description>FPGA part on the board</description>
			<interfaces>
				<interface mode="master" name="ps8_fixedio" type="xilinx.com:zynq_ultra_ps_e:fixedio_rtl:1.0" of_component="ps8_fixedio" preset_proc="zynq_ultra_ps_e_preset"> 
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="zynq_ultra_ps_e" order="0"/>
					</preferred_ips>
				</interface>
			</interfaces>
		</component>
		
		<component name="ps8_fixedio" display_name="PS8 fixed IO" type="chip" sub_type="fixed_io" major_group=""/>
	</components>
	
	<jtag_chains>
		<jtag_chain name="chain1">
			<position name="0" component="part0"/>
		</jtag_chain>
	</jtag_chains>
  
	<connections>
	</connections>
  
	<ip_associated_rules>
	</ip_associated_rules>
</board>

