#! 
:ivl_version "13.0 (devel)" "(s20221226-513-gef7f0a8f3-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\Users\Owner\DOCUME~1\OSS-CA~1\lib\ivl\system.vpi";
:vpi_module "C:\Users\Owner\DOCUME~1\OSS-CA~1\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\Owner\DOCUME~1\OSS-CA~1\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\Owner\DOCUME~1\OSS-CA~1\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\Owner\DOCUME~1\OSS-CA~1\lib\ivl\va_math.vpi";
:vpi_module "C:\Users\Owner\DOCUME~1\OSS-CA~1\lib\ivl\v2009.vpi";
S_000001b79a9e5fb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001b79a9e8320 .scope module, "processor_test" "processor_test" 3 2;
 .timescale 0 0;
v000001b79aa428e0_0 .var "clk", 0 0;
v000001b79aa42840_0 .var "reset", 0 0;
E_000001b79a9e39b0 .event negedge, v000001b79a9e4270_0;
S_000001b79a929c20 .scope module, "dut" "processor" 3 8, 4 1 0, S_000001b79a9e8320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v000001b79a9e5b70_0 .net *"_ivl_0", 6 0, L_000001b79aa413a0;  1 drivers
L_000001b79aa70088 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v000001b79a9e57b0_0 .net/2u *"_ivl_1", 6 0, L_000001b79aa70088;  1 drivers
v000001b79a9e5c10_0 .net *"_ivl_16", 6 0, L_000001b79aa41760;  1 drivers
L_000001b79aa70238 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v000001b79a9e5d50_0 .net/2u *"_ivl_17", 6 0, L_000001b79aa70238;  1 drivers
v000001b79a9e5e90_0 .net *"_ivl_19", 0 0, L_000001b79aa414e0;  1 drivers
L_000001b79aa70280 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001b79a9e3ff0_0 .net/2s *"_ivl_21", 1 0, L_000001b79aa70280;  1 drivers
L_000001b79aa702c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b79a9b1e60_0 .net/2s *"_ivl_23", 1 0, L_000001b79aa702c8;  1 drivers
v000001b79aa41bc0_0 .net *"_ivl_25", 1 0, L_000001b79aa416c0;  1 drivers
v000001b79aa42520_0 .net *"_ivl_3", 0 0, L_000001b79aa41440;  1 drivers
L_000001b79aa700d0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001b79aa42d40_0 .net/2s *"_ivl_5", 1 0, L_000001b79aa700d0;  1 drivers
L_000001b79aa70118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b79aa427a0_0 .net/2s *"_ivl_7", 1 0, L_000001b79aa70118;  1 drivers
v000001b79aa42660_0 .net *"_ivl_9", 1 0, L_000001b79aa41c60;  1 drivers
v000001b79aa42480_0 .net "addr", 31 0, v000001b79a9e4ef0_0;  1 drivers
v000001b79aa423e0_0 .net "clk", 0 0, v000001b79aa428e0_0;  1 drivers
v000001b79aa42e80_0 .net "data", 31 0, L_000001b79a9dd680;  1 drivers
v000001b79aa41260_0 .net "data1", 31 0, L_000001b79a9ddd80;  1 drivers
v000001b79aa42200_0 .net "data2", 31 0, L_000001b79a9dda70;  1 drivers
v000001b79aa41300_0 .net "imm32", 31 0, v000001b79a9e4130_0;  1 drivers
v000001b79aa41800_0 .net "instr", 31 0, v000001b79a9e5350_0;  1 drivers
v000001b79aa41ee0_0 .net "load_check", 0 0, L_000001b79aa41120;  1 drivers
v000001b79aa418a0_0 .var "operation", 3 0;
v000001b79aa42700_0 .var "opr2", 31 0;
v000001b79aa42020_0 .net "reset", 0 0, v000001b79aa42840_0;  1 drivers
v000001b79aa42340_0 .net "result", 31 0, v000001b79a9e4bd0_0;  1 drivers
v000001b79aa42f20_0 .var "write_enable_rf", 0 0;
v000001b79aa425c0_0 .net "write_enable_store", 0 0, L_000001b79aa41b20;  1 drivers
E_000001b79a9e3f30/0 .event anyedge, v000001b79aa41ee0_0, v000001b79a9e4130_0, v000001b79a9e4310_0, v000001b79a9e4310_0;
E_000001b79a9e3f30/1 .event anyedge, v000001b79a9e4310_0, v000001b79a9e5850_0;
E_000001b79a9e3f30 .event/or E_000001b79a9e3f30/0, E_000001b79a9e3f30/1;
L_000001b79aa41440 .cmp/eq 7, L_000001b79aa413a0, L_000001b79aa70088;
L_000001b79aa41c60 .functor MUXZ 2, L_000001b79aa70118, L_000001b79aa700d0, L_000001b79aa41440, C4<>;
L_000001b79aa41b20 .part L_000001b79aa41c60, 0, 1;
L_000001b79aa414e0 .cmp/eq 7, L_000001b79aa41760, L_000001b79aa70238;
L_000001b79aa416c0 .functor MUXZ 2, L_000001b79aa702c8, L_000001b79aa70280, L_000001b79aa414e0, C4<>;
L_000001b79aa41120 .part L_000001b79aa416c0, 0, 1;
S_000001b79a9d4580 .scope module, "alu_inst" "alu" 4 87, 5 2 0, S_000001b79a929c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "operation";
    .port_info 3 /OUTPUT 32 "result";
L_000001b79a9ddae0 .functor BUFZ 32, L_000001b79a9ddd80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b79a9dd7d0 .functor BUFZ 32, v000001b79aa42700_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b79a9e4d10_0 .net/s "op1_s", 31 0, L_000001b79a9ddae0;  1 drivers
v000001b79a9e4950_0 .net/s "op2_s", 31 0, L_000001b79a9dd7d0;  1 drivers
v000001b79a9e4450_0 .net "operand1", 31 0, L_000001b79a9ddd80;  alias, 1 drivers
v000001b79a9e5990_0 .net "operand2", 31 0, v000001b79aa42700_0;  1 drivers
v000001b79a9e4590_0 .net "operation", 3 0, v000001b79aa418a0_0;  1 drivers
v000001b79a9e4bd0_0 .var "result", 31 0;
E_000001b79a9e3a30/0 .event anyedge, v000001b79a9e4590_0, v000001b79a9e4450_0, v000001b79a9e5990_0, v000001b79a9e4d10_0;
E_000001b79a9e3a30/1 .event anyedge, v000001b79a9e4950_0;
E_000001b79a9e3a30 .event/or E_000001b79a9e3a30/0, E_000001b79a9e3a30/1;
S_000001b79a9d4710 .scope module, "dm_inst" "datamem" 4 54, 6 1 0, S_000001b79a929c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /OUTPUT 32 "data";
    .port_info 4 /INPUT 32 "data_in";
P_000001b79a9e31f0 .param/l "MEM_WORDS" 0 6 8, +C4<00000000000000000000000000100000>;
L_000001b79a9dd680 .functor BUFZ 32, L_000001b79aa42ac0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b79a9e5a30_0 .net *"_ivl_2", 29 0, L_000001b79aa41e40;  1 drivers
L_000001b79aa701f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b79a9e4c70_0 .net *"_ivl_4", 1 0, L_000001b79aa701f0;  1 drivers
v000001b79a9e46d0_0 .net *"_ivl_6", 31 0, L_000001b79aa42ac0;  1 drivers
v000001b79a9e5210_0 .net "addr", 31 0, v000001b79a9e4ef0_0;  alias, 1 drivers
v000001b79a9e4270_0 .net "clk", 0 0, v000001b79aa428e0_0;  alias, 1 drivers
v000001b79a9e4770_0 .net "data", 31 0, L_000001b79a9dd680;  alias, 1 drivers
v000001b79a9e5850_0 .net "data_in", 31 0, L_000001b79a9dda70;  alias, 1 drivers
v000001b79a9e4e50 .array "memory", 0 31, 31 0;
v000001b79a9e43b0_0 .net "word_num", 31 0, L_000001b79aa419e0;  1 drivers
v000001b79a9e48b0_0 .net "write_enable", 0 0, L_000001b79aa41b20;  alias, 1 drivers
E_000001b79a9e3c30 .event posedge, v000001b79a9e4270_0;
L_000001b79aa41e40 .part v000001b79a9e4ef0_0, 2, 30;
L_000001b79aa419e0 .concat [ 30 2 0 0], L_000001b79aa41e40, L_000001b79aa701f0;
L_000001b79aa42ac0 .array/port v000001b79a9e4e50, L_000001b79aa419e0;
S_000001b79a9d48a0 .scope module, "im_inst" "immextend" 4 50, 7 1 0, S_000001b79a929c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr";
    .port_info 1 /OUTPUT 32 "imm32";
v000001b79a9e4810_0 .var "extend", 19 0;
v000001b79a9e4130_0 .var "imm32", 31 0;
v000001b79a9e4310_0 .net "instr", 31 0, v000001b79a9e5350_0;  alias, 1 drivers
v000001b79a9e5df0_0 .net "sign_bit", 0 0, L_000001b79aa41d00;  1 drivers
E_000001b79a9e3a70/0 .event anyedge, v000001b79a9e5df0_0, v000001b79a9e4310_0, v000001b79a9e4310_0, v000001b79a9e4310_0;
E_000001b79a9e3a70/1 .event anyedge, v000001b79a9e4310_0;
E_000001b79a9e3a70 .event/or E_000001b79a9e3a70/0, E_000001b79a9e3a70/1;
L_000001b79aa41d00 .part v000001b79a9e5350_0, 31, 1;
S_000001b79a9daa10 .scope module, "pc_inst" "pc" 4 27, 8 2 0, S_000001b79a929c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "addr";
v000001b79a9e4ef0_0 .var "addr", 31 0;
v000001b79a9e49f0_0 .net "clk", 0 0, v000001b79aa428e0_0;  alias, 1 drivers
v000001b79a9e52b0_0 .net "reset", 0 0, v000001b79aa42840_0;  alias, 1 drivers
S_000001b79a9daba0 .scope module, "pm_inst" "progmem" 4 32, 9 7 0, S_000001b79a929c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
v000001b79a9e4a90_0 .net "addr", 31 0, v000001b79a9e4ef0_0;  alias, 1 drivers
v000001b79a9e5350_0 .var "instr", 31 0;
E_000001b79a9e3230 .event anyedge, v000001b79a9e5210_0;
L_000001b79aa413a0 .part v000001b79a9e5350_0, 0, 7;
L_000001b79aa42a20 .part v000001b79a9e5350_0, 15, 5;
L_000001b79aa42980 .part v000001b79a9e5350_0, 20, 5;
L_000001b79aa41da0 .part v000001b79a9e5350_0, 7, 5;
L_000001b79aa41760 .part v000001b79a9e5350_0, 0, 7;
S_000001b79a9dad30 .scope module, "rf_inst" "regfile" 4 39, 10 1 0, S_000001b79a929c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "rs1";
    .port_info 3 /INPUT 5 "rs2";
    .port_info 4 /INPUT 5 "rd";
    .port_info 5 /INPUT 1 "write_enable";
    .port_info 6 /OUTPUT 32 "data1";
    .port_info 7 /OUTPUT 32 "data2";
    .port_info 8 /INPUT 32 "rd_data";
L_000001b79a9ddd80 .functor BUFZ 32, L_000001b79aa42160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001b79a9dda70 .functor BUFZ 32, L_000001b79aa42b60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001b79a9e4b30_0 .net *"_ivl_0", 31 0, L_000001b79aa42160;  1 drivers
v000001b79a9e4db0_0 .net *"_ivl_10", 6 0, L_000001b79aa41940;  1 drivers
L_000001b79aa701a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b79a9e4090_0 .net *"_ivl_13", 1 0, L_000001b79aa701a8;  1 drivers
v000001b79a9e5030_0 .net *"_ivl_2", 6 0, L_000001b79aa42de0;  1 drivers
L_000001b79aa70160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001b79a9e50d0_0 .net *"_ivl_5", 1 0, L_000001b79aa70160;  1 drivers
v000001b79a9e41d0_0 .net *"_ivl_8", 31 0, L_000001b79aa42b60;  1 drivers
v000001b79a9e5170_0 .net "clk", 0 0, v000001b79aa428e0_0;  alias, 1 drivers
v000001b79a9e58f0_0 .net "data1", 31 0, L_000001b79a9ddd80;  alias, 1 drivers
v000001b79a9e5ad0_0 .net "data2", 31 0, L_000001b79a9dda70;  alias, 1 drivers
v000001b79a9e53f0_0 .net "rd", 4 0, L_000001b79aa41da0;  1 drivers
v000001b79a9e5490_0 .net "rd_data", 31 0, v000001b79a9e4bd0_0;  alias, 1 drivers
v000001b79a9e5530 .array "registers", 0 31, 31 0;
v000001b79a9e5670_0 .net "reset", 0 0, v000001b79aa42840_0;  alias, 1 drivers
v000001b79a9e55d0_0 .net "rs1", 4 0, L_000001b79aa42a20;  1 drivers
v000001b79a9e5710_0 .net "rs2", 4 0, L_000001b79aa42980;  1 drivers
v000001b79a9e5cb0_0 .net "write_enable", 0 0, v000001b79aa42f20_0;  1 drivers
L_000001b79aa42160 .array/port v000001b79a9e5530, L_000001b79aa42de0;
L_000001b79aa42de0 .concat [ 5 2 0 0], L_000001b79aa42a20, L_000001b79aa70160;
L_000001b79aa42b60 .array/port v000001b79a9e5530, L_000001b79aa41940;
L_000001b79aa41940 .concat [ 5 2 0 0], L_000001b79aa42980, L_000001b79aa701a8;
S_000001b79a9c5b20 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 10 21, 10 21 0, S_000001b79a9dad30;
 .timescale 0 0;
v000001b79a9e4f90_0 .var/2s "i", 31 0;
    .scope S_000001b79a9daa10;
T_0 ;
    %wait E_000001b79a9e3c30;
    %load/vec4 v000001b79a9e52b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001b79a9e4ef0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b79a9e4ef0_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001b79a9e4ef0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b79a9daba0;
T_1 ;
Ewait_0 .event/or E_000001b79a9e3230, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001b79a9e4a90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 32;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 32;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 32;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 32;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b79a9e5350_0, 0, 32;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 268435603, 0, 32;
    %store/vec4 v000001b79a9e5350_0, 0, 32;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 5243155, 0, 32;
    %store/vec4 v000001b79a9e5350_0, 0, 32;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 2138147, 0, 32;
    %store/vec4 v000001b79a9e5350_0, 0, 32;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 41347, 0, 32;
    %store/vec4 v000001b79a9e5350_0, 0, 32;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 41347, 0, 32;
    %store/vec4 v000001b79a9e5350_0, 0, 32;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 3186723, 0, 32;
    %store/vec4 v000001b79a9e5350_0, 0, 32;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001b79a9dad30;
T_2 ;
    %wait E_000001b79a9e3c30;
    %load/vec4 v000001b79a9e5670_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %fork t_1, S_000001b79a9c5b20;
    %jmp t_0;
    .scope S_000001b79a9c5b20;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b79a9e4f90_0, 0, 32;
T_2.2 ; Top of for-loop
    %load/vec4 v000001b79a9e4f90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001b79a9e4f90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b79a9e5530, 0, 4;
T_2.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001b79a9e4f90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001b79a9e4f90_0, 0, 32;
    %jmp T_2.2;
T_2.3 ; for-loop exit label
    %end;
    .scope S_000001b79a9dad30;
t_0 %join;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001b79a9e5cb0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000001b79a9e53f0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000001b79a9e5490_0;
    %load/vec4 v000001b79a9e53f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b79a9e5530, 0, 4;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001b79a9d48a0;
T_3 ;
Ewait_1 .event/or E_000001b79a9e3a70, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000001b79a9e5df0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 1048575, 0, 20;
    %store/vec4 v000001b79a9e4810_0, 0, 20;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v000001b79a9e4810_0, 0, 20;
T_3.1 ;
    %load/vec4 v000001b79a9e4310_0;
    %parti/s 7, 0, 2;
    %cmpi/e 35, 0, 7;
    %jmp/0xz  T_3.2, 4;
    %load/vec4 v000001b79a9e4810_0;
    %load/vec4 v000001b79a9e4310_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001b79a9e4310_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b79a9e4130_0, 0, 32;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000001b79a9e4810_0;
    %load/vec4 v000001b79a9e4310_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b79a9e4130_0, 0, 32;
T_3.3 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001b79a9d4710;
T_4 ;
    %wait E_000001b79a9e3c30;
    %load/vec4 v000001b79a9e48b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v000001b79a9e5850_0;
    %ix/getv 3, v000001b79a9e43b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b79a9e4e50, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001b79a9d4580;
T_5 ;
Ewait_2 .event/or E_000001b79a9e3a30, E_0x0;
    %wait Ewait_2;
    %load/vec4 v000001b79a9e4590_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001b79a9e4bd0_0, 0, 32;
    %jmp T_5.11;
T_5.0 ;
    %load/vec4 v000001b79a9e4450_0;
    %load/vec4 v000001b79a9e5990_0;
    %add;
    %store/vec4 v000001b79a9e4bd0_0, 0, 32;
    %jmp T_5.11;
T_5.1 ;
    %load/vec4 v000001b79a9e4450_0;
    %ix/getv 4, v000001b79a9e5990_0;
    %shiftl 4;
    %store/vec4 v000001b79a9e4bd0_0, 0, 32;
    %jmp T_5.11;
T_5.2 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v000001b79a9e4d10_0;
    %load/vec4 v000001b79a9e4950_0;
    %cmp/s;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b79a9e4bd0_0, 0, 32;
    %jmp T_5.11;
T_5.3 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v000001b79a9e4450_0;
    %load/vec4 v000001b79a9e5990_0;
    %cmp/u;
    %flag_get/vec4 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b79a9e4bd0_0, 0, 32;
    %jmp T_5.11;
T_5.4 ;
    %load/vec4 v000001b79a9e4450_0;
    %load/vec4 v000001b79a9e5990_0;
    %xor;
    %store/vec4 v000001b79a9e4bd0_0, 0, 32;
    %jmp T_5.11;
T_5.5 ;
    %load/vec4 v000001b79a9e4450_0;
    %ix/getv 4, v000001b79a9e5990_0;
    %shiftr 4;
    %store/vec4 v000001b79a9e4bd0_0, 0, 32;
    %jmp T_5.11;
T_5.6 ;
    %load/vec4 v000001b79a9e4450_0;
    %load/vec4 v000001b79a9e5990_0;
    %or;
    %store/vec4 v000001b79a9e4bd0_0, 0, 32;
    %jmp T_5.11;
T_5.7 ;
    %load/vec4 v000001b79a9e4450_0;
    %load/vec4 v000001b79a9e5990_0;
    %and;
    %store/vec4 v000001b79a9e4bd0_0, 0, 32;
    %jmp T_5.11;
T_5.8 ;
    %load/vec4 v000001b79a9e4d10_0;
    %load/vec4 v000001b79a9e4950_0;
    %sub;
    %store/vec4 v000001b79a9e4bd0_0, 0, 32;
    %jmp T_5.11;
T_5.9 ;
    %load/vec4 v000001b79a9e4d10_0;
    %load/vec4 v000001b79a9e4950_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v000001b79a9e4bd0_0, 0, 32;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001b79a929c20;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b79aa42f20_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_000001b79a929c20;
T_7 ;
Ewait_3 .event/or E_000001b79a9e3f30, E_0x0;
    %wait Ewait_3;
    %load/vec4 v000001b79aa41ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001b79aa418a0_0, 0, 4;
    %load/vec4 v000001b79a9e4130_0;
    %store/vec4 v000001b79aa42700_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001b79a9e5350_0;
    %parti/s 1, 30, 6;
    %load/vec4 v000001b79a9e5350_0;
    %parti/s 3, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b79aa418a0_0, 0, 4;
    %load/vec4 v000001b79a9e5350_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.2, 8;
    %load/vec4 v000001b79a9e5ad0_0;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v000001b79a9e4130_0;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %store/vec4 v000001b79aa42700_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001b79a9e8320;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b79aa428e0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_000001b79a9e8320;
T_9 ;
    %delay 5, 0;
    %load/vec4 v000001b79aa428e0_0;
    %inv;
    %store/vec4 v000001b79aa428e0_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_000001b79a9e8320;
T_10 ;
    %vpi_call/w 3 16 "$dumpfile", "processor.vcd" {0 0 0};
    %vpi_call/w 3 17 "$dumpvars" {0 0 0};
    %vpi_call/w 3 18 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000001b79a9e5530, 1> {0 0 0};
    %vpi_call/w 3 19 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000001b79a9e5530, 2> {0 0 0};
    %vpi_call/w 3 20 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v000001b79a9e5530, 3> {0 0 0};
    %vpi_call/w 3 23 "$display", "(reset asserted)" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b79aa42840_0, 0, 1;
    %delay 20, 0;
    %wait E_000001b79a9e39b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b79aa42840_0, 0, 1;
    %delay 200, 0;
    %vpi_call/w 3 33 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "processor_test.sv";
    "processor.sv";
    "alu.sv";
    "datamem.sv";
    "immextend.sv";
    "pc.sv";
    "progmem.sv";
    "regfile.sv";
