{"vcs1":{"timestamp_begin":1739964765.452648884, "rt":4.30, "ut":4.07, "st":0.18}}
{"vcselab":{"timestamp_begin":1739964769.830549393, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739964770.150953961, "rt":0.23, "ut":0.11, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739964765.153888826}
{"VCS_COMP_START_TIME": 1739964765.153888826}
{"VCS_COMP_END_TIME": 1739964770.456033984}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287828}}
{"vcselab": {"peak_mem": 150344}}
