// Seed: 862456381
module module_0 #(
    parameter id_43 = 32'd0,
    parameter id_67 = 32'd46
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    _id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52,
    id_53,
    id_54,
    id_55,
    id_56,
    id_57,
    id_58,
    id_59,
    id_60,
    id_61,
    id_62,
    id_63,
    id_64,
    id_65,
    id_66,
    _id_67,
    id_68,
    id_69,
    id_70
);
  input wire id_70;
  output wire id_69;
  input wire id_68;
  inout wire _id_67;
  output wire id_66;
  input wire id_65;
  output wire id_64;
  input wire id_63;
  input wire id_62;
  input wire id_61;
  inout wire id_60;
  input wire id_59;
  inout wire id_58;
  output wire id_57;
  output wire id_56;
  input wire id_55;
  input wire id_54;
  output wire id_53;
  input wire id_52;
  output wire id_51;
  output wire id_50;
  output wire id_49;
  input wire id_48;
  input wire id_47;
  input wire id_46;
  inout wire id_45;
  input wire id_44;
  inout wire _id_43;
  input wire id_42;
  inout wire id_41;
  inout wire id_40;
  output wire id_39;
  output wire id_38;
  output wire id_37;
  inout wire id_36;
  input wire id_35;
  input wire id_34;
  output wire id_33;
  inout wire id_32;
  input wire id_31;
  output wire id_30;
  output wire id_29;
  inout wire id_28;
  inout wire id_27;
  input wire id_26;
  output tri1 id_25;
  input wire id_24;
  input wire id_23;
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  output wire id_19;
  input wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_71;
  logic [id_43 : ~  id_67] id_72;
  assign id_25 = -1;
endmodule
module module_1 #(
    parameter id_2 = 32'd94
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout logic [7:0] id_7;
  output reg id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire _id_2;
  output wire id_1;
  logic [7:0] id_8;
  ;
  assign id_1 = id_5;
  parameter id_9 = 1;
  assign id_7[1'b0] = id_2;
  final begin : LABEL_0
    id_6 = 1;
  end
  wire id_10 = id_10, id_11;
  assign id_1 = {id_8[1], id_2};
  logic id_12 = id_8[id_2];
  assign #id_13 id_7 = id_13;
  task id_14(input [1 'b0 : -1] id_15);
    logic [1 : 1] id_16;
    input [1 : 1 'b0] id_17;
    logic [-1 : -1 'b0 <<  1] id_18;
    begin : LABEL_1
      id_18 <= id_12;
    end
  endtask
  module_0 modCall_1 (
      id_1,
      id_12,
      id_14,
      id_5,
      id_10,
      id_5,
      id_14,
      id_10,
      id_10,
      id_16,
      id_9,
      id_9,
      id_11,
      id_5,
      id_10,
      id_14,
      id_11,
      id_9,
      id_5,
      id_9,
      id_15,
      id_16,
      id_16,
      id_15,
      id_1,
      id_16,
      id_12,
      id_16,
      id_1,
      id_10,
      id_10,
      id_9,
      id_16,
      id_12,
      id_4,
      id_15,
      id_1,
      id_5,
      id_9,
      id_16,
      id_16,
      id_9,
      id_13,
      id_10,
      id_14,
      id_14,
      id_16,
      id_11,
      id_14,
      id_12,
      id_12,
      id_4,
      id_14,
      id_16,
      id_12,
      id_1,
      id_5,
      id_11,
      id_15,
      id_15,
      id_10,
      id_10,
      id_16,
      id_1,
      id_16,
      id_15,
      id_13,
      id_15,
      id_1,
      id_10
  );
endmodule
