reg r1 = 1;
reg r2 = 0;

wire w1 = or(r1, or(r1, r2));
wire w2 = and(r1, r2);

print(w1);
print(w2);

wire w3 = nand(w1, w2);
print(w3);