digraph "CFG for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' function" {
	label="CFG for '_Z24solve_nqueen_cuda_kerneliiPjS_S_S_i' function";

	Node0x564433c602d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%7:\l  %8 = tail call i32 @llvm.amdgcn.workitem.id.x() #3, !range !4\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x() #3\l  %10 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr() #3\l  %11 = getelementptr i8, i8 addrspace(4)* %10, i64 4\l  %12 = bitcast i8 addrspace(4)* %11 to i16 addrspace(4)*\l  %13 = load i16, i16 addrspace(4)* %12, align 4, !range !5, !invariant.load !6\l  %14 = zext i16 %13 to i32\l  %15 = mul i32 %9, %14\l  %16 = add i32 %15, %8\l  %17 = shl nsw i32 -1, %0\l  %18 = xor i32 %17, -1\l  %19 = icmp slt i32 %16, %6\l  br i1 %19, label %20, label %56\l|{<s0>T|<s1>F}}"];
	Node0x564433c602d0:s0 -> Node0x564433c624d0;
	Node0x564433c602d0:s1 -> Node0x564433c62560;
	Node0x564433c624d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%20:\l20:                                               \l  %21 = sext i32 %16 to i64\l  %22 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %21\l  %23 = load i32, i32 addrspace(1)* %22, align 4, !tbaa !7\l  %24 = getelementptr inbounds [64 x [10 x i32]], [64 x [10 x i32]]\l... addrspace(3)* @_ZZ24solve_nqueen_cuda_kerneliiPjS_S_S_iE4mask, i32 0, i32 %8,\l... i32 0\l  store i32 %23, i32 addrspace(3)* %24, align 8, !tbaa !7\l  %25 = getelementptr inbounds i32, i32 addrspace(1)* %3, i64 %21\l  %26 = load i32, i32 addrspace(1)* %25, align 4, !tbaa !7\l  %27 = getelementptr inbounds [64 x [10 x i32]], [64 x [10 x i32]]\l... addrspace(3)* @_ZZ24solve_nqueen_cuda_kerneliiPjS_S_S_iE6l_mask, i32 0, i32\l... %8, i32 0\l  store i32 %26, i32 addrspace(3)* %27, align 8, !tbaa !7\l  %28 = getelementptr inbounds i32, i32 addrspace(1)* %4, i64 %21\l  %29 = load i32, i32 addrspace(1)* %28, align 4, !tbaa !7\l  %30 = getelementptr inbounds [64 x [10 x i32]], [64 x [10 x i32]]\l... addrspace(3)* @_ZZ24solve_nqueen_cuda_kerneliiPjS_S_S_iE6r_mask, i32 0, i32\l... %8, i32 0\l  store i32 %29, i32 addrspace(3)* %30, align 8, !tbaa !7\l  %31 = or i32 %26, %23\l  %32 = or i32 %31, %29\l  %33 = getelementptr inbounds [64 x [10 x i32]], [64 x [10 x i32]]\l... addrspace(3)* @_ZZ24solve_nqueen_cuda_kerneliiPjS_S_S_iE1m, i32 0, i32 %8,\l... i32 0\l  store i32 %32, i32 addrspace(3)* %33, align 8, !tbaa !7\l  br label %unify.bb\l}"];
	Node0x564433c624d0 -> Node0x564433c63750;
	Node0x564433c63750 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{unify.bb:                                         \l  %34 = phi i32 [ %32, %20 ], [ %55, %53 ]\l  %35 = phi i32 [ 0, %20 ], [ %119, %53 ]\l  %36 = phi i32 [ 0, %20 ], [ %118, %53 ]\l  %37 = and i32 %34, %18\l  %38 = icmp eq i32 %37, %18\l  %39 = getelementptr inbounds [64 x [10 x i32]], [64 x [10 x i32]]\l... addrspace(3)* @_ZZ24solve_nqueen_cuda_kerneliiPjS_S_S_iE1m, i32 0, i32 %8,\l... i32 %36\l  %40 = add i32 %34, 1\l  %41 = xor i32 %34, -1\l  %42 = and i32 %40, %41\l  %43 = or i32 %40, %34\l  %44 = load i32, i32 addrspace(3)* %39, align 4\l  %45 = select i1 %38, i32 %44, i32 %43\l  store i32 %45, i32 addrspace(3)* %39, align 4, !tbaa !7\l  %46 = and i32 %42, %18\l  %47 = icmp eq i32 %46, 0\l  %48 = select i1 %38, i1 true, i1 %47\l  %49 = add nuw nsw i32 %36, 1\l  %50 = icmp eq i32 %49, %1\l  %51 = select i1 %38, i1 true, i1 %50\l  %52 = select i1 %48, i1 true, i1 %51\l  br i1 %52, label %merged.bb34, label %merged.bb33\l|{<s0>T|<s1>F}}"];
	Node0x564433c63750:s0 -> Node0x564433c647b0;
	Node0x564433c63750:s1 -> Node0x564433c64890;
	Node0x564433c639b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#bb1b2c70",label="{%53:\l53:                                               \l  %54 = getelementptr inbounds [64 x [10 x i32]], [64 x [10 x i32]]\l... addrspace(3)* @_ZZ24solve_nqueen_cuda_kerneliiPjS_S_S_iE1m, i32 0, i32 %8,\l... i32 %118\l  %55 = load i32, i32 addrspace(3)* %54, align 4, !tbaa !7\l  br label %unify.bb\l}"];
	Node0x564433c639b0 -> Node0x564433c63750;
	Node0x564433c62560 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%56:\l56:                                               \l  %57 = phi i32 [ 0, %7 ], [ %119, %merged.bb31 ]\l  %58 = getelementptr inbounds [64 x i32], [64 x i32] addrspace(3)*\l... @_ZZ24solve_nqueen_cuda_kerneliiPjS_S_S_iE3sum, i32 0, i32 %8\l  store i32 %57, i32 addrspace(3)* %58, align 4, !tbaa !7\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier() #3\l  fence syncscope(\"workgroup\") acquire\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier() #3\l  fence syncscope(\"workgroup\") acquire\l  %59 = icmp ult i32 %8, 32\l  %60 = getelementptr inbounds [64 x i32], [64 x i32] addrspace(3)*\l... @_ZZ24solve_nqueen_cuda_kerneliiPjS_S_S_iE3sum, i32 0, i32 %8\l  br i1 %59, label %61, label %67\l|{<s0>T|<s1>F}}"];
	Node0x564433c62560:s0 -> Node0x564433c65650;
	Node0x564433c62560:s1 -> Node0x564433c656a0;
	Node0x564433c65650 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%61:\l61:                                               \l  %62 = add nuw nsw i32 %8, 32\l  %63 = getelementptr inbounds [64 x i32], [64 x i32] addrspace(3)*\l... @_ZZ24solve_nqueen_cuda_kerneliiPjS_S_S_iE3sum, i32 0, i32 %62\l  %64 = load i32, i32 addrspace(3)* %63, align 4, !tbaa !7\l  %65 = load i32, i32 addrspace(3)* %60, align 4, !tbaa !7\l  %66 = add i32 %65, %64\l  store i32 %66, i32 addrspace(3)* %60, align 4, !tbaa !7\l  br label %67\l}"];
	Node0x564433c65650 -> Node0x564433c656a0;
	Node0x564433c656a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%67:\l67:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier() #3\l  fence syncscope(\"workgroup\") acquire\l  %68 = icmp ult i32 %8, 16\l  br i1 %68, label %69, label %75\l|{<s0>T|<s1>F}}"];
	Node0x564433c656a0:s0 -> Node0x564433c6a120;
	Node0x564433c656a0:s1 -> Node0x564433c6a170;
	Node0x564433c6a120 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%69:\l69:                                               \l  %70 = add nuw nsw i32 %8, 16\l  %71 = getelementptr inbounds [64 x i32], [64 x i32] addrspace(3)*\l... @_ZZ24solve_nqueen_cuda_kerneliiPjS_S_S_iE3sum, i32 0, i32 %70\l  %72 = load i32, i32 addrspace(3)* %71, align 4, !tbaa !7\l  %73 = load i32, i32 addrspace(3)* %60, align 4, !tbaa !7\l  %74 = add i32 %73, %72\l  store i32 %74, i32 addrspace(3)* %60, align 4, !tbaa !7\l  br label %75\l}"];
	Node0x564433c6a120 -> Node0x564433c6a170;
	Node0x564433c6a170 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%75:\l75:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier() #3\l  fence syncscope(\"workgroup\") acquire\l  %76 = icmp ult i32 %8, 8\l  br i1 %76, label %77, label %83\l|{<s0>T|<s1>F}}"];
	Node0x564433c6a170:s0 -> Node0x564433c6a880;
	Node0x564433c6a170:s1 -> Node0x564433c6a8d0;
	Node0x564433c6a880 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%77:\l77:                                               \l  %78 = add nuw nsw i32 %8, 8\l  %79 = getelementptr inbounds [64 x i32], [64 x i32] addrspace(3)*\l... @_ZZ24solve_nqueen_cuda_kerneliiPjS_S_S_iE3sum, i32 0, i32 %78\l  %80 = load i32, i32 addrspace(3)* %79, align 4, !tbaa !7\l  %81 = load i32, i32 addrspace(3)* %60, align 4, !tbaa !7\l  %82 = add i32 %81, %80\l  store i32 %82, i32 addrspace(3)* %60, align 4, !tbaa !7\l  br label %83\l}"];
	Node0x564433c6a880 -> Node0x564433c6a8d0;
	Node0x564433c6a8d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%83:\l83:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier() #3\l  fence syncscope(\"workgroup\") acquire\l  %84 = icmp ult i32 %8, 4\l  br i1 %84, label %85, label %91\l|{<s0>T|<s1>F}}"];
	Node0x564433c6a8d0:s0 -> Node0x564433c6afe0;
	Node0x564433c6a8d0:s1 -> Node0x564433c6b030;
	Node0x564433c6afe0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%85:\l85:                                               \l  %86 = add nuw nsw i32 %8, 4\l  %87 = getelementptr inbounds [64 x i32], [64 x i32] addrspace(3)*\l... @_ZZ24solve_nqueen_cuda_kerneliiPjS_S_S_iE3sum, i32 0, i32 %86\l  %88 = load i32, i32 addrspace(3)* %87, align 4, !tbaa !7\l  %89 = load i32, i32 addrspace(3)* %60, align 4, !tbaa !7\l  %90 = add i32 %89, %88\l  store i32 %90, i32 addrspace(3)* %60, align 4, !tbaa !7\l  br label %91\l}"];
	Node0x564433c6afe0 -> Node0x564433c6b030;
	Node0x564433c6b030 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%91:\l91:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier() #3\l  fence syncscope(\"workgroup\") acquire\l  %92 = icmp ult i32 %8, 2\l  br i1 %92, label %93, label %99\l|{<s0>T|<s1>F}}"];
	Node0x564433c6b030:s0 -> Node0x564433c6b740;
	Node0x564433c6b030:s1 -> Node0x564433c6b790;
	Node0x564433c6b740 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#bfd3f670",label="{%93:\l93:                                               \l  %94 = add nuw nsw i32 %8, 2\l  %95 = getelementptr inbounds [64 x i32], [64 x i32] addrspace(3)*\l... @_ZZ24solve_nqueen_cuda_kerneliiPjS_S_S_iE3sum, i32 0, i32 %94\l  %96 = load i32, i32 addrspace(3)* %95, align 4, !tbaa !7\l  %97 = load i32, i32 addrspace(3)* %60, align 4, !tbaa !7\l  %98 = add i32 %97, %96\l  store i32 %98, i32 addrspace(3)* %60, align 4, !tbaa !7\l  br label %99\l}"];
	Node0x564433c6b740 -> Node0x564433c6b790;
	Node0x564433c6b790 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%99:\l99:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier() #3\l  fence syncscope(\"workgroup\") acquire\l  %100 = icmp eq i32 %8, 0\l  br i1 %100, label %101, label %105\l|{<s0>T|<s1>F}}"];
	Node0x564433c6b790:s0 -> Node0x564433c6bea0;
	Node0x564433c6b790:s1 -> Node0x564433c6bef0;
	Node0x564433c6bea0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%101:\l101:                                              \l  %102 = load i32, i32 addrspace(3)* getelementptr inbounds ([64 x i32], [64 x\l... i32] addrspace(3)* @_ZZ24solve_nqueen_cuda_kerneliiPjS_S_S_iE3sum, i32 0, i32\l... 1), align 4, !tbaa !7\l  %103 = load i32, i32 addrspace(3)* getelementptr inbounds ([64 x i32], [64 x\l... i32] addrspace(3)* @_ZZ24solve_nqueen_cuda_kerneliiPjS_S_S_iE3sum, i32 0, i32\l... 0), align 16, !tbaa !7\l  %104 = add i32 %103, %102\l  store i32 %104, i32 addrspace(3)* getelementptr inbounds ([64 x i32], [64 x\l... i32] addrspace(3)* @_ZZ24solve_nqueen_cuda_kerneliiPjS_S_S_iE3sum, i32 0, i32\l... 0), align 16, !tbaa !7\l  br label %105\l}"];
	Node0x564433c6bea0 -> Node0x564433c6bef0;
	Node0x564433c6bef0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%105:\l105:                                              \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier() #3\l  fence syncscope(\"workgroup\") acquire\l  br i1 %100, label %106, label %110\l|{<s0>T|<s1>F}}"];
	Node0x564433c6bef0:s0 -> Node0x564433c6c510;
	Node0x564433c6bef0:s1 -> Node0x564433c6c560;
	Node0x564433c6c510 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b2ccfb70",label="{%106:\l106:                                              \l  %107 = sext i32 %9 to i64\l  %108 = getelementptr inbounds i32, i32 addrspace(1)* %5, i64 %107\l  %109 = load i32, i32 addrspace(3)* getelementptr inbounds ([64 x i32], [64 x\l... i32] addrspace(3)* @_ZZ24solve_nqueen_cuda_kerneliiPjS_S_S_iE3sum, i32 0, i32\l... 0), align 16, !tbaa !7\l  store i32 %109, i32 addrspace(1)* %108, align 4, !tbaa !7\l  br label %110\l}"];
	Node0x564433c6c510 -> Node0x564433c6c560;
	Node0x564433c6c560 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#e3d9d370",label="{%110:\l110:                                              \l  ret void\l}"];
	Node0x564433c64be0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{merged.bb31:                                      \l  %111 = phi i32 [ %156, %merged.bb34 ], [ undef, %merged.bb33 ]\l  %112 = phi i32 [ %156, %merged.bb34 ], [ %49, %merged.bb33 ]\l  %113 = phi i32 [ %155, %merged.bb34 ], [ %35, %merged.bb33 ]\l  %114 = phi i32 [ undef, %merged.bb33 ], [ undef, %merged.bb34 ]\l  %115 = select i1 %48, i32 %111, i32 %114\l  %116 = select i1 %48, i32 %35, i32 %113\l  %117 = select i1 %48, i32 %111, i32 %112\l  %118 = select i1 %38, i32 %115, i32 %117\l  %119 = select i1 %38, i32 %35, i32 %116\l  %120 = icmp sgt i32 %118, -1\l  br i1 %120, label %53, label %56, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x564433c64be0:s0 -> Node0x564433c639b0;
	Node0x564433c64be0:s1 -> Node0x564433c62560;
	Node0x564433c64890 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{merged.bb33:                                      \l  %121 = getelementptr inbounds [64 x [10 x i32]], [64 x [10 x i32]]\l... addrspace(3)* @_ZZ24solve_nqueen_cuda_kerneliiPjS_S_S_iE4mask, i32 0, i32 %8,\l... i32 %36\l  %122 = load i32, i32 addrspace(3)* %121, align 4, !tbaa !7\l  %123 = or i32 %122, %42\l  %124 = getelementptr inbounds [64 x [10 x i32]], [64 x [10 x i32]]\l... addrspace(3)* @_ZZ24solve_nqueen_cuda_kerneliiPjS_S_S_iE4mask, i32 0, i32 %8,\l... i32 %49\l  %125 = load i32, i32 addrspace(3)* %124, align 4\l  %126 = select i1 %38, i32 %125, i32 %123\l  %127 = load i32, i32 addrspace(3)* %124, align 4\l  %128 = select i1 %48, i32 %127, i32 %126\l  store i32 %128, i32 addrspace(3)* %124, align 4, !tbaa !7\l  %129 = getelementptr inbounds [64 x [10 x i32]], [64 x [10 x i32]]\l... addrspace(3)* @_ZZ24solve_nqueen_cuda_kerneliiPjS_S_S_iE6l_mask, i32 0, i32\l... %8, i32 %36\l  %130 = load i32, i32 addrspace(3)* %129, align 4, !tbaa !7\l  %131 = or i32 %130, %42\l  %132 = shl i32 %131, 1\l  %133 = getelementptr inbounds [64 x [10 x i32]], [64 x [10 x i32]]\l... addrspace(3)* @_ZZ24solve_nqueen_cuda_kerneliiPjS_S_S_iE6l_mask, i32 0, i32\l... %8, i32 %49\l  %134 = load i32, i32 addrspace(3)* %133, align 4\l  %135 = select i1 %38, i32 %134, i32 %132\l  %136 = load i32, i32 addrspace(3)* %133, align 4\l  %137 = select i1 %48, i32 %136, i32 %135\l  store i32 %137, i32 addrspace(3)* %133, align 4, !tbaa !7\l  %138 = getelementptr inbounds [64 x [10 x i32]], [64 x [10 x i32]]\l... addrspace(3)* @_ZZ24solve_nqueen_cuda_kerneliiPjS_S_S_iE6r_mask, i32 0, i32\l... %8, i32 %36\l  %139 = load i32, i32 addrspace(3)* %138, align 4, !tbaa !7\l  %140 = or i32 %139, %42\l  %141 = lshr i32 %140, 1\l  %142 = getelementptr inbounds [64 x [10 x i32]], [64 x [10 x i32]]\l... addrspace(3)* @_ZZ24solve_nqueen_cuda_kerneliiPjS_S_S_iE6r_mask, i32 0, i32\l... %8, i32 %49\l  %143 = load i32, i32 addrspace(3)* %142, align 4\l  %144 = select i1 %38, i32 %143, i32 %141\l  %145 = load i32, i32 addrspace(3)* %142, align 4\l  %146 = select i1 %48, i32 %145, i32 %144\l  store i32 %146, i32 addrspace(3)* %142, align 4, !tbaa !7\l  %147 = or i32 %132, %123\l  %148 = or i32 %147, %141\l  %149 = getelementptr inbounds [64 x [10 x i32]], [64 x [10 x i32]]\l... addrspace(3)* @_ZZ24solve_nqueen_cuda_kerneliiPjS_S_S_iE1m, i32 0, i32 %8,\l... i32 %49\l  %150 = load i32, i32 addrspace(3)* %149, align 4\l  %151 = select i1 %38, i32 %150, i32 %148\l  %152 = load i32, i32 addrspace(3)* %149, align 4\l  %153 = select i1 %48, i32 %152, i32 %151\l  store i32 %153, i32 addrspace(3)* %149, align 4, !tbaa !7\l  br label %merged.bb31\l}"];
	Node0x564433c64890 -> Node0x564433c64be0;
	Node0x564433c647b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{merged.bb34:                                      \l  %154 = add nsw i32 %35, 1\l  %155 = select i1 %48, i32 undef, i32 %154\l  %156 = add nsw i32 %36, -1\l  br label %merged.bb31\l}"];
	Node0x564433c647b0 -> Node0x564433c64be0;
}
