Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Sep 18 19:43:23 2022
| Host         : DESKTOP-3I9R82P running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Controlador_Farol_timing_summary_routed.rpt -rpx Controlador_Farol_timing_summary_routed.rpx -warn_on_violation
| Design       : Controlador_Farol
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: sinalCLK/newClock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.094        0.000                      0                   52        0.276        0.000                      0                   52        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.094        0.000                      0                   52        0.276        0.000                      0                   52        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.094ns  (required time - arrival time)
  Source:                 sinalCLK/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sinalCLK/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.424ns  (logic 0.704ns (20.563%)  route 2.720ns (79.437%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.608     5.129    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  sinalCLK/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.585 f  sinalCLK/counter_reg[16]/Q
                         net (fo=2, routed)           0.680     6.265    sinalCLK/counter[16]
    SLICE_X1Y76          LUT4 (Prop_lut4_I3_O)        0.124     6.389 f  sinalCLK/counter[25]_i_3/O
                         net (fo=1, routed)           0.996     7.385    sinalCLK/counter[25]_i_3_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124     7.509 r  sinalCLK/counter[25]_i_2/O
                         net (fo=26, routed)          1.044     8.553    sinalCLK/newClock
    SLICE_X0Y79          FDRE                                         r  sinalCLK/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKin (IN)
                         net (fo=0)                   0.000    10.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.498    14.839    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X0Y79          FDRE                                         r  sinalCLK/counter_reg[25]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X0Y79          FDRE (Setup_fdre_C_R)       -0.429    14.647    sinalCLK/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                  6.094    

Slack (MET) :             6.241ns  (required time - arrival time)
  Source:                 sinalCLK/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sinalCLK/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.704ns (21.494%)  route 2.571ns (78.506%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.608     5.129    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  sinalCLK/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.585 f  sinalCLK/counter_reg[16]/Q
                         net (fo=2, routed)           0.680     6.265    sinalCLK/counter[16]
    SLICE_X1Y76          LUT4 (Prop_lut4_I3_O)        0.124     6.389 f  sinalCLK/counter[25]_i_3/O
                         net (fo=1, routed)           0.996     7.385    sinalCLK/counter[25]_i_3_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124     7.509 r  sinalCLK/counter[25]_i_2/O
                         net (fo=26, routed)          0.896     8.404    sinalCLK/newClock
    SLICE_X0Y78          FDRE                                         r  sinalCLK/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKin (IN)
                         net (fo=0)                   0.000    10.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.497    14.838    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  sinalCLK/counter_reg[21]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X0Y78          FDRE (Setup_fdre_C_R)       -0.429    14.646    sinalCLK/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  6.241    

Slack (MET) :             6.241ns  (required time - arrival time)
  Source:                 sinalCLK/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sinalCLK/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.704ns (21.494%)  route 2.571ns (78.506%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.608     5.129    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  sinalCLK/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.585 f  sinalCLK/counter_reg[16]/Q
                         net (fo=2, routed)           0.680     6.265    sinalCLK/counter[16]
    SLICE_X1Y76          LUT4 (Prop_lut4_I3_O)        0.124     6.389 f  sinalCLK/counter[25]_i_3/O
                         net (fo=1, routed)           0.996     7.385    sinalCLK/counter[25]_i_3_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124     7.509 r  sinalCLK/counter[25]_i_2/O
                         net (fo=26, routed)          0.896     8.404    sinalCLK/newClock
    SLICE_X0Y78          FDRE                                         r  sinalCLK/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKin (IN)
                         net (fo=0)                   0.000    10.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.497    14.838    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  sinalCLK/counter_reg[22]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X0Y78          FDRE (Setup_fdre_C_R)       -0.429    14.646    sinalCLK/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  6.241    

Slack (MET) :             6.241ns  (required time - arrival time)
  Source:                 sinalCLK/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sinalCLK/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.704ns (21.494%)  route 2.571ns (78.506%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.608     5.129    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  sinalCLK/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.585 f  sinalCLK/counter_reg[16]/Q
                         net (fo=2, routed)           0.680     6.265    sinalCLK/counter[16]
    SLICE_X1Y76          LUT4 (Prop_lut4_I3_O)        0.124     6.389 f  sinalCLK/counter[25]_i_3/O
                         net (fo=1, routed)           0.996     7.385    sinalCLK/counter[25]_i_3_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124     7.509 r  sinalCLK/counter[25]_i_2/O
                         net (fo=26, routed)          0.896     8.404    sinalCLK/newClock
    SLICE_X0Y78          FDRE                                         r  sinalCLK/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKin (IN)
                         net (fo=0)                   0.000    10.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.497    14.838    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  sinalCLK/counter_reg[23]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X0Y78          FDRE (Setup_fdre_C_R)       -0.429    14.646    sinalCLK/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  6.241    

Slack (MET) :             6.241ns  (required time - arrival time)
  Source:                 sinalCLK/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sinalCLK/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.275ns  (logic 0.704ns (21.494%)  route 2.571ns (78.506%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.608     5.129    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  sinalCLK/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.585 f  sinalCLK/counter_reg[16]/Q
                         net (fo=2, routed)           0.680     6.265    sinalCLK/counter[16]
    SLICE_X1Y76          LUT4 (Prop_lut4_I3_O)        0.124     6.389 f  sinalCLK/counter[25]_i_3/O
                         net (fo=1, routed)           0.996     7.385    sinalCLK/counter[25]_i_3_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124     7.509 r  sinalCLK/counter[25]_i_2/O
                         net (fo=26, routed)          0.896     8.404    sinalCLK/newClock
    SLICE_X0Y78          FDRE                                         r  sinalCLK/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKin (IN)
                         net (fo=0)                   0.000    10.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.497    14.838    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  sinalCLK/counter_reg[24]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X0Y78          FDRE (Setup_fdre_C_R)       -0.429    14.646    sinalCLK/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.646    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  6.241    

Slack (MET) :             6.330ns  (required time - arrival time)
  Source:                 sinalCLK/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sinalCLK/newClock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.647ns  (logic 0.828ns (22.704%)  route 2.819ns (77.296%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.608     5.129    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  sinalCLK/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.585 f  sinalCLK/counter_reg[16]/Q
                         net (fo=2, routed)           0.680     6.265    sinalCLK/counter[16]
    SLICE_X1Y76          LUT4 (Prop_lut4_I3_O)        0.124     6.389 f  sinalCLK/counter[25]_i_3/O
                         net (fo=1, routed)           0.996     7.385    sinalCLK/counter[25]_i_3_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124     7.509 r  sinalCLK/counter[25]_i_2/O
                         net (fo=26, routed)          1.143     8.652    sinalCLK/newClock
    SLICE_X0Y81          LUT2 (Prop_lut2_I0_O)        0.124     8.776 r  sinalCLK/newClock_i_1/O
                         net (fo=1, routed)           0.000     8.776    sinalCLK/newClock_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  sinalCLK/newClock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKin (IN)
                         net (fo=0)                   0.000    10.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.499    14.840    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  sinalCLK/newClock_reg/C
                         clock pessimism              0.272    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.029    15.106    sinalCLK/newClock_reg
  -------------------------------------------------------------------
                         required time                         15.106    
                         arrival time                          -8.776    
  -------------------------------------------------------------------
                         slack                                  6.330    

Slack (MET) :             6.388ns  (required time - arrival time)
  Source:                 sinalCLK/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sinalCLK/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.704ns (22.513%)  route 2.423ns (77.487%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.608     5.129    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  sinalCLK/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.585 f  sinalCLK/counter_reg[16]/Q
                         net (fo=2, routed)           0.680     6.265    sinalCLK/counter[16]
    SLICE_X1Y76          LUT4 (Prop_lut4_I3_O)        0.124     6.389 f  sinalCLK/counter[25]_i_3/O
                         net (fo=1, routed)           0.996     7.385    sinalCLK/counter[25]_i_3_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124     7.509 r  sinalCLK/counter[25]_i_2/O
                         net (fo=26, routed)          0.747     8.256    sinalCLK/newClock
    SLICE_X0Y77          FDRE                                         r  sinalCLK/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKin (IN)
                         net (fo=0)                   0.000    10.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.495    14.836    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  sinalCLK/counter_reg[17]/C
                         clock pessimism              0.272    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X0Y77          FDRE (Setup_fdre_C_R)       -0.429    14.644    sinalCLK/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                  6.388    

Slack (MET) :             6.388ns  (required time - arrival time)
  Source:                 sinalCLK/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sinalCLK/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.704ns (22.513%)  route 2.423ns (77.487%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.608     5.129    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  sinalCLK/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.585 f  sinalCLK/counter_reg[16]/Q
                         net (fo=2, routed)           0.680     6.265    sinalCLK/counter[16]
    SLICE_X1Y76          LUT4 (Prop_lut4_I3_O)        0.124     6.389 f  sinalCLK/counter[25]_i_3/O
                         net (fo=1, routed)           0.996     7.385    sinalCLK/counter[25]_i_3_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124     7.509 r  sinalCLK/counter[25]_i_2/O
                         net (fo=26, routed)          0.747     8.256    sinalCLK/newClock
    SLICE_X0Y77          FDRE                                         r  sinalCLK/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKin (IN)
                         net (fo=0)                   0.000    10.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.495    14.836    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  sinalCLK/counter_reg[18]/C
                         clock pessimism              0.272    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X0Y77          FDRE (Setup_fdre_C_R)       -0.429    14.644    sinalCLK/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                  6.388    

Slack (MET) :             6.388ns  (required time - arrival time)
  Source:                 sinalCLK/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sinalCLK/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.704ns (22.513%)  route 2.423ns (77.487%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.608     5.129    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  sinalCLK/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.585 f  sinalCLK/counter_reg[16]/Q
                         net (fo=2, routed)           0.680     6.265    sinalCLK/counter[16]
    SLICE_X1Y76          LUT4 (Prop_lut4_I3_O)        0.124     6.389 f  sinalCLK/counter[25]_i_3/O
                         net (fo=1, routed)           0.996     7.385    sinalCLK/counter[25]_i_3_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124     7.509 r  sinalCLK/counter[25]_i_2/O
                         net (fo=26, routed)          0.747     8.256    sinalCLK/newClock
    SLICE_X0Y77          FDRE                                         r  sinalCLK/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKin (IN)
                         net (fo=0)                   0.000    10.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.495    14.836    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  sinalCLK/counter_reg[19]/C
                         clock pessimism              0.272    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X0Y77          FDRE (Setup_fdre_C_R)       -0.429    14.644    sinalCLK/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                  6.388    

Slack (MET) :             6.388ns  (required time - arrival time)
  Source:                 sinalCLK/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sinalCLK/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.704ns (22.513%)  route 2.423ns (77.487%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.608     5.129    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  sinalCLK/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.456     5.585 f  sinalCLK/counter_reg[16]/Q
                         net (fo=2, routed)           0.680     6.265    sinalCLK/counter[16]
    SLICE_X1Y76          LUT4 (Prop_lut4_I3_O)        0.124     6.389 f  sinalCLK/counter[25]_i_3/O
                         net (fo=1, routed)           0.996     7.385    sinalCLK/counter[25]_i_3_n_0
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124     7.509 r  sinalCLK/counter[25]_i_2/O
                         net (fo=26, routed)          0.747     8.256    sinalCLK/newClock
    SLICE_X0Y77          FDRE                                         r  sinalCLK/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLKin (IN)
                         net (fo=0)                   0.000    10.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.495    14.836    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  sinalCLK/counter_reg[20]/C
                         clock pessimism              0.272    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X0Y77          FDRE (Setup_fdre_C_R)       -0.429    14.644    sinalCLK/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.644    
                         arrival time                          -8.256    
  -------------------------------------------------------------------
                         slack                                  6.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 sinalCLK/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sinalCLK/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.630%)  route 0.181ns (49.370%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.581     1.464    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  sinalCLK/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141     1.605 f  sinalCLK/counter_reg[0]/Q
                         net (fo=3, routed)           0.181     1.787    sinalCLK/counter[0]
    SLICE_X1Y73          LUT1 (Prop_lut1_I0_O)        0.045     1.832 r  sinalCLK/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.832    sinalCLK/counter_0[0]
    SLICE_X1Y73          FDRE                                         r  sinalCLK/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.848     1.976    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  sinalCLK/counter_reg[0]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X1Y73          FDRE (Hold_fdre_C_D)         0.091     1.555    sinalCLK/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 sinalCLK/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sinalCLK/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.581     1.464    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  sinalCLK/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  sinalCLK/counter_reg[15]/Q
                         net (fo=2, routed)           0.133     1.738    sinalCLK/counter[15]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.849 r  sinalCLK/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.849    sinalCLK/data0[15]
    SLICE_X0Y76          FDRE                                         r  sinalCLK/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.848     1.976    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  sinalCLK/counter_reg[15]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.105     1.569    sinalCLK/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 sinalCLK/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sinalCLK/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.583     1.466    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  sinalCLK/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  sinalCLK/counter_reg[19]/Q
                         net (fo=2, routed)           0.133     1.740    sinalCLK/counter[19]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  sinalCLK/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.851    sinalCLK/data0[19]
    SLICE_X0Y77          FDRE                                         r  sinalCLK/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.850     1.978    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  sinalCLK/counter_reg[19]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.105     1.571    sinalCLK/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 sinalCLK/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sinalCLK/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.580     1.463    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  sinalCLK/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  sinalCLK/counter_reg[7]/Q
                         net (fo=2, routed)           0.133     1.737    sinalCLK/counter[7]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.848 r  sinalCLK/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.848    sinalCLK/data0[7]
    SLICE_X0Y74          FDRE                                         r  sinalCLK/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.847     1.975    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  sinalCLK/counter_reg[7]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.105     1.568    sinalCLK/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 sinalCLK/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sinalCLK/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.580     1.463    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  sinalCLK/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  sinalCLK/counter_reg[11]/Q
                         net (fo=2, routed)           0.133     1.737    sinalCLK/counter[11]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.848 r  sinalCLK/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.848    sinalCLK/data0[11]
    SLICE_X0Y75          FDRE                                         r  sinalCLK/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.847     1.975    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  sinalCLK/counter_reg[11]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.105     1.568    sinalCLK/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 sinalCLK/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sinalCLK/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.583     1.466    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  sinalCLK/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y78          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  sinalCLK/counter_reg[23]/Q
                         net (fo=2, routed)           0.133     1.740    sinalCLK/counter[23]
    SLICE_X0Y78          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  sinalCLK/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.851    sinalCLK/data0[23]
    SLICE_X0Y78          FDRE                                         r  sinalCLK/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.851     1.979    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X0Y78          FDRE                                         r  sinalCLK/counter_reg[23]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X0Y78          FDRE (Hold_fdre_C_D)         0.105     1.571    sinalCLK/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 sinalCLK/newClock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sinalCLK/newClock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.586     1.469    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  sinalCLK/newClock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  sinalCLK/newClock_reg/Q
                         net (fo=4, routed)           0.187     1.797    sinalCLK/CLK
    SLICE_X0Y81          LUT2 (Prop_lut2_I1_O)        0.045     1.842 r  sinalCLK/newClock_i_1/O
                         net (fo=1, routed)           0.000     1.842    sinalCLK/newClock_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  sinalCLK/newClock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.854     1.982    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  sinalCLK/newClock_reg/C
                         clock pessimism             -0.513     1.469    
    SLICE_X0Y81          FDRE (Hold_fdre_C_D)         0.091     1.560    sinalCLK/newClock_reg
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 sinalCLK/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sinalCLK/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.581     1.464    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  sinalCLK/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  sinalCLK/counter_reg[15]/Q
                         net (fo=2, routed)           0.133     1.738    sinalCLK/counter[15]
    SLICE_X0Y76          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.882 r  sinalCLK/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.882    sinalCLK/data0[16]
    SLICE_X0Y76          FDRE                                         r  sinalCLK/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.848     1.976    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X0Y76          FDRE                                         r  sinalCLK/counter_reg[16]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.105     1.569    sinalCLK/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 sinalCLK/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sinalCLK/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.583     1.466    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  sinalCLK/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  sinalCLK/counter_reg[19]/Q
                         net (fo=2, routed)           0.133     1.740    sinalCLK/counter[19]
    SLICE_X0Y77          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.884 r  sinalCLK/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.884    sinalCLK/data0[20]
    SLICE_X0Y77          FDRE                                         r  sinalCLK/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.850     1.978    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  sinalCLK/counter_reg[20]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y77          FDRE (Hold_fdre_C_D)         0.105     1.571    sinalCLK/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 sinalCLK/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sinalCLK/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.580     1.463    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  sinalCLK/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  sinalCLK/counter_reg[7]/Q
                         net (fo=2, routed)           0.133     1.737    sinalCLK/counter[7]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.881 r  sinalCLK/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.881    sinalCLK/data0[8]
    SLICE_X0Y74          FDRE                                         r  sinalCLK/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLKin (IN)
                         net (fo=0)                   0.000     0.000    CLKin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLKin_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLKin_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLKin_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.847     1.975    sinalCLK/CLKin_IBUF_BUFG
    SLICE_X0Y74          FDRE                                         r  sinalCLK/counter_reg[8]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.105     1.568    sinalCLK/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLKin }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLKin_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y73    sinalCLK/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75    sinalCLK/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75    sinalCLK/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75    sinalCLK/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y76    sinalCLK/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y76    sinalCLK/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y76    sinalCLK/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y76    sinalCLK/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77    sinalCLK/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y78    sinalCLK/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y78    sinalCLK/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y78    sinalCLK/counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y78    sinalCLK/counter_reg[24]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y73    sinalCLK/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75    sinalCLK/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75    sinalCLK/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75    sinalCLK/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76    sinalCLK/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y76    sinalCLK/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75    sinalCLK/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75    sinalCLK/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75    sinalCLK/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y79    sinalCLK/counter_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74    sinalCLK/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74    sinalCLK/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74    sinalCLK/counter_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74    sinalCLK/counter_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75    sinalCLK/counter_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81    sinalCLK/newClock_reg/C



