simVerilogNetlistFileList = '(
    (("MU0_lib" "MU0_test") 
	("cds10/netlist" "cds10/map" "schematic")
    ) 
    (("MU0_lib" "MU0") 
	("cds9/netlist" "cds9/map" "schematic")
    ) 
    (("MU0_lib" "MU0_control") 
	("cds8/netlist" "cds8/map" "schematic")
    ) 
    (("MU0_lib" "decoder_3_8") 
	("cds7/netlist" "cds7/map" "schematic")
    ) 
    (("MU0_lib" "MU0_datapath") 
	("cds6/netlist" "cds6/map" "schematic")
    )
    (("MU0_lib" "MU0_conditions") 
	("cds5/netlist" "cds5/map" "schematic")
    ) 
    (("MU0_lib" "MU0_ALU") 
	("cds4/netlist" "cds4/map" "schematic")
    ) 
    (("COMP12111" "adder_16bit") 
	("cds3/netlist" "cds3/map" "schematic")
    ) 
    (("COMP12111" "adder_4bit") 
	("cds2/netlist" "cds2/map" "schematic")
    ) 
    (("COMP12111" "fulladder") 
	("cds1/netlist" "cds1/map" "schematic")
    )
    (("COMP12111" "halfadder") 
	("cds0/netlist" "cds0/map" "schematic")
    )
)
simVerilogNetlistFileLibList = '("COMP12111" "MU0_lib")
simVerilogNetlistFileCellList = '(
    ("COMP12111" 
	("halfadder" "fulladder" "adder_4bit" "adder_16bit")
    ) 
    ("MU0_lib" 
	("MU0_ALU" "MU0_conditions" "MU0_datapath" "decoder_3_8" "MU0_control"
	    "MU0" "MU0_test"
	)
    )
)
hnlIncrementalDirectory = '"ihnl"
