initSidebarItems({"mod":[["ch_cfg","Channel Config Register"],["ctl","Control Register"],["dir_bidx","Direction Sample Buffer Read Index Configure Register (16 directions * 2 values * 4 indices)"],["dwsz_cfg","Downsize Config Register"],["fft_cfg","FFT Config Register"],["int_mask","Interrupt Mask Register"],["int_stat","Interrupt Status Register"],["post_fir0_coef","FIR0 post-filter coefficients"],["post_fir1_coef","FIR1 post-filter coefficients"],["pre_fir0_coef","FIR0 pre-filter coefficients"],["pre_fir1_coef","FIR1 pre-filter coeffecients"],["sat_counter","Saturation Counter"],["sat_limits","Saturation Limits"],["sobuf_dma_rdata","Read register for DMA to sample-out buffers"],["vobuf_dma_rdata","Read register for DMA to voice-out buffers"]],"struct":[["RegisterBlock","Register block"]],"type":[["CH_CFG","Channel Config Register"],["CTL","Control Register"],["DIR_BIDX","Direction Sample Buffer Read Index Configure Register (16 directions * 2 values * 4 indices)"],["DWSZ_CFG","Downsize Config Register"],["FFT_CFG","FFT Config Register"],["INT_MASK","Interrupt Mask Register"],["INT_STAT","Interrupt Status Register"],["POST_FIR0_COEF","FIR0 post-filter coefficients"],["POST_FIR1_COEF","FIR1 post-filter coefficients"],["PRE_FIR0_COEF","FIR0 pre-filter coefficients"],["PRE_FIR1_COEF","FIR1 pre-filter coeffecients"],["SAT_COUNTER","Saturation Counter"],["SAT_LIMITS","Saturation Limits"],["SOBUF_DMA_RDATA","Read register for DMA to sample-out buffers"],["VOBUF_DMA_RDATA","Read register for DMA to voice-out buffers"]]});