#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Apr 01 13:38:18 2024
# Process ID: 31996
# Current directory: C:/Users/Liyt/Desktop/cpu_89
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22816 C:\Users\Liyt\Desktop\cpu_89\cpu_89.xpr
# Log file: C:/Users/Liyt/Desktop/cpu_89/vivado.log
# Journal file: C:/Users/Liyt/Desktop/cpu_89\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Liyt/Desktop/cpu_89/cpu_89.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/LenovoSoftstore/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 860.477 ; gain = 146.945
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 13:39:18 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 867.648 ; gain = 7.172
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2063] Module <cp0_reg> not found while processing module instance <cp0_reg0> [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:620]
ERROR: [VRFC 10-2063] Module <imem> not found while processing module instance <imem> [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:50]
ERROR: [VRFC 10-2063] Module <dmem> not found while processing module instance <dmem> [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:52]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 14:10:10 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 926.277 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 14:46:26 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 974.742 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 14:54:48 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 986.313 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 14:56:02 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 986.313 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 14:57:13 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 986.313 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 14:59:41 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 986.313 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 15:00:35 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 992.328 ; gain = 6.016
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 15:03:56 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1025.984 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 15:53:16 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1025.984 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 16:00:35 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1025.984 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 16:03:46 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1025.984 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
ERROR: [VRFC 10-1412] syntax error near endcase [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v:174]
ERROR: [VRFC 10-1040] module cp0_reg ignored due to previous errors [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 16:12:09 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1025.984 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 16:20:43 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1025.984 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 16:33:19 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1048.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 16:35:14 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1048.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 16:41:10 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1048.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 16:49:15 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1051.512 ; gain = 3.016
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 19:36:27 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1121.637 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1121.637 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1121.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 19:50:44 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1121.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 20:19:15 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1121.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
WARNING: [VRFC 10-1315] redeclaration of ansi port HILO_tmp is not allowed [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:80]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 20:50:01 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1121.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
WARNING: [VRFC 10-1315] redeclaration of ansi port HILO_tmp is not allowed [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 20:50:44 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1121.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 20:53:39 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1121.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
WARNING: [VRFC 10-1315] redeclaration of ansi port HILO_tmp is not allowed [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:78]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 20:57:43 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1121.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol reg2_mux, assumed default net type wire [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:144]
INFO: [VRFC 10-2458] undeclared symbol reg1_not, assumed default net type wire [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:161]
ERROR: [VRFC 10-433] cannot index into non-array reg2_mux [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:152]
ERROR: [VRFC 10-433] cannot index into non-array reg2_mux [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:153]
ERROR: [VRFC 10-433] cannot index into non-array reg1_not [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:187]
ERROR: [VRFC 10-433] cannot index into non-array reg1_not [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:188]
ERROR: [VRFC 10-433] cannot index into non-array reg1_not [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:189]
ERROR: [VRFC 10-433] cannot index into non-array reg1_not [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:190]
ERROR: [VRFC 10-433] cannot index into non-array reg1_not [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:191]
ERROR: [VRFC 10-433] cannot index into non-array reg1_not [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:192]
ERROR: [VRFC 10-433] cannot index into non-array reg1_not [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:193]
ERROR: [VRFC 10-433] cannot index into non-array reg1_not [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:194]
ERROR: [VRFC 10-433] cannot index into non-array reg1_not [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:195]
ERROR: [VRFC 10-433] cannot index into non-array reg1_not [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:196]
ERROR: [VRFC 10-433] cannot index into non-array reg1_not [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:197]
ERROR: [VRFC 10-91] HI is not declared [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:267]
ERROR: [VRFC 10-91] HI is not declared [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:269]
ERROR: [VRFC 10-91] HI is not declared [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:271]
ERROR: [VRFC 10-91] HI is not declared [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:273]
ERROR: [VRFC 10-91] HI is not declared [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:299]
ERROR: [VRFC 10-91] HI is not declared [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:311]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 21:00:48 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1121.637 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1121.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 21:01:41 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1121.637 ; gain = 0.000
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library work [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:1]
INFO: [HDL 9-1065] Parsing verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/defines.vh" included at line 1. [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:1]
[Mon Apr 01 21:02:16 2024] Launched synth_1...
Run output will be captured here: C:/Users/Liyt/Desktop/cpu_89/cpu_89.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2458] undeclared symbol reg2_mux, assumed default net type wire [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:144]
INFO: [VRFC 10-2458] undeclared symbol reg1_not, assumed default net type wire [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:161]
ERROR: [VRFC 10-433] cannot index into non-array reg2_mux [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:152]
ERROR: [VRFC 10-433] cannot index into non-array reg2_mux [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:153]
ERROR: [VRFC 10-433] cannot index into non-array reg1_not [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:187]
ERROR: [VRFC 10-433] cannot index into non-array reg1_not [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:188]
ERROR: [VRFC 10-433] cannot index into non-array reg1_not [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:189]
ERROR: [VRFC 10-433] cannot index into non-array reg1_not [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:190]
ERROR: [VRFC 10-433] cannot index into non-array reg1_not [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:191]
ERROR: [VRFC 10-433] cannot index into non-array reg1_not [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:192]
ERROR: [VRFC 10-433] cannot index into non-array reg1_not [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:193]
ERROR: [VRFC 10-433] cannot index into non-array reg1_not [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:194]
ERROR: [VRFC 10-433] cannot index into non-array reg1_not [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:195]
ERROR: [VRFC 10-433] cannot index into non-array reg1_not [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:196]
ERROR: [VRFC 10-433] cannot index into non-array reg1_not [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:197]
ERROR: [VRFC 10-91] HI is not declared [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:267]
ERROR: [VRFC 10-91] HI is not declared [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:269]
ERROR: [VRFC 10-91] HI is not declared [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:271]
ERROR: [VRFC 10-91] HI is not declared [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:273]
ERROR: [VRFC 10-91] HI is not declared [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:299]
ERROR: [VRFC 10-91] HI is not declared [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:311]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 21:03:39 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1138.125 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1138.125 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 21:05:07 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1138.125 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
WARNING: [VRFC 10-1315] redeclaration of ansi port HILO_tmp is not allowed [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:91]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 21:08:41 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1138.125 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
WARNING: [VRFC 10-1315] redeclaration of ansi port HILO_tmp is not allowed [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:90]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 21:09:18 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1138.125 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 21:10:09 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1138.125 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 21:11:42 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1138.125 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1138.125 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 21:13:16 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1138.723 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 21:14:05 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1139.813 ; gain = 1.090
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 21:14:59 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1166.637 ; gain = 9.723
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 21:16:42 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1166.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 21:18:05 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1166.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 21:20:14 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1166.637 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1166.637 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1166.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 21:22:14 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1166.637 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1166.637 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:21 . Memory (MB): peak = 1166.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 23:19:25 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1171.637 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 23:20:30 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1197.070 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 23:25:35 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1197.070 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 23:26:32 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1197.770 ; gain = 0.699
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 23:27:40 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1197.770 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 23:31:44 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1197.770 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 23:47:32 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1197.770 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
ERROR: [VRFC 10-91] MEM_HIMEM_LO is not declared [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:241]
ERROR: [VRFC 10-1040] module ex ignored due to previous errors [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v:4]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 23:54:06 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1197.770 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 01 23:57:49 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1213.441 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 02 00:01:02 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1213.441 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 02 00:04:52 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1213.441 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 02 00:10:40 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1226.250 ; gain = 12.809
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 02 00:13:56 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1227.449 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 02 00:15:48 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1227.449 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'docpu_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/dist_mem_gen_0.mif'
INFO: [USF-XSim-25] Exported 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/test.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
"xvlog -m64 --relax -prj docpu_top_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.ip_user_files/ipstatic/dist_mem_gen_v8_0_10/simulation/dist_mem_gen_v8_0.v" into library dist_mem_gen_v8_0_10
INFO: [VRFC 10-311] analyzing module dist_mem_gen_v8_0_10
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dist_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/cp0_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cp0_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/pc_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/LLbit_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LLbit_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/if_id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id_ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/id.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module id
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/hilo_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hilo_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ex.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module docpu_top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/LenovoSoftstore/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 5993a65e5c21406696cad3c13af8014a --debug typical --relax --mt 2 -L dist_mem_gen_v8_0_10 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot docpu_top_tb_behav xil_defaultlib.docpu_top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port ram_ce_o [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu_top.v:43]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port mem_ce_out [C:/Users/Liyt/Desktop/cpu_89/cpu_89.srcs/sources_1/new/docpu.v:510]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.LLbit_reg
Compiling module xil_defaultlib.cp0_reg
Compiling module xil_defaultlib.docpu
Compiling module dist_mem_gen_v8_0_10.dist_mem_gen_v8_0_10(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_0
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.docpu_top
Compiling module xil_defaultlib.docpu_top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot docpu_top_tb_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav/xsim.dir/docpu_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Apr 02 00:17:42 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Liyt/Desktop/cpu_89/cpu_89.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "docpu_top_tb_behav -key {Behavioral:sim_1:Functional:docpu_top_tb} -tclbatch {docpu_top_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source docpu_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: This core is supplied with a behavioral model. To model cycle-accurate behavior you must run timing simulation.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'docpu_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1227.449 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 02 08:43:42 2024...
