
Nucleo-L432KC-BBW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000be6c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000474  0800c000  0800c000  0000d000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c474  0800c474  0000e1d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800c474  0800c474  0000d474  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c47c  0800c47c  0000e1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c47c  0800c47c  0000d47c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c480  0800c480  0000d480  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800c484  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000054c  200001d8  0800c65c  0000e1d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000724  0800c65c  0000e724  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000166cc  00000000  00000000  0000e208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b60  00000000  00000000  000248d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000014c0  00000000  00000000  00027438  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000101c  00000000  00000000  000288f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023b81  00000000  00000000  00029914  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015fd2  00000000  00000000  0004d495  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000deb5c  00000000  00000000  00063467  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00141fc3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006e24  00000000  00000000  00142008  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008c  00000000  00000000  00148e2c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d8 	.word	0x200001d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800bfe4 	.word	0x0800bfe4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	0800bfe4 	.word	0x0800bfe4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <_write>:
float linearVoltage = 0.0f;
float linearAvg = 0.0f;


// uart print to serial terminal for debugging purpose
int _write(int file, char *ptr, int len){
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0
 8001026:	60f8      	str	r0, [r7, #12]
 8001028:	60b9      	str	r1, [r7, #8]
 800102a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)ptr, len, HAL_MAX_DELAY);
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	b29a      	uxth	r2, r3
 8001030:	f04f 33ff 	mov.w	r3, #4294967295
 8001034:	68b9      	ldr	r1, [r7, #8]
 8001036:	4804      	ldr	r0, [pc, #16]	@ (8001048 <_write+0x28>)
 8001038:	f005 ff9e 	bl	8006f78 <HAL_UART_Transmit>
	return len;
 800103c:	687b      	ldr	r3, [r7, #4]
}
 800103e:	4618      	mov	r0, r3
 8001040:	3710      	adds	r7, #16
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	200003b0 	.word	0x200003b0

0800104c <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan1)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  if (HAL_CAN_GetRxMessage(hcan1, CAN_RX_FIFO0, &RxHeader, CAN_RxData) != HAL_OK)
 8001054:	4b0e      	ldr	r3, [pc, #56]	@ (8001090 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 8001056:	4a0f      	ldr	r2, [pc, #60]	@ (8001094 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 8001058:	2100      	movs	r1, #0
 800105a:	6878      	ldr	r0, [r7, #4]
 800105c:	f002 fdd3 	bl	8003c06 <HAL_CAN_GetRxMessage>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d001      	beq.n	800106a <HAL_CAN_RxFifo0MsgPendingCallback+0x1e>
  {
    Error_Handler();
 8001066:	f000 fc91 	bl	800198c <Error_Handler>
  }

  // 0x100 is the can device id of the main controller
  if ((RxHeader.StdId == 0x100))
 800106a:	4b0a      	ldr	r3, [pc, #40]	@ (8001094 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 800106c:	681b      	ldr	r3, [r3, #0]
 800106e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001072:	d109      	bne.n	8001088 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>
  {
	  // first compute the brake percentage then the pressure needed
	  pressure_desired = CAN_RxData[1];
 8001074:	4b06      	ldr	r3, [pc, #24]	@ (8001090 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 8001076:	785b      	ldrb	r3, [r3, #1]
 8001078:	4618      	mov	r0, r3
 800107a:	f7ff fa43 	bl	8000504 <__aeabi_ui2d>
 800107e:	4602      	mov	r2, r0
 8001080:	460b      	mov	r3, r1
 8001082:	4905      	ldr	r1, [pc, #20]	@ (8001098 <HAL_CAN_RxFifo0MsgPendingCallback+0x4c>)
 8001084:	e9c1 2300 	strd	r2, r3, [r1]
  }
}
 8001088:	bf00      	nop
 800108a:	3708      	adds	r7, #8
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	2000046c 	.word	0x2000046c
 8001094:	20000450 	.word	0x20000450
 8001098:	20000470 	.word	0x20000470

0800109c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
	  HAL_CAN_AddTxMessage(&hcan1, &TxHeader, CAN_TxData, &TxMailbox);

	  printf("brake pressure measured: %.2f PSI \r\n", pressure_measured_avg);
	  printf("brake pressure desired: %.2f PSI \r\n", pressure_desired);
  }*/
}
 80010a4:	bf00      	nop
 80010a6:	370c      	adds	r7, #12
 80010a8:	46bd      	mov	sp, r7
 80010aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ae:	4770      	bx	lr

080010b0 <HAL_ADC_ConvCpltCallback>:
double buffer[40] = {0};
int index = 0;
bool filled = false;

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80010b0:	b5b0      	push	{r4, r5, r7, lr}
 80010b2:	b086      	sub	sp, #24
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
	linearVoltage = HAL_ADC_GetValue(&hadc1) / 4095.0 * 3.3;
 80010b8:	4845      	ldr	r0, [pc, #276]	@ (80011d0 <HAL_ADC_ConvCpltCallback+0x120>)
 80010ba:	f001 fc3f 	bl	800293c <HAL_ADC_GetValue>
 80010be:	4603      	mov	r3, r0
 80010c0:	4618      	mov	r0, r3
 80010c2:	f7ff fa1f 	bl	8000504 <__aeabi_ui2d>
 80010c6:	a33e      	add	r3, pc, #248	@ (adr r3, 80011c0 <HAL_ADC_ConvCpltCallback+0x110>)
 80010c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010cc:	f7ff fbbe 	bl	800084c <__aeabi_ddiv>
 80010d0:	4602      	mov	r2, r0
 80010d2:	460b      	mov	r3, r1
 80010d4:	4610      	mov	r0, r2
 80010d6:	4619      	mov	r1, r3
 80010d8:	a33b      	add	r3, pc, #236	@ (adr r3, 80011c8 <HAL_ADC_ConvCpltCallback+0x118>)
 80010da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010de:	f7ff fa8b 	bl	80005f8 <__aeabi_dmul>
 80010e2:	4602      	mov	r2, r0
 80010e4:	460b      	mov	r3, r1
 80010e6:	4610      	mov	r0, r2
 80010e8:	4619      	mov	r1, r3
 80010ea:	f7ff fd7d 	bl	8000be8 <__aeabi_d2f>
 80010ee:	4603      	mov	r3, r0
 80010f0:	4a38      	ldr	r2, [pc, #224]	@ (80011d4 <HAL_ADC_ConvCpltCallback+0x124>)
 80010f2:	6013      	str	r3, [r2, #0]

	double newSample = linearVoltage;
 80010f4:	4b37      	ldr	r3, [pc, #220]	@ (80011d4 <HAL_ADC_ConvCpltCallback+0x124>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4618      	mov	r0, r3
 80010fa:	f7ff fa25 	bl	8000548 <__aeabi_f2d>
 80010fe:	4602      	mov	r2, r0
 8001100:	460b      	mov	r3, r1
 8001102:	e9c7 2304 	strd	r2, r3, [r7, #16]

	// Remove oldest value
	sum -= buffer[index];
 8001106:	4b34      	ldr	r3, [pc, #208]	@ (80011d8 <HAL_ADC_ConvCpltCallback+0x128>)
 8001108:	e9d3 0100 	ldrd	r0, r1, [r3]
 800110c:	4b33      	ldr	r3, [pc, #204]	@ (80011dc <HAL_ADC_ConvCpltCallback+0x12c>)
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4a33      	ldr	r2, [pc, #204]	@ (80011e0 <HAL_ADC_ConvCpltCallback+0x130>)
 8001112:	00db      	lsls	r3, r3, #3
 8001114:	4413      	add	r3, r2
 8001116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800111a:	f7ff f8b5 	bl	8000288 <__aeabi_dsub>
 800111e:	4602      	mov	r2, r0
 8001120:	460b      	mov	r3, r1
 8001122:	492d      	ldr	r1, [pc, #180]	@ (80011d8 <HAL_ADC_ConvCpltCallback+0x128>)
 8001124:	e9c1 2300 	strd	r2, r3, [r1]
	// Add new value
	buffer[index] = newSample;
 8001128:	4b2c      	ldr	r3, [pc, #176]	@ (80011dc <HAL_ADC_ConvCpltCallback+0x12c>)
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4a2c      	ldr	r2, [pc, #176]	@ (80011e0 <HAL_ADC_ConvCpltCallback+0x130>)
 800112e:	00db      	lsls	r3, r3, #3
 8001130:	18d1      	adds	r1, r2, r3
 8001132:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001136:	e9c1 2300 	strd	r2, r3, [r1]
	sum += newSample;
 800113a:	4b27      	ldr	r3, [pc, #156]	@ (80011d8 <HAL_ADC_ConvCpltCallback+0x128>)
 800113c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001140:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001144:	f7ff f8a2 	bl	800028c <__adddf3>
 8001148:	4602      	mov	r2, r0
 800114a:	460b      	mov	r3, r1
 800114c:	4922      	ldr	r1, [pc, #136]	@ (80011d8 <HAL_ADC_ConvCpltCallback+0x128>)
 800114e:	e9c1 2300 	strd	r2, r3, [r1]

	// Advance index
	index = (index + 1) % length;
 8001152:	4b22      	ldr	r3, [pc, #136]	@ (80011dc <HAL_ADC_ConvCpltCallback+0x12c>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	3301      	adds	r3, #1
 8001158:	2228      	movs	r2, #40	@ 0x28
 800115a:	fb93 f1f2 	sdiv	r1, r3, r2
 800115e:	fb01 f202 	mul.w	r2, r1, r2
 8001162:	1a9b      	subs	r3, r3, r2
 8001164:	4a1d      	ldr	r2, [pc, #116]	@ (80011dc <HAL_ADC_ConvCpltCallback+0x12c>)
 8001166:	6013      	str	r3, [r2, #0]

	// Compute average
	int divisor = filled ? length : index;
 8001168:	4b1e      	ldr	r3, [pc, #120]	@ (80011e4 <HAL_ADC_ConvCpltCallback+0x134>)
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	2b00      	cmp	r3, #0
 800116e:	d001      	beq.n	8001174 <HAL_ADC_ConvCpltCallback+0xc4>
 8001170:	2328      	movs	r3, #40	@ 0x28
 8001172:	e001      	b.n	8001178 <HAL_ADC_ConvCpltCallback+0xc8>
 8001174:	4b19      	ldr	r3, [pc, #100]	@ (80011dc <HAL_ADC_ConvCpltCallback+0x12c>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	60fb      	str	r3, [r7, #12]
	if (index == 0) filled = true;
 800117a:	4b18      	ldr	r3, [pc, #96]	@ (80011dc <HAL_ADC_ConvCpltCallback+0x12c>)
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	2b00      	cmp	r3, #0
 8001180:	d102      	bne.n	8001188 <HAL_ADC_ConvCpltCallback+0xd8>
 8001182:	4b18      	ldr	r3, [pc, #96]	@ (80011e4 <HAL_ADC_ConvCpltCallback+0x134>)
 8001184:	2201      	movs	r2, #1
 8001186:	701a      	strb	r2, [r3, #0]

	linearAvg = sum / (double)divisor;
 8001188:	4b13      	ldr	r3, [pc, #76]	@ (80011d8 <HAL_ADC_ConvCpltCallback+0x128>)
 800118a:	e9d3 4500 	ldrd	r4, r5, [r3]
 800118e:	68f8      	ldr	r0, [r7, #12]
 8001190:	f7ff f9c8 	bl	8000524 <__aeabi_i2d>
 8001194:	4602      	mov	r2, r0
 8001196:	460b      	mov	r3, r1
 8001198:	4620      	mov	r0, r4
 800119a:	4629      	mov	r1, r5
 800119c:	f7ff fb56 	bl	800084c <__aeabi_ddiv>
 80011a0:	4602      	mov	r2, r0
 80011a2:	460b      	mov	r3, r1
 80011a4:	4610      	mov	r0, r2
 80011a6:	4619      	mov	r1, r3
 80011a8:	f7ff fd1e 	bl	8000be8 <__aeabi_d2f>
 80011ac:	4603      	mov	r3, r0
 80011ae:	4a0e      	ldr	r2, [pc, #56]	@ (80011e8 <HAL_ADC_ConvCpltCallback+0x138>)
 80011b0:	6013      	str	r3, [r2, #0]
}
 80011b2:	bf00      	nop
 80011b4:	3718      	adds	r7, #24
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bdb0      	pop	{r4, r5, r7, pc}
 80011ba:	bf00      	nop
 80011bc:	f3af 8000 	nop.w
 80011c0:	00000000 	.word	0x00000000
 80011c4:	40affe00 	.word	0x40affe00
 80011c8:	66666666 	.word	0x66666666
 80011cc:	400a6666 	.word	0x400a6666
 80011d0:	200001f4 	.word	0x200001f4
 80011d4:	20000478 	.word	0x20000478
 80011d8:	20000480 	.word	0x20000480
 80011dc:	200005c8 	.word	0x200005c8
 80011e0:	20000488 	.word	0x20000488
 80011e4:	200005cc 	.word	0x200005cc
 80011e8:	2000047c 	.word	0x2000047c

080011ec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b084      	sub	sp, #16
 80011f0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011f2:	f000 ff14 	bl	800201e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011f6:	f000 f86d 	bl	80012d4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011fa:	f000 fb11 	bl	8001820 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80011fe:	f000 fadf 	bl	80017c0 <MX_USART2_UART_Init>
  MX_CAN1_Init();
 8001202:	f000 f921 	bl	8001448 <MX_CAN1_Init>
  MX_TIM6_Init();
 8001206:	f000 fa3d 	bl	8001684 <MX_TIM6_Init>
  MX_TIM1_Init();
 800120a:	f000 f98b 	bl	8001524 <MX_TIM1_Init>
  MX_ADC1_Init();
 800120e:	f000 f8b7 	bl	8001380 <MX_ADC1_Init>
  MX_TIM7_Init();
 8001212:	f000 fa71 	bl	80016f8 <MX_TIM7_Init>
  MX_TIM16_Init();
 8001216:	f000 faa9 	bl	800176c <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800121a:	2100      	movs	r1, #0
 800121c:	4826      	ldr	r0, [pc, #152]	@ (80012b8 <main+0xcc>)
 800121e:	f004 fdc7 	bl	8005db0 <HAL_TIM_PWM_Start>
  HAL_Delay(500);
 8001222:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001226:	f000 ff6f 	bl	8002108 <HAL_Delay>

  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 800122a:	217f      	movs	r1, #127	@ 0x7f
 800122c:	4823      	ldr	r0, [pc, #140]	@ (80012bc <main+0xd0>)
 800122e:	f002 fa4f 	bl	80036d0 <HAL_ADCEx_Calibration_Start>
  HAL_ADC_Start_IT(&hadc1);
 8001232:	4822      	ldr	r0, [pc, #136]	@ (80012bc <main+0xd0>)
 8001234:	f001 face 	bl	80027d4 <HAL_ADC_Start_IT>
  HAL_Delay(500);
 8001238:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800123c:	f000 ff64 	bl	8002108 <HAL_Delay>
  // IMPORTANT: DO NOT MOVE THIS COUNTER TO GLOBAL VARIABLE
  // OR IT WILL BE RESET EVERY FEW LOOPS FOR NO REASON

  float linearMax = 2.61f;
 8001240:	4b1f      	ldr	r3, [pc, #124]	@ (80012c0 <main+0xd4>)
 8001242:	60fb      	str	r3, [r7, #12]
  float linearMin = .68f;
 8001244:	4b1f      	ldr	r3, [pc, #124]	@ (80012c4 <main+0xd8>)
 8001246:	60bb      	str	r3, [r7, #8]
	  linearVoltage = HAL_ADC_GetValue(&hadc1) / 4095.0 * 3.3;
	  HAL_ADC_Stop(&hadc1);*/


	  //read test pin for brake
	  if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0) == GPIO_PIN_SET)
 8001248:	2101      	movs	r1, #1
 800124a:	481f      	ldr	r0, [pc, #124]	@ (80012c8 <main+0xdc>)
 800124c:	f003 face 	bl	80047ec <HAL_GPIO_ReadPin>
 8001250:	4603      	mov	r3, r0
 8001252:	2b01      	cmp	r3, #1
 8001254:	d103      	bne.n	800125e <main+0x72>
	  {
	      // Button is pressed
		  testPin = 1;
 8001256:	4b1d      	ldr	r3, [pc, #116]	@ (80012cc <main+0xe0>)
 8001258:	2201      	movs	r2, #1
 800125a:	601a      	str	r2, [r3, #0]
 800125c:	e002      	b.n	8001264 <main+0x78>
	  }
	  else
	  {
		  // Button is not pressed
	      testPin = 0;
 800125e:	4b1b      	ldr	r3, [pc, #108]	@ (80012cc <main+0xe0>)
 8001260:	2200      	movs	r2, #0
 8001262:	601a      	str	r2, [r3, #0]
	   }

	  //run motors if test pin is high
	  //duty cycle (max is 1000) @ 2kHz
	  int dutyCycle = 1000;
 8001264:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001268:	607b      	str	r3, [r7, #4]

		  if (testPin == 1 && linearAvg > linearMin)
 800126a:	4b18      	ldr	r3, [pc, #96]	@ (80012cc <main+0xe0>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	2b01      	cmp	r3, #1
 8001270:	d10d      	bne.n	800128e <main+0xa2>
 8001272:	4b17      	ldr	r3, [pc, #92]	@ (80012d0 <main+0xe4>)
 8001274:	edd3 7a00 	vldr	s15, [r3]
 8001278:	ed97 7a02 	vldr	s14, [r7, #8]
 800127c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001280:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001284:	d503      	bpl.n	800128e <main+0xa2>
		  {
		  	  //Tighten brake
		  	  TightenBrake(dutyCycle);
 8001286:	6878      	ldr	r0, [r7, #4]
 8001288:	f000 fb36 	bl	80018f8 <TightenBrake>
 800128c:	e013      	b.n	80012b6 <main+0xca>
		  }
		  else if (testPin == 0 && linearAvg < linearMax)
 800128e:	4b0f      	ldr	r3, [pc, #60]	@ (80012cc <main+0xe0>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	2b00      	cmp	r3, #0
 8001294:	d10d      	bne.n	80012b2 <main+0xc6>
 8001296:	4b0e      	ldr	r3, [pc, #56]	@ (80012d0 <main+0xe4>)
 8001298:	edd3 7a00 	vldr	s15, [r3]
 800129c:	ed97 7a03 	vldr	s14, [r7, #12]
 80012a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012a8:	dd03      	ble.n	80012b2 <main+0xc6>
		  {
			  LoosenBrake(dutyCycle);
 80012aa:	6878      	ldr	r0, [r7, #4]
 80012ac:	f000 fb3e 	bl	800192c <LoosenBrake>
 80012b0:	e001      	b.n	80012b6 <main+0xca>
		  }
		  else
		  {
			  StopBrake();
 80012b2:	f000 fb55 	bl	8001960 <StopBrake>
  {
 80012b6:	e7c7      	b.n	8001248 <main+0x5c>
 80012b8:	20000280 	.word	0x20000280
 80012bc:	200001f4 	.word	0x200001f4
 80012c0:	40270a3d 	.word	0x40270a3d
 80012c4:	3f2e147b 	.word	0x3f2e147b
 80012c8:	48000400 	.word	0x48000400
 80012cc:	20000000 	.word	0x20000000
 80012d0:	2000047c 	.word	0x2000047c

080012d4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b096      	sub	sp, #88	@ 0x58
 80012d8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012da:	f107 0314 	add.w	r3, r7, #20
 80012de:	2244      	movs	r2, #68	@ 0x44
 80012e0:	2100      	movs	r1, #0
 80012e2:	4618      	mov	r0, r3
 80012e4:	f007 faa3 	bl	800882e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012e8:	463b      	mov	r3, r7
 80012ea:	2200      	movs	r2, #0
 80012ec:	601a      	str	r2, [r3, #0]
 80012ee:	605a      	str	r2, [r3, #4]
 80012f0:	609a      	str	r2, [r3, #8]
 80012f2:	60da      	str	r2, [r3, #12]
 80012f4:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80012f6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80012fa:	f003 fac5 	bl	8004888 <HAL_PWREx_ControlVoltageScaling>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001304:	f000 fb42 	bl	800198c <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001308:	f003 faa0 	bl	800484c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 800130c:	4b1b      	ldr	r3, [pc, #108]	@ (800137c <SystemClock_Config+0xa8>)
 800130e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001312:	4a1a      	ldr	r2, [pc, #104]	@ (800137c <SystemClock_Config+0xa8>)
 8001314:	f023 0318 	bic.w	r3, r3, #24
 8001318:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 800131c:	2314      	movs	r3, #20
 800131e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001320:	2301      	movs	r3, #1
 8001322:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001324:	2301      	movs	r3, #1
 8001326:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001328:	2300      	movs	r3, #0
 800132a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_8;
 800132c:	2380      	movs	r3, #128	@ 0x80
 800132e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001330:	2300      	movs	r3, #0
 8001332:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001334:	f107 0314 	add.w	r3, r7, #20
 8001338:	4618      	mov	r0, r3
 800133a:	f003 fafb 	bl	8004934 <HAL_RCC_OscConfig>
 800133e:	4603      	mov	r3, r0
 8001340:	2b00      	cmp	r3, #0
 8001342:	d001      	beq.n	8001348 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001344:	f000 fb22 	bl	800198c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001348:	230f      	movs	r3, #15
 800134a:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800134c:	2300      	movs	r3, #0
 800134e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001350:	2300      	movs	r3, #0
 8001352:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001354:	2300      	movs	r3, #0
 8001356:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001358:	2300      	movs	r3, #0
 800135a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800135c:	463b      	mov	r3, r7
 800135e:	2100      	movs	r1, #0
 8001360:	4618      	mov	r0, r3
 8001362:	f003 fefb 	bl	800515c <HAL_RCC_ClockConfig>
 8001366:	4603      	mov	r3, r0
 8001368:	2b00      	cmp	r3, #0
 800136a:	d001      	beq.n	8001370 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800136c:	f000 fb0e 	bl	800198c <Error_Handler>
  }

  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001370:	f004 fb0e 	bl	8005990 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001374:	bf00      	nop
 8001376:	3758      	adds	r7, #88	@ 0x58
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}
 800137c:	40021000 	.word	0x40021000

08001380 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001380:	b580      	push	{r7, lr}
 8001382:	b086      	sub	sp, #24
 8001384:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001386:	463b      	mov	r3, r7
 8001388:	2200      	movs	r2, #0
 800138a:	601a      	str	r2, [r3, #0]
 800138c:	605a      	str	r2, [r3, #4]
 800138e:	609a      	str	r2, [r3, #8]
 8001390:	60da      	str	r2, [r3, #12]
 8001392:	611a      	str	r2, [r3, #16]
 8001394:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001396:	4b29      	ldr	r3, [pc, #164]	@ (800143c <MX_ADC1_Init+0xbc>)
 8001398:	4a29      	ldr	r2, [pc, #164]	@ (8001440 <MX_ADC1_Init+0xc0>)
 800139a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV64;
 800139c:	4b27      	ldr	r3, [pc, #156]	@ (800143c <MX_ADC1_Init+0xbc>)
 800139e:	f44f 1210 	mov.w	r2, #2359296	@ 0x240000
 80013a2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80013a4:	4b25      	ldr	r3, [pc, #148]	@ (800143c <MX_ADC1_Init+0xbc>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80013aa:	4b24      	ldr	r3, [pc, #144]	@ (800143c <MX_ADC1_Init+0xbc>)
 80013ac:	2200      	movs	r2, #0
 80013ae:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80013b0:	4b22      	ldr	r3, [pc, #136]	@ (800143c <MX_ADC1_Init+0xbc>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80013b6:	4b21      	ldr	r3, [pc, #132]	@ (800143c <MX_ADC1_Init+0xbc>)
 80013b8:	2204      	movs	r2, #4
 80013ba:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80013bc:	4b1f      	ldr	r3, [pc, #124]	@ (800143c <MX_ADC1_Init+0xbc>)
 80013be:	2200      	movs	r2, #0
 80013c0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80013c2:	4b1e      	ldr	r3, [pc, #120]	@ (800143c <MX_ADC1_Init+0xbc>)
 80013c4:	2201      	movs	r2, #1
 80013c6:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80013c8:	4b1c      	ldr	r3, [pc, #112]	@ (800143c <MX_ADC1_Init+0xbc>)
 80013ca:	2201      	movs	r2, #1
 80013cc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80013ce:	4b1b      	ldr	r3, [pc, #108]	@ (800143c <MX_ADC1_Init+0xbc>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80013d6:	4b19      	ldr	r3, [pc, #100]	@ (800143c <MX_ADC1_Init+0xbc>)
 80013d8:	2200      	movs	r2, #0
 80013da:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80013dc:	4b17      	ldr	r3, [pc, #92]	@ (800143c <MX_ADC1_Init+0xbc>)
 80013de:	2200      	movs	r2, #0
 80013e0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80013e2:	4b16      	ldr	r3, [pc, #88]	@ (800143c <MX_ADC1_Init+0xbc>)
 80013e4:	2200      	movs	r2, #0
 80013e6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80013ea:	4b14      	ldr	r3, [pc, #80]	@ (800143c <MX_ADC1_Init+0xbc>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80013f0:	4b12      	ldr	r3, [pc, #72]	@ (800143c <MX_ADC1_Init+0xbc>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80013f8:	4810      	ldr	r0, [pc, #64]	@ (800143c <MX_ADC1_Init+0xbc>)
 80013fa:	f001 f8a9 	bl	8002550 <HAL_ADC_Init>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d001      	beq.n	8001408 <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 8001404:	f000 fac2 	bl	800198c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001408:	4b0e      	ldr	r3, [pc, #56]	@ (8001444 <MX_ADC1_Init+0xc4>)
 800140a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800140c:	2306      	movs	r3, #6
 800140e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 8001410:	2302      	movs	r3, #2
 8001412:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001414:	237f      	movs	r3, #127	@ 0x7f
 8001416:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001418:	2304      	movs	r3, #4
 800141a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800141c:	2300      	movs	r3, #0
 800141e:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001420:	463b      	mov	r3, r7
 8001422:	4619      	mov	r1, r3
 8001424:	4805      	ldr	r0, [pc, #20]	@ (800143c <MX_ADC1_Init+0xbc>)
 8001426:	f001 fc5f 	bl	8002ce8 <HAL_ADC_ConfigChannel>
 800142a:	4603      	mov	r3, r0
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8001430:	f000 faac 	bl	800198c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
//  HAL_ADC_Start(&hadc1);
  /* USER CODE END ADC1_Init 2 */

}
 8001434:	bf00      	nop
 8001436:	3718      	adds	r7, #24
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	200001f4 	.word	0x200001f4
 8001440:	50040000 	.word	0x50040000
 8001444:	25b00200 	.word	0x25b00200

08001448 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b08a      	sub	sp, #40	@ 0x28
 800144c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN CAN1_Init 0 */
  TxHeader.DLC = 4;
 800144e:	4b32      	ldr	r3, [pc, #200]	@ (8001518 <MX_CAN1_Init+0xd0>)
 8001450:	2204      	movs	r2, #4
 8001452:	611a      	str	r2, [r3, #16]
  TxHeader.ExtId = 0;
 8001454:	4b30      	ldr	r3, [pc, #192]	@ (8001518 <MX_CAN1_Init+0xd0>)
 8001456:	2200      	movs	r2, #0
 8001458:	605a      	str	r2, [r3, #4]
  TxHeader.IDE = CAN_ID_STD;
 800145a:	4b2f      	ldr	r3, [pc, #188]	@ (8001518 <MX_CAN1_Init+0xd0>)
 800145c:	2200      	movs	r2, #0
 800145e:	609a      	str	r2, [r3, #8]
  TxHeader.RTR = CAN_RTR_DATA;
 8001460:	4b2d      	ldr	r3, [pc, #180]	@ (8001518 <MX_CAN1_Init+0xd0>)
 8001462:	2200      	movs	r2, #0
 8001464:	60da      	str	r2, [r3, #12]
  TxHeader.StdId = 0x102;
 8001466:	4b2c      	ldr	r3, [pc, #176]	@ (8001518 <MX_CAN1_Init+0xd0>)
 8001468:	f44f 7281 	mov.w	r2, #258	@ 0x102
 800146c:	601a      	str	r2, [r3, #0]
  TxHeader.TransmitGlobalTime = DISABLE;
 800146e:	4b2a      	ldr	r3, [pc, #168]	@ (8001518 <MX_CAN1_Init+0xd0>)
 8001470:	2200      	movs	r2, #0
 8001472:	751a      	strb	r2, [r3, #20]
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001474:	4b29      	ldr	r3, [pc, #164]	@ (800151c <MX_CAN1_Init+0xd4>)
 8001476:	4a2a      	ldr	r2, [pc, #168]	@ (8001520 <MX_CAN1_Init+0xd8>)
 8001478:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 800147a:	4b28      	ldr	r3, [pc, #160]	@ (800151c <MX_CAN1_Init+0xd4>)
 800147c:	2210      	movs	r2, #16
 800147e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001480:	4b26      	ldr	r3, [pc, #152]	@ (800151c <MX_CAN1_Init+0xd4>)
 8001482:	2200      	movs	r2, #0
 8001484:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001486:	4b25      	ldr	r3, [pc, #148]	@ (800151c <MX_CAN1_Init+0xd4>)
 8001488:	2200      	movs	r2, #0
 800148a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_11TQ;
 800148c:	4b23      	ldr	r3, [pc, #140]	@ (800151c <MX_CAN1_Init+0xd4>)
 800148e:	f44f 2220 	mov.w	r2, #655360	@ 0xa0000
 8001492:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_8TQ;
 8001494:	4b21      	ldr	r3, [pc, #132]	@ (800151c <MX_CAN1_Init+0xd4>)
 8001496:	f44f 02e0 	mov.w	r2, #7340032	@ 0x700000
 800149a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 800149c:	4b1f      	ldr	r3, [pc, #124]	@ (800151c <MX_CAN1_Init+0xd4>)
 800149e:	2200      	movs	r2, #0
 80014a0:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = ENABLE;
 80014a2:	4b1e      	ldr	r3, [pc, #120]	@ (800151c <MX_CAN1_Init+0xd4>)
 80014a4:	2201      	movs	r2, #1
 80014a6:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80014a8:	4b1c      	ldr	r3, [pc, #112]	@ (800151c <MX_CAN1_Init+0xd4>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80014ae:	4b1b      	ldr	r3, [pc, #108]	@ (800151c <MX_CAN1_Init+0xd4>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80014b4:	4b19      	ldr	r3, [pc, #100]	@ (800151c <MX_CAN1_Init+0xd4>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80014ba:	4b18      	ldr	r3, [pc, #96]	@ (800151c <MX_CAN1_Init+0xd4>)
 80014bc:	2200      	movs	r2, #0
 80014be:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80014c0:	4816      	ldr	r0, [pc, #88]	@ (800151c <MX_CAN1_Init+0xd4>)
 80014c2:	f002 f997 	bl	80037f4 <HAL_CAN_Init>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d001      	beq.n	80014d0 <MX_CAN1_Init+0x88>
  {
    Error_Handler();
 80014cc:	f000 fa5e 	bl	800198c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  CAN_FilterTypeDef canfilterconfig;

  canfilterconfig.FilterActivation = CAN_FILTER_ENABLE;
 80014d0:	2301      	movs	r3, #1
 80014d2:	623b      	str	r3, [r7, #32]
  canfilterconfig.FilterBank = 10;  // which filter bank to use from the assigned ones
 80014d4:	230a      	movs	r3, #10
 80014d6:	617b      	str	r3, [r7, #20]
  canfilterconfig.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 80014d8:	2300      	movs	r3, #0
 80014da:	613b      	str	r3, [r7, #16]
  canfilterconfig.FilterIdHigh = 0;
 80014dc:	2300      	movs	r3, #0
 80014de:	603b      	str	r3, [r7, #0]
  canfilterconfig.FilterIdLow = 0x0000;
 80014e0:	2300      	movs	r3, #0
 80014e2:	607b      	str	r3, [r7, #4]
  canfilterconfig.FilterMaskIdHigh = 0;
 80014e4:	2300      	movs	r3, #0
 80014e6:	60bb      	str	r3, [r7, #8]
  canfilterconfig.FilterMaskIdLow = 0x0000;
 80014e8:	2300      	movs	r3, #0
 80014ea:	60fb      	str	r3, [r7, #12]
  canfilterconfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80014ec:	2300      	movs	r3, #0
 80014ee:	61bb      	str	r3, [r7, #24]
  canfilterconfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80014f0:	2301      	movs	r3, #1
 80014f2:	61fb      	str	r3, [r7, #28]
  canfilterconfig.SlaveStartFilterBank = 20;  // how many filters to assign to the CAN1 (master can)
 80014f4:	2314      	movs	r3, #20
 80014f6:	627b      	str	r3, [r7, #36]	@ 0x24

  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig);
 80014f8:	463b      	mov	r3, r7
 80014fa:	4619      	mov	r1, r3
 80014fc:	4807      	ldr	r0, [pc, #28]	@ (800151c <MX_CAN1_Init+0xd4>)
 80014fe:	f002 fa74 	bl	80039ea <HAL_CAN_ConfigFilter>
  HAL_CAN_Start(&hcan1);
 8001502:	4806      	ldr	r0, [pc, #24]	@ (800151c <MX_CAN1_Init+0xd4>)
 8001504:	f002 fb3b 	bl	8003b7e <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8001508:	2102      	movs	r1, #2
 800150a:	4804      	ldr	r0, [pc, #16]	@ (800151c <MX_CAN1_Init+0xd4>)
 800150c:	f002 fc9d 	bl	8003e4a <HAL_CAN_ActivateNotification>

  /* USER CODE END CAN1_Init 2 */

}
 8001510:	bf00      	nop
 8001512:	3728      	adds	r7, #40	@ 0x28
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	20000438 	.word	0x20000438
 800151c:	20000258 	.word	0x20000258
 8001520:	40006400 	.word	0x40006400

08001524 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b09a      	sub	sp, #104	@ 0x68
 8001528:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800152a:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800152e:	2200      	movs	r2, #0
 8001530:	601a      	str	r2, [r3, #0]
 8001532:	605a      	str	r2, [r3, #4]
 8001534:	609a      	str	r2, [r3, #8]
 8001536:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001538:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800153c:	2200      	movs	r2, #0
 800153e:	601a      	str	r2, [r3, #0]
 8001540:	605a      	str	r2, [r3, #4]
 8001542:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001544:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001548:	2200      	movs	r2, #0
 800154a:	601a      	str	r2, [r3, #0]
 800154c:	605a      	str	r2, [r3, #4]
 800154e:	609a      	str	r2, [r3, #8]
 8001550:	60da      	str	r2, [r3, #12]
 8001552:	611a      	str	r2, [r3, #16]
 8001554:	615a      	str	r2, [r3, #20]
 8001556:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001558:	1d3b      	adds	r3, r7, #4
 800155a:	222c      	movs	r2, #44	@ 0x2c
 800155c:	2100      	movs	r1, #0
 800155e:	4618      	mov	r0, r3
 8001560:	f007 f965 	bl	800882e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001564:	4b45      	ldr	r3, [pc, #276]	@ (800167c <MX_TIM1_Init+0x158>)
 8001566:	4a46      	ldr	r2, [pc, #280]	@ (8001680 <MX_TIM1_Init+0x15c>)
 8001568:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 15;
 800156a:	4b44      	ldr	r3, [pc, #272]	@ (800167c <MX_TIM1_Init+0x158>)
 800156c:	220f      	movs	r2, #15
 800156e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001570:	4b42      	ldr	r3, [pc, #264]	@ (800167c <MX_TIM1_Init+0x158>)
 8001572:	2200      	movs	r2, #0
 8001574:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 8001576:	4b41      	ldr	r3, [pc, #260]	@ (800167c <MX_TIM1_Init+0x158>)
 8001578:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800157c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800157e:	4b3f      	ldr	r3, [pc, #252]	@ (800167c <MX_TIM1_Init+0x158>)
 8001580:	2200      	movs	r2, #0
 8001582:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001584:	4b3d      	ldr	r3, [pc, #244]	@ (800167c <MX_TIM1_Init+0x158>)
 8001586:	2200      	movs	r2, #0
 8001588:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800158a:	4b3c      	ldr	r3, [pc, #240]	@ (800167c <MX_TIM1_Init+0x158>)
 800158c:	2200      	movs	r2, #0
 800158e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001590:	483a      	ldr	r0, [pc, #232]	@ (800167c <MX_TIM1_Init+0x158>)
 8001592:	f004 faff 	bl	8005b94 <HAL_TIM_Base_Init>
 8001596:	4603      	mov	r3, r0
 8001598:	2b00      	cmp	r3, #0
 800159a:	d001      	beq.n	80015a0 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 800159c:	f000 f9f6 	bl	800198c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015a0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015a4:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80015a6:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80015aa:	4619      	mov	r1, r3
 80015ac:	4833      	ldr	r0, [pc, #204]	@ (800167c <MX_TIM1_Init+0x158>)
 80015ae:	f004 fef9 	bl	80063a4 <HAL_TIM_ConfigClockSource>
 80015b2:	4603      	mov	r3, r0
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d001      	beq.n	80015bc <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80015b8:	f000 f9e8 	bl	800198c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80015bc:	482f      	ldr	r0, [pc, #188]	@ (800167c <MX_TIM1_Init+0x158>)
 80015be:	f004 fb95 	bl	8005cec <HAL_TIM_PWM_Init>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d001      	beq.n	80015cc <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80015c8:	f000 f9e0 	bl	800198c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015cc:	2300      	movs	r3, #0
 80015ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80015d0:	2300      	movs	r3, #0
 80015d2:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015d4:	2300      	movs	r3, #0
 80015d6:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80015d8:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80015dc:	4619      	mov	r1, r3
 80015de:	4827      	ldr	r0, [pc, #156]	@ (800167c <MX_TIM1_Init+0x158>)
 80015e0:	f005 fb80 	bl	8006ce4 <HAL_TIMEx_MasterConfigSynchronization>
 80015e4:	4603      	mov	r3, r0
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d001      	beq.n	80015ee <MX_TIM1_Init+0xca>
  {
    Error_Handler();
 80015ea:	f000 f9cf 	bl	800198c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80015ee:	2360      	movs	r3, #96	@ 0x60
 80015f0:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80015f2:	2300      	movs	r3, #0
 80015f4:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80015f6:	2300      	movs	r3, #0
 80015f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80015fa:	2300      	movs	r3, #0
 80015fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80015fe:	2300      	movs	r3, #0
 8001600:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001602:	2300      	movs	r3, #0
 8001604:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001606:	2300      	movs	r3, #0
 8001608:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800160a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800160e:	2200      	movs	r2, #0
 8001610:	4619      	mov	r1, r3
 8001612:	481a      	ldr	r0, [pc, #104]	@ (800167c <MX_TIM1_Init+0x158>)
 8001614:	f004 fdb2 	bl	800617c <HAL_TIM_PWM_ConfigChannel>
 8001618:	4603      	mov	r3, r0
 800161a:	2b00      	cmp	r3, #0
 800161c:	d001      	beq.n	8001622 <MX_TIM1_Init+0xfe>
  {
    Error_Handler();
 800161e:	f000 f9b5 	bl	800198c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001622:	2300      	movs	r3, #0
 8001624:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001626:	2300      	movs	r3, #0
 8001628:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800162a:	2300      	movs	r3, #0
 800162c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800162e:	2300      	movs	r3, #0
 8001630:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001632:	2300      	movs	r3, #0
 8001634:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001636:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800163a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800163c:	2300      	movs	r3, #0
 800163e:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001640:	2300      	movs	r3, #0
 8001642:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001644:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001648:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800164a:	2300      	movs	r3, #0
 800164c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800164e:	2300      	movs	r3, #0
 8001650:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001652:	1d3b      	adds	r3, r7, #4
 8001654:	4619      	mov	r1, r3
 8001656:	4809      	ldr	r0, [pc, #36]	@ (800167c <MX_TIM1_Init+0x158>)
 8001658:	f005 fbaa 	bl	8006db0 <HAL_TIMEx_ConfigBreakDeadTime>
 800165c:	4603      	mov	r3, r0
 800165e:	2b00      	cmp	r3, #0
 8001660:	d001      	beq.n	8001666 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8001662:	f000 f993 	bl	800198c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001666:	2100      	movs	r1, #0
 8001668:	4804      	ldr	r0, [pc, #16]	@ (800167c <MX_TIM1_Init+0x158>)
 800166a:	f004 fba1 	bl	8005db0 <HAL_TIM_PWM_Start>

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 800166e:	4803      	ldr	r0, [pc, #12]	@ (800167c <MX_TIM1_Init+0x158>)
 8001670:	f000 faf0 	bl	8001c54 <HAL_TIM_MspPostInit>

}
 8001674:	bf00      	nop
 8001676:	3768      	adds	r7, #104	@ 0x68
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}
 800167c:	20000280 	.word	0x20000280
 8001680:	40012c00 	.word	0x40012c00

08001684 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b084      	sub	sp, #16
 8001688:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800168a:	1d3b      	adds	r3, r7, #4
 800168c:	2200      	movs	r2, #0
 800168e:	601a      	str	r2, [r3, #0]
 8001690:	605a      	str	r2, [r3, #4]
 8001692:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001694:	4b16      	ldr	r3, [pc, #88]	@ (80016f0 <MX_TIM6_Init+0x6c>)
 8001696:	4a17      	ldr	r2, [pc, #92]	@ (80016f4 <MX_TIM6_Init+0x70>)
 8001698:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 16-1;
 800169a:	4b15      	ldr	r3, [pc, #84]	@ (80016f0 <MX_TIM6_Init+0x6c>)
 800169c:	220f      	movs	r2, #15
 800169e:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016a0:	4b13      	ldr	r3, [pc, #76]	@ (80016f0 <MX_TIM6_Init+0x6c>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 10000;
 80016a6:	4b12      	ldr	r3, [pc, #72]	@ (80016f0 <MX_TIM6_Init+0x6c>)
 80016a8:	f242 7210 	movw	r2, #10000	@ 0x2710
 80016ac:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016ae:	4b10      	ldr	r3, [pc, #64]	@ (80016f0 <MX_TIM6_Init+0x6c>)
 80016b0:	2200      	movs	r2, #0
 80016b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80016b4:	480e      	ldr	r0, [pc, #56]	@ (80016f0 <MX_TIM6_Init+0x6c>)
 80016b6:	f004 fa6d 	bl	8005b94 <HAL_TIM_Base_Init>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d001      	beq.n	80016c4 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80016c0:	f000 f964 	bl	800198c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016c4:	2300      	movs	r3, #0
 80016c6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016c8:	2300      	movs	r3, #0
 80016ca:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80016cc:	1d3b      	adds	r3, r7, #4
 80016ce:	4619      	mov	r1, r3
 80016d0:	4807      	ldr	r0, [pc, #28]	@ (80016f0 <MX_TIM6_Init+0x6c>)
 80016d2:	f005 fb07 	bl	8006ce4 <HAL_TIMEx_MasterConfigSynchronization>
 80016d6:	4603      	mov	r3, r0
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d001      	beq.n	80016e0 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 80016dc:	f000 f956 	bl	800198c <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */
  HAL_TIM_Base_Start_IT(&htim6);
 80016e0:	4803      	ldr	r0, [pc, #12]	@ (80016f0 <MX_TIM6_Init+0x6c>)
 80016e2:	f004 faaf 	bl	8005c44 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM6_Init 2 */

}
 80016e6:	bf00      	nop
 80016e8:	3710      	adds	r7, #16
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	200002cc 	.word	0x200002cc
 80016f4:	40001000 	.word	0x40001000

080016f8 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b084      	sub	sp, #16
 80016fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016fe:	1d3b      	adds	r3, r7, #4
 8001700:	2200      	movs	r2, #0
 8001702:	601a      	str	r2, [r3, #0]
 8001704:	605a      	str	r2, [r3, #4]
 8001706:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001708:	4b16      	ldr	r3, [pc, #88]	@ (8001764 <MX_TIM7_Init+0x6c>)
 800170a:	4a17      	ldr	r2, [pc, #92]	@ (8001768 <MX_TIM7_Init+0x70>)
 800170c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 64-1;
 800170e:	4b15      	ldr	r3, [pc, #84]	@ (8001764 <MX_TIM7_Init+0x6c>)
 8001710:	223f      	movs	r2, #63	@ 0x3f
 8001712:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001714:	4b13      	ldr	r3, [pc, #76]	@ (8001764 <MX_TIM7_Init+0x6c>)
 8001716:	2200      	movs	r2, #0
 8001718:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 25000;
 800171a:	4b12      	ldr	r3, [pc, #72]	@ (8001764 <MX_TIM7_Init+0x6c>)
 800171c:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8001720:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001722:	4b10      	ldr	r3, [pc, #64]	@ (8001764 <MX_TIM7_Init+0x6c>)
 8001724:	2200      	movs	r2, #0
 8001726:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001728:	480e      	ldr	r0, [pc, #56]	@ (8001764 <MX_TIM7_Init+0x6c>)
 800172a:	f004 fa33 	bl	8005b94 <HAL_TIM_Base_Init>
 800172e:	4603      	mov	r3, r0
 8001730:	2b00      	cmp	r3, #0
 8001732:	d001      	beq.n	8001738 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001734:	f000 f92a 	bl	800198c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001738:	2300      	movs	r3, #0
 800173a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800173c:	2300      	movs	r3, #0
 800173e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001740:	1d3b      	adds	r3, r7, #4
 8001742:	4619      	mov	r1, r3
 8001744:	4807      	ldr	r0, [pc, #28]	@ (8001764 <MX_TIM7_Init+0x6c>)
 8001746:	f005 facd 	bl	8006ce4 <HAL_TIMEx_MasterConfigSynchronization>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d001      	beq.n	8001754 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001750:	f000 f91c 	bl	800198c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */
  HAL_TIM_Base_Start_IT(&htim7);
 8001754:	4803      	ldr	r0, [pc, #12]	@ (8001764 <MX_TIM7_Init+0x6c>)
 8001756:	f004 fa75 	bl	8005c44 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM7_Init 2 */

}
 800175a:	bf00      	nop
 800175c:	3710      	adds	r7, #16
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}
 8001762:	bf00      	nop
 8001764:	20000318 	.word	0x20000318
 8001768:	40001400 	.word	0x40001400

0800176c <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001770:	4b11      	ldr	r3, [pc, #68]	@ (80017b8 <MX_TIM16_Init+0x4c>)
 8001772:	4a12      	ldr	r2, [pc, #72]	@ (80017bc <MX_TIM16_Init+0x50>)
 8001774:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 160-1;
 8001776:	4b10      	ldr	r3, [pc, #64]	@ (80017b8 <MX_TIM16_Init+0x4c>)
 8001778:	229f      	movs	r2, #159	@ 0x9f
 800177a:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 800177c:	4b0e      	ldr	r3, [pc, #56]	@ (80017b8 <MX_TIM16_Init+0x4c>)
 800177e:	2200      	movs	r2, #0
 8001780:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 20000;
 8001782:	4b0d      	ldr	r3, [pc, #52]	@ (80017b8 <MX_TIM16_Init+0x4c>)
 8001784:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8001788:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800178a:	4b0b      	ldr	r3, [pc, #44]	@ (80017b8 <MX_TIM16_Init+0x4c>)
 800178c:	2200      	movs	r2, #0
 800178e:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8001790:	4b09      	ldr	r3, [pc, #36]	@ (80017b8 <MX_TIM16_Init+0x4c>)
 8001792:	2200      	movs	r2, #0
 8001794:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001796:	4b08      	ldr	r3, [pc, #32]	@ (80017b8 <MX_TIM16_Init+0x4c>)
 8001798:	2200      	movs	r2, #0
 800179a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 800179c:	4806      	ldr	r0, [pc, #24]	@ (80017b8 <MX_TIM16_Init+0x4c>)
 800179e:	f004 f9f9 	bl	8005b94 <HAL_TIM_Base_Init>
 80017a2:	4603      	mov	r3, r0
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d001      	beq.n	80017ac <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 80017a8:	f000 f8f0 	bl	800198c <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */
  HAL_TIM_Base_Start_IT(&htim16);
 80017ac:	4802      	ldr	r0, [pc, #8]	@ (80017b8 <MX_TIM16_Init+0x4c>)
 80017ae:	f004 fa49 	bl	8005c44 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM16_Init 2 */

}
 80017b2:	bf00      	nop
 80017b4:	bd80      	pop	{r7, pc}
 80017b6:	bf00      	nop
 80017b8:	20000364 	.word	0x20000364
 80017bc:	40014400 	.word	0x40014400

080017c0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80017c4:	4b14      	ldr	r3, [pc, #80]	@ (8001818 <MX_USART2_UART_Init+0x58>)
 80017c6:	4a15      	ldr	r2, [pc, #84]	@ (800181c <MX_USART2_UART_Init+0x5c>)
 80017c8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80017ca:	4b13      	ldr	r3, [pc, #76]	@ (8001818 <MX_USART2_UART_Init+0x58>)
 80017cc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80017d0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80017d2:	4b11      	ldr	r3, [pc, #68]	@ (8001818 <MX_USART2_UART_Init+0x58>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80017d8:	4b0f      	ldr	r3, [pc, #60]	@ (8001818 <MX_USART2_UART_Init+0x58>)
 80017da:	2200      	movs	r2, #0
 80017dc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80017de:	4b0e      	ldr	r3, [pc, #56]	@ (8001818 <MX_USART2_UART_Init+0x58>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001818 <MX_USART2_UART_Init+0x58>)
 80017e6:	220c      	movs	r2, #12
 80017e8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017ea:	4b0b      	ldr	r3, [pc, #44]	@ (8001818 <MX_USART2_UART_Init+0x58>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017f0:	4b09      	ldr	r3, [pc, #36]	@ (8001818 <MX_USART2_UART_Init+0x58>)
 80017f2:	2200      	movs	r2, #0
 80017f4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017f6:	4b08      	ldr	r3, [pc, #32]	@ (8001818 <MX_USART2_UART_Init+0x58>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017fc:	4b06      	ldr	r3, [pc, #24]	@ (8001818 <MX_USART2_UART_Init+0x58>)
 80017fe:	2200      	movs	r2, #0
 8001800:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001802:	4805      	ldr	r0, [pc, #20]	@ (8001818 <MX_USART2_UART_Init+0x58>)
 8001804:	f005 fb6a 	bl	8006edc <HAL_UART_Init>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d001      	beq.n	8001812 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800180e:	f000 f8bd 	bl	800198c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001812:	bf00      	nop
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	200003b0 	.word	0x200003b0
 800181c:	40004400 	.word	0x40004400

08001820 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b088      	sub	sp, #32
 8001824:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001826:	f107 030c 	add.w	r3, r7, #12
 800182a:	2200      	movs	r2, #0
 800182c:	601a      	str	r2, [r3, #0]
 800182e:	605a      	str	r2, [r3, #4]
 8001830:	609a      	str	r2, [r3, #8]
 8001832:	60da      	str	r2, [r3, #12]
 8001834:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001836:	4b2e      	ldr	r3, [pc, #184]	@ (80018f0 <MX_GPIO_Init+0xd0>)
 8001838:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800183a:	4a2d      	ldr	r2, [pc, #180]	@ (80018f0 <MX_GPIO_Init+0xd0>)
 800183c:	f043 0304 	orr.w	r3, r3, #4
 8001840:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001842:	4b2b      	ldr	r3, [pc, #172]	@ (80018f0 <MX_GPIO_Init+0xd0>)
 8001844:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001846:	f003 0304 	and.w	r3, r3, #4
 800184a:	60bb      	str	r3, [r7, #8]
 800184c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800184e:	4b28      	ldr	r3, [pc, #160]	@ (80018f0 <MX_GPIO_Init+0xd0>)
 8001850:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001852:	4a27      	ldr	r2, [pc, #156]	@ (80018f0 <MX_GPIO_Init+0xd0>)
 8001854:	f043 0301 	orr.w	r3, r3, #1
 8001858:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800185a:	4b25      	ldr	r3, [pc, #148]	@ (80018f0 <MX_GPIO_Init+0xd0>)
 800185c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800185e:	f003 0301 	and.w	r3, r3, #1
 8001862:	607b      	str	r3, [r7, #4]
 8001864:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001866:	4b22      	ldr	r3, [pc, #136]	@ (80018f0 <MX_GPIO_Init+0xd0>)
 8001868:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800186a:	4a21      	ldr	r2, [pc, #132]	@ (80018f0 <MX_GPIO_Init+0xd0>)
 800186c:	f043 0302 	orr.w	r3, r3, #2
 8001870:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001872:	4b1f      	ldr	r3, [pc, #124]	@ (80018f0 <MX_GPIO_Init+0xd0>)
 8001874:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001876:	f003 0302 	and.w	r3, r3, #2
 800187a:	603b      	str	r3, [r7, #0]
 800187c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Motor1_Pin|Motor2_Pin, GPIO_PIN_RESET);
 800187e:	2200      	movs	r2, #0
 8001880:	21c0      	movs	r1, #192	@ 0xc0
 8001882:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001886:	f002 ffc9 	bl	800481c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 800188a:	2200      	movs	r2, #0
 800188c:	2108      	movs	r1, #8
 800188e:	4819      	ldr	r0, [pc, #100]	@ (80018f4 <MX_GPIO_Init+0xd4>)
 8001890:	f002 ffc4 	bl	800481c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Motor1_Pin Motor2_Pin */
  GPIO_InitStruct.Pin = Motor1_Pin|Motor2_Pin;
 8001894:	23c0      	movs	r3, #192	@ 0xc0
 8001896:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001898:	2301      	movs	r3, #1
 800189a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189c:	2300      	movs	r3, #0
 800189e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018a0:	2300      	movs	r3, #0
 80018a2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018a4:	f107 030c 	add.w	r3, r7, #12
 80018a8:	4619      	mov	r1, r3
 80018aa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018ae:	f002 fe33 	bl	8004518 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80018b2:	2301      	movs	r3, #1
 80018b4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80018b6:	2300      	movs	r3, #0
 80018b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80018ba:	2302      	movs	r3, #2
 80018bc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018be:	f107 030c 	add.w	r3, r7, #12
 80018c2:	4619      	mov	r1, r3
 80018c4:	480b      	ldr	r0, [pc, #44]	@ (80018f4 <MX_GPIO_Init+0xd4>)
 80018c6:	f002 fe27 	bl	8004518 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 80018ca:	2308      	movs	r3, #8
 80018cc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018ce:	2301      	movs	r3, #1
 80018d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d2:	2300      	movs	r3, #0
 80018d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018d6:	2300      	movs	r3, #0
 80018d8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 80018da:	f107 030c 	add.w	r3, r7, #12
 80018de:	4619      	mov	r1, r3
 80018e0:	4804      	ldr	r0, [pc, #16]	@ (80018f4 <MX_GPIO_Init+0xd4>)
 80018e2:	f002 fe19 	bl	8004518 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80018e6:	bf00      	nop
 80018e8:	3720      	adds	r7, #32
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	bf00      	nop
 80018f0:	40021000 	.word	0x40021000
 80018f4:	48000400 	.word	0x48000400

080018f8 <TightenBrake>:

/* USER CODE BEGIN 4 */
void TightenBrake(int dutyCycle)
{
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b082      	sub	sp, #8
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, dutyCycle);
 8001900:	4b09      	ldr	r3, [pc, #36]	@ (8001928 <TightenBrake+0x30>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	687a      	ldr	r2, [r7, #4]
 8001906:	635a      	str	r2, [r3, #52]	@ 0x34
	HAL_GPIO_WritePin(GPIOA, Motor1_Pin, GPIO_PIN_RESET);
 8001908:	2200      	movs	r2, #0
 800190a:	2140      	movs	r1, #64	@ 0x40
 800190c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001910:	f002 ff84 	bl	800481c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, Motor2_Pin, GPIO_PIN_SET);
 8001914:	2201      	movs	r2, #1
 8001916:	2180      	movs	r1, #128	@ 0x80
 8001918:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800191c:	f002 ff7e 	bl	800481c <HAL_GPIO_WritePin>
}
 8001920:	bf00      	nop
 8001922:	3708      	adds	r7, #8
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}
 8001928:	20000280 	.word	0x20000280

0800192c <LoosenBrake>:
void LoosenBrake(int dutyCycle)
{
 800192c:	b580      	push	{r7, lr}
 800192e:	b082      	sub	sp, #8
 8001930:	af00      	add	r7, sp, #0
 8001932:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, dutyCycle);
 8001934:	4b09      	ldr	r3, [pc, #36]	@ (800195c <LoosenBrake+0x30>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	687a      	ldr	r2, [r7, #4]
 800193a:	635a      	str	r2, [r3, #52]	@ 0x34
	HAL_GPIO_WritePin(GPIOA, Motor1_Pin, GPIO_PIN_SET);
 800193c:	2201      	movs	r2, #1
 800193e:	2140      	movs	r1, #64	@ 0x40
 8001940:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001944:	f002 ff6a 	bl	800481c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, Motor2_Pin, GPIO_PIN_RESET);
 8001948:	2200      	movs	r2, #0
 800194a:	2180      	movs	r1, #128	@ 0x80
 800194c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001950:	f002 ff64 	bl	800481c <HAL_GPIO_WritePin>
}
 8001954:	bf00      	nop
 8001956:	3708      	adds	r7, #8
 8001958:	46bd      	mov	sp, r7
 800195a:	bd80      	pop	{r7, pc}
 800195c:	20000280 	.word	0x20000280

08001960 <StopBrake>:
void StopBrake()
{
 8001960:	b580      	push	{r7, lr}
 8001962:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8001964:	4b08      	ldr	r3, [pc, #32]	@ (8001988 <StopBrake+0x28>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	2200      	movs	r2, #0
 800196a:	635a      	str	r2, [r3, #52]	@ 0x34
	HAL_GPIO_WritePin(GPIOA, Motor1_Pin, GPIO_PIN_RESET);
 800196c:	2200      	movs	r2, #0
 800196e:	2140      	movs	r1, #64	@ 0x40
 8001970:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001974:	f002 ff52 	bl	800481c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, Motor2_Pin, GPIO_PIN_RESET);
 8001978:	2200      	movs	r2, #0
 800197a:	2180      	movs	r1, #128	@ 0x80
 800197c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001980:	f002 ff4c 	bl	800481c <HAL_GPIO_WritePin>
}
 8001984:	bf00      	nop
 8001986:	bd80      	pop	{r7, pc}
 8001988:	20000280 	.word	0x20000280

0800198c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800198c:	b480      	push	{r7}
 800198e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001990:	b672      	cpsid	i
}
 8001992:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001994:	bf00      	nop
 8001996:	e7fd      	b.n	8001994 <Error_Handler+0x8>

08001998 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001998:	b480      	push	{r7}
 800199a:	b083      	sub	sp, #12
 800199c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800199e:	4b0f      	ldr	r3, [pc, #60]	@ (80019dc <HAL_MspInit+0x44>)
 80019a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019a2:	4a0e      	ldr	r2, [pc, #56]	@ (80019dc <HAL_MspInit+0x44>)
 80019a4:	f043 0301 	orr.w	r3, r3, #1
 80019a8:	6613      	str	r3, [r2, #96]	@ 0x60
 80019aa:	4b0c      	ldr	r3, [pc, #48]	@ (80019dc <HAL_MspInit+0x44>)
 80019ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019ae:	f003 0301 	and.w	r3, r3, #1
 80019b2:	607b      	str	r3, [r7, #4]
 80019b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019b6:	4b09      	ldr	r3, [pc, #36]	@ (80019dc <HAL_MspInit+0x44>)
 80019b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019ba:	4a08      	ldr	r2, [pc, #32]	@ (80019dc <HAL_MspInit+0x44>)
 80019bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019c0:	6593      	str	r3, [r2, #88]	@ 0x58
 80019c2:	4b06      	ldr	r3, [pc, #24]	@ (80019dc <HAL_MspInit+0x44>)
 80019c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019ca:	603b      	str	r3, [r7, #0]
 80019cc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019ce:	bf00      	nop
 80019d0:	370c      	adds	r7, #12
 80019d2:	46bd      	mov	sp, r7
 80019d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d8:	4770      	bx	lr
 80019da:	bf00      	nop
 80019dc:	40021000 	.word	0x40021000

080019e0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80019e0:	b580      	push	{r7, lr}
 80019e2:	b09e      	sub	sp, #120	@ 0x78
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019e8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80019ec:	2200      	movs	r2, #0
 80019ee:	601a      	str	r2, [r3, #0]
 80019f0:	605a      	str	r2, [r3, #4]
 80019f2:	609a      	str	r2, [r3, #8]
 80019f4:	60da      	str	r2, [r3, #12]
 80019f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019f8:	f107 0310 	add.w	r3, r7, #16
 80019fc:	2254      	movs	r2, #84	@ 0x54
 80019fe:	2100      	movs	r1, #0
 8001a00:	4618      	mov	r0, r3
 8001a02:	f006 ff14 	bl	800882e <memset>
  if(hadc->Instance==ADC1)
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	4a29      	ldr	r2, [pc, #164]	@ (8001ab0 <HAL_ADC_MspInit+0xd0>)
 8001a0c:	4293      	cmp	r3, r2
 8001a0e:	d14b      	bne.n	8001aa8 <HAL_ADC_MspInit+0xc8>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001a10:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001a14:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001a16:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001a1a:	65bb      	str	r3, [r7, #88]	@ 0x58
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001a20:	2301      	movs	r3, #1
 8001a22:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8001a24:	2308      	movs	r3, #8
 8001a26:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001a28:	2307      	movs	r3, #7
 8001a2a:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001a2c:	2302      	movs	r3, #2
 8001a2e:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001a30:	2302      	movs	r3, #2
 8001a32:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001a34:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001a38:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a3a:	f107 0310 	add.w	r3, r7, #16
 8001a3e:	4618      	mov	r0, r3
 8001a40:	f003 fdb0 	bl	80055a4 <HAL_RCCEx_PeriphCLKConfig>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d001      	beq.n	8001a4e <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 8001a4a:	f7ff ff9f 	bl	800198c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001a4e:	4b19      	ldr	r3, [pc, #100]	@ (8001ab4 <HAL_ADC_MspInit+0xd4>)
 8001a50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a52:	4a18      	ldr	r2, [pc, #96]	@ (8001ab4 <HAL_ADC_MspInit+0xd4>)
 8001a54:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001a58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a5a:	4b16      	ldr	r3, [pc, #88]	@ (8001ab4 <HAL_ADC_MspInit+0xd4>)
 8001a5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a5e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001a62:	60fb      	str	r3, [r7, #12]
 8001a64:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a66:	4b13      	ldr	r3, [pc, #76]	@ (8001ab4 <HAL_ADC_MspInit+0xd4>)
 8001a68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a6a:	4a12      	ldr	r2, [pc, #72]	@ (8001ab4 <HAL_ADC_MspInit+0xd4>)
 8001a6c:	f043 0301 	orr.w	r3, r3, #1
 8001a70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a72:	4b10      	ldr	r3, [pc, #64]	@ (8001ab4 <HAL_ADC_MspInit+0xd4>)
 8001a74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a76:	f003 0301 	and.w	r3, r3, #1
 8001a7a:	60bb      	str	r3, [r7, #8]
 8001a7c:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001a7e:	2310      	movs	r3, #16
 8001a80:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a82:	2303      	movs	r3, #3
 8001a84:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a86:	2300      	movs	r3, #0
 8001a88:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a8a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001a8e:	4619      	mov	r1, r3
 8001a90:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a94:	f002 fd40 	bl	8004518 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8001a98:	2200      	movs	r2, #0
 8001a9a:	2100      	movs	r1, #0
 8001a9c:	2012      	movs	r0, #18
 8001a9e:	f002 fd04 	bl	80044aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8001aa2:	2012      	movs	r0, #18
 8001aa4:	f002 fd1d 	bl	80044e2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001aa8:	bf00      	nop
 8001aaa:	3778      	adds	r7, #120	@ 0x78
 8001aac:	46bd      	mov	sp, r7
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	50040000 	.word	0x50040000
 8001ab4:	40021000 	.word	0x40021000

08001ab8 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b08a      	sub	sp, #40	@ 0x28
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ac0:	f107 0314 	add.w	r3, r7, #20
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	601a      	str	r2, [r3, #0]
 8001ac8:	605a      	str	r2, [r3, #4]
 8001aca:	609a      	str	r2, [r3, #8]
 8001acc:	60da      	str	r2, [r3, #12]
 8001ace:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a20      	ldr	r2, [pc, #128]	@ (8001b58 <HAL_CAN_MspInit+0xa0>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d139      	bne.n	8001b4e <HAL_CAN_MspInit+0x96>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001ada:	4b20      	ldr	r3, [pc, #128]	@ (8001b5c <HAL_CAN_MspInit+0xa4>)
 8001adc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ade:	4a1f      	ldr	r2, [pc, #124]	@ (8001b5c <HAL_CAN_MspInit+0xa4>)
 8001ae0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001ae4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001ae6:	4b1d      	ldr	r3, [pc, #116]	@ (8001b5c <HAL_CAN_MspInit+0xa4>)
 8001ae8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001aea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001aee:	613b      	str	r3, [r7, #16]
 8001af0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001af2:	4b1a      	ldr	r3, [pc, #104]	@ (8001b5c <HAL_CAN_MspInit+0xa4>)
 8001af4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001af6:	4a19      	ldr	r2, [pc, #100]	@ (8001b5c <HAL_CAN_MspInit+0xa4>)
 8001af8:	f043 0301 	orr.w	r3, r3, #1
 8001afc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001afe:	4b17      	ldr	r3, [pc, #92]	@ (8001b5c <HAL_CAN_MspInit+0xa4>)
 8001b00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b02:	f003 0301 	and.w	r3, r3, #1
 8001b06:	60fb      	str	r3, [r7, #12]
 8001b08:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001b0a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001b0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b10:	2302      	movs	r3, #2
 8001b12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b14:	2300      	movs	r3, #0
 8001b16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b18:	2303      	movs	r3, #3
 8001b1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001b1c:	2309      	movs	r3, #9
 8001b1e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b20:	f107 0314 	add.w	r3, r7, #20
 8001b24:	4619      	mov	r1, r3
 8001b26:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b2a:	f002 fcf5 	bl	8004518 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001b2e:	2200      	movs	r2, #0
 8001b30:	2100      	movs	r1, #0
 8001b32:	2014      	movs	r0, #20
 8001b34:	f002 fcb9 	bl	80044aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001b38:	2014      	movs	r0, #20
 8001b3a:	f002 fcd2 	bl	80044e2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 8001b3e:	2200      	movs	r2, #0
 8001b40:	2100      	movs	r1, #0
 8001b42:	2015      	movs	r0, #21
 8001b44:	f002 fcb1 	bl	80044aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001b48:	2015      	movs	r0, #21
 8001b4a:	f002 fcca 	bl	80044e2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001b4e:	bf00      	nop
 8001b50:	3728      	adds	r7, #40	@ 0x28
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	40006400 	.word	0x40006400
 8001b5c:	40021000 	.word	0x40021000

08001b60 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b086      	sub	sp, #24
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	4a34      	ldr	r2, [pc, #208]	@ (8001c40 <HAL_TIM_Base_MspInit+0xe0>)
 8001b6e:	4293      	cmp	r3, r2
 8001b70:	d114      	bne.n	8001b9c <HAL_TIM_Base_MspInit+0x3c>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001b72:	4b34      	ldr	r3, [pc, #208]	@ (8001c44 <HAL_TIM_Base_MspInit+0xe4>)
 8001b74:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b76:	4a33      	ldr	r2, [pc, #204]	@ (8001c44 <HAL_TIM_Base_MspInit+0xe4>)
 8001b78:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001b7c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b7e:	4b31      	ldr	r3, [pc, #196]	@ (8001c44 <HAL_TIM_Base_MspInit+0xe4>)
 8001b80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b82:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001b86:	617b      	str	r3, [r7, #20]
 8001b88:	697b      	ldr	r3, [r7, #20]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	2100      	movs	r1, #0
 8001b8e:	2019      	movs	r0, #25
 8001b90:	f002 fc8b 	bl	80044aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001b94:	2019      	movs	r0, #25
 8001b96:	f002 fca4 	bl	80044e2 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM16_MspInit 1 */

    /* USER CODE END TIM16_MspInit 1 */
  }

}
 8001b9a:	e04c      	b.n	8001c36 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM6)
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a29      	ldr	r2, [pc, #164]	@ (8001c48 <HAL_TIM_Base_MspInit+0xe8>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d114      	bne.n	8001bd0 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001ba6:	4b27      	ldr	r3, [pc, #156]	@ (8001c44 <HAL_TIM_Base_MspInit+0xe4>)
 8001ba8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001baa:	4a26      	ldr	r2, [pc, #152]	@ (8001c44 <HAL_TIM_Base_MspInit+0xe4>)
 8001bac:	f043 0310 	orr.w	r3, r3, #16
 8001bb0:	6593      	str	r3, [r2, #88]	@ 0x58
 8001bb2:	4b24      	ldr	r3, [pc, #144]	@ (8001c44 <HAL_TIM_Base_MspInit+0xe4>)
 8001bb4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bb6:	f003 0310 	and.w	r3, r3, #16
 8001bba:	613b      	str	r3, [r7, #16]
 8001bbc:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	2100      	movs	r1, #0
 8001bc2:	2036      	movs	r0, #54	@ 0x36
 8001bc4:	f002 fc71 	bl	80044aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001bc8:	2036      	movs	r0, #54	@ 0x36
 8001bca:	f002 fc8a 	bl	80044e2 <HAL_NVIC_EnableIRQ>
}
 8001bce:	e032      	b.n	8001c36 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM7)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	4a1d      	ldr	r2, [pc, #116]	@ (8001c4c <HAL_TIM_Base_MspInit+0xec>)
 8001bd6:	4293      	cmp	r3, r2
 8001bd8:	d114      	bne.n	8001c04 <HAL_TIM_Base_MspInit+0xa4>
    __HAL_RCC_TIM7_CLK_ENABLE();
 8001bda:	4b1a      	ldr	r3, [pc, #104]	@ (8001c44 <HAL_TIM_Base_MspInit+0xe4>)
 8001bdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bde:	4a19      	ldr	r2, [pc, #100]	@ (8001c44 <HAL_TIM_Base_MspInit+0xe4>)
 8001be0:	f043 0320 	orr.w	r3, r3, #32
 8001be4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001be6:	4b17      	ldr	r3, [pc, #92]	@ (8001c44 <HAL_TIM_Base_MspInit+0xe4>)
 8001be8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bea:	f003 0320 	and.w	r3, r3, #32
 8001bee:	60fb      	str	r3, [r7, #12]
 8001bf0:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	2100      	movs	r1, #0
 8001bf6:	2037      	movs	r0, #55	@ 0x37
 8001bf8:	f002 fc57 	bl	80044aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8001bfc:	2037      	movs	r0, #55	@ 0x37
 8001bfe:	f002 fc70 	bl	80044e2 <HAL_NVIC_EnableIRQ>
}
 8001c02:	e018      	b.n	8001c36 <HAL_TIM_Base_MspInit+0xd6>
  else if(htim_base->Instance==TIM16)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a11      	ldr	r2, [pc, #68]	@ (8001c50 <HAL_TIM_Base_MspInit+0xf0>)
 8001c0a:	4293      	cmp	r3, r2
 8001c0c:	d113      	bne.n	8001c36 <HAL_TIM_Base_MspInit+0xd6>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001c0e:	4b0d      	ldr	r3, [pc, #52]	@ (8001c44 <HAL_TIM_Base_MspInit+0xe4>)
 8001c10:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c12:	4a0c      	ldr	r2, [pc, #48]	@ (8001c44 <HAL_TIM_Base_MspInit+0xe4>)
 8001c14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c18:	6613      	str	r3, [r2, #96]	@ 0x60
 8001c1a:	4b0a      	ldr	r3, [pc, #40]	@ (8001c44 <HAL_TIM_Base_MspInit+0xe4>)
 8001c1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c22:	60bb      	str	r3, [r7, #8]
 8001c24:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8001c26:	2200      	movs	r2, #0
 8001c28:	2100      	movs	r1, #0
 8001c2a:	2019      	movs	r0, #25
 8001c2c:	f002 fc3d 	bl	80044aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001c30:	2019      	movs	r0, #25
 8001c32:	f002 fc56 	bl	80044e2 <HAL_NVIC_EnableIRQ>
}
 8001c36:	bf00      	nop
 8001c38:	3718      	adds	r7, #24
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	40012c00 	.word	0x40012c00
 8001c44:	40021000 	.word	0x40021000
 8001c48:	40001000 	.word	0x40001000
 8001c4c:	40001400 	.word	0x40001400
 8001c50:	40014400 	.word	0x40014400

08001c54 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b088      	sub	sp, #32
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c5c:	f107 030c 	add.w	r3, r7, #12
 8001c60:	2200      	movs	r2, #0
 8001c62:	601a      	str	r2, [r3, #0]
 8001c64:	605a      	str	r2, [r3, #4]
 8001c66:	609a      	str	r2, [r3, #8]
 8001c68:	60da      	str	r2, [r3, #12]
 8001c6a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	4a12      	ldr	r2, [pc, #72]	@ (8001cbc <HAL_TIM_MspPostInit+0x68>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d11d      	bne.n	8001cb2 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c76:	4b12      	ldr	r3, [pc, #72]	@ (8001cc0 <HAL_TIM_MspPostInit+0x6c>)
 8001c78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c7a:	4a11      	ldr	r2, [pc, #68]	@ (8001cc0 <HAL_TIM_MspPostInit+0x6c>)
 8001c7c:	f043 0301 	orr.w	r3, r3, #1
 8001c80:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001c82:	4b0f      	ldr	r3, [pc, #60]	@ (8001cc0 <HAL_TIM_MspPostInit+0x6c>)
 8001c84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c86:	f003 0301 	and.w	r3, r3, #1
 8001c8a:	60bb      	str	r3, [r7, #8]
 8001c8c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001c8e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001c92:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c94:	2302      	movs	r3, #2
 8001c96:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ca4:	f107 030c 	add.w	r3, r7, #12
 8001ca8:	4619      	mov	r1, r3
 8001caa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001cae:	f002 fc33 	bl	8004518 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8001cb2:	bf00      	nop
 8001cb4:	3720      	adds	r7, #32
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}
 8001cba:	bf00      	nop
 8001cbc:	40012c00 	.word	0x40012c00
 8001cc0:	40021000 	.word	0x40021000

08001cc4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b09e      	sub	sp, #120	@ 0x78
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ccc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	601a      	str	r2, [r3, #0]
 8001cd4:	605a      	str	r2, [r3, #4]
 8001cd6:	609a      	str	r2, [r3, #8]
 8001cd8:	60da      	str	r2, [r3, #12]
 8001cda:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001cdc:	f107 0310 	add.w	r3, r7, #16
 8001ce0:	2254      	movs	r2, #84	@ 0x54
 8001ce2:	2100      	movs	r1, #0
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f006 fda2 	bl	800882e <memset>
  if(huart->Instance==USART2)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4a1f      	ldr	r2, [pc, #124]	@ (8001d6c <HAL_UART_MspInit+0xa8>)
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	d136      	bne.n	8001d62 <HAL_UART_MspInit+0x9e>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8001cf4:	2302      	movs	r3, #2
 8001cf6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001cfc:	f107 0310 	add.w	r3, r7, #16
 8001d00:	4618      	mov	r0, r3
 8001d02:	f003 fc4f 	bl	80055a4 <HAL_RCCEx_PeriphCLKConfig>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001d0c:	f7ff fe3e 	bl	800198c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d10:	4b17      	ldr	r3, [pc, #92]	@ (8001d70 <HAL_UART_MspInit+0xac>)
 8001d12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d14:	4a16      	ldr	r2, [pc, #88]	@ (8001d70 <HAL_UART_MspInit+0xac>)
 8001d16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d1a:	6593      	str	r3, [r2, #88]	@ 0x58
 8001d1c:	4b14      	ldr	r3, [pc, #80]	@ (8001d70 <HAL_UART_MspInit+0xac>)
 8001d1e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d24:	60fb      	str	r3, [r7, #12]
 8001d26:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d28:	4b11      	ldr	r3, [pc, #68]	@ (8001d70 <HAL_UART_MspInit+0xac>)
 8001d2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d2c:	4a10      	ldr	r2, [pc, #64]	@ (8001d70 <HAL_UART_MspInit+0xac>)
 8001d2e:	f043 0301 	orr.w	r3, r3, #1
 8001d32:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001d34:	4b0e      	ldr	r3, [pc, #56]	@ (8001d70 <HAL_UART_MspInit+0xac>)
 8001d36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001d38:	f003 0301 	and.w	r3, r3, #1
 8001d3c:	60bb      	str	r3, [r7, #8]
 8001d3e:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001d40:	230c      	movs	r3, #12
 8001d42:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d44:	2302      	movs	r3, #2
 8001d46:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d4c:	2303      	movs	r3, #3
 8001d4e:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d50:	2307      	movs	r3, #7
 8001d52:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d54:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001d58:	4619      	mov	r1, r3
 8001d5a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001d5e:	f002 fbdb 	bl	8004518 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001d62:	bf00      	nop
 8001d64:	3778      	adds	r7, #120	@ 0x78
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	40004400 	.word	0x40004400
 8001d70:	40021000 	.word	0x40021000

08001d74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d78:	bf00      	nop
 8001d7a:	e7fd      	b.n	8001d78 <NMI_Handler+0x4>

08001d7c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d7c:	b480      	push	{r7}
 8001d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d80:	bf00      	nop
 8001d82:	e7fd      	b.n	8001d80 <HardFault_Handler+0x4>

08001d84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d88:	bf00      	nop
 8001d8a:	e7fd      	b.n	8001d88 <MemManage_Handler+0x4>

08001d8c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d90:	bf00      	nop
 8001d92:	e7fd      	b.n	8001d90 <BusFault_Handler+0x4>

08001d94 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d94:	b480      	push	{r7}
 8001d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d98:	bf00      	nop
 8001d9a:	e7fd      	b.n	8001d98 <UsageFault_Handler+0x4>

08001d9c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001da0:	bf00      	nop
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr

08001daa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001daa:	b480      	push	{r7}
 8001dac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001dae:	bf00      	nop
 8001db0:	46bd      	mov	sp, r7
 8001db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db6:	4770      	bx	lr

08001db8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001db8:	b480      	push	{r7}
 8001dba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001dbc:	bf00      	nop
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc4:	4770      	bx	lr

08001dc6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001dc6:	b580      	push	{r7, lr}
 8001dc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001dca:	f000 f97d 	bl	80020c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dce:	bf00      	nop
 8001dd0:	bd80      	pop	{r7, pc}
	...

08001dd4 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001dd8:	4802      	ldr	r0, [pc, #8]	@ (8001de4 <ADC1_IRQHandler+0x10>)
 8001dda:	f000 fdbc 	bl	8002956 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8001dde:	bf00      	nop
 8001de0:	bd80      	pop	{r7, pc}
 8001de2:	bf00      	nop
 8001de4:	200001f4 	.word	0x200001f4

08001de8 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001dec:	4802      	ldr	r0, [pc, #8]	@ (8001df8 <CAN1_RX0_IRQHandler+0x10>)
 8001dee:	f002 f852 	bl	8003e96 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001df2:	bf00      	nop
 8001df4:	bd80      	pop	{r7, pc}
 8001df6:	bf00      	nop
 8001df8:	20000258 	.word	0x20000258

08001dfc <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001e00:	4802      	ldr	r0, [pc, #8]	@ (8001e0c <CAN1_RX1_IRQHandler+0x10>)
 8001e02:	f002 f848 	bl	8003e96 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8001e06:	bf00      	nop
 8001e08:	bd80      	pop	{r7, pc}
 8001e0a:	bf00      	nop
 8001e0c:	20000258 	.word	0x20000258

08001e10 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001e14:	4803      	ldr	r0, [pc, #12]	@ (8001e24 <TIM1_UP_TIM16_IRQHandler+0x14>)
 8001e16:	f004 f8a9 	bl	8005f6c <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim16);
 8001e1a:	4803      	ldr	r0, [pc, #12]	@ (8001e28 <TIM1_UP_TIM16_IRQHandler+0x18>)
 8001e1c:	f004 f8a6 	bl	8005f6c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001e20:	bf00      	nop
 8001e22:	bd80      	pop	{r7, pc}
 8001e24:	20000280 	.word	0x20000280
 8001e28:	20000364 	.word	0x20000364

08001e2c <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001e30:	4802      	ldr	r0, [pc, #8]	@ (8001e3c <TIM6_DAC_IRQHandler+0x10>)
 8001e32:	f004 f89b 	bl	8005f6c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001e36:	bf00      	nop
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	200002cc 	.word	0x200002cc

08001e40 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001e44:	4802      	ldr	r0, [pc, #8]	@ (8001e50 <TIM7_IRQHandler+0x10>)
 8001e46:	f004 f891 	bl	8005f6c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001e4a:	bf00      	nop
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	20000318 	.word	0x20000318

08001e54 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e54:	b480      	push	{r7}
 8001e56:	af00      	add	r7, sp, #0
	return 1;
 8001e58:	2301      	movs	r3, #1
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e62:	4770      	bx	lr

08001e64 <_kill>:

int _kill(int pid, int sig)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b082      	sub	sp, #8
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
 8001e6c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001e6e:	f006 fd31 	bl	80088d4 <__errno>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2216      	movs	r2, #22
 8001e76:	601a      	str	r2, [r3, #0]
	return -1;
 8001e78:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	3708      	adds	r7, #8
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}

08001e84 <_exit>:

void _exit (int status)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001e8c:	f04f 31ff 	mov.w	r1, #4294967295
 8001e90:	6878      	ldr	r0, [r7, #4]
 8001e92:	f7ff ffe7 	bl	8001e64 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001e96:	bf00      	nop
 8001e98:	e7fd      	b.n	8001e96 <_exit+0x12>

08001e9a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e9a:	b580      	push	{r7, lr}
 8001e9c:	b086      	sub	sp, #24
 8001e9e:	af00      	add	r7, sp, #0
 8001ea0:	60f8      	str	r0, [r7, #12]
 8001ea2:	60b9      	str	r1, [r7, #8]
 8001ea4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	617b      	str	r3, [r7, #20]
 8001eaa:	e00a      	b.n	8001ec2 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001eac:	f3af 8000 	nop.w
 8001eb0:	4601      	mov	r1, r0
 8001eb2:	68bb      	ldr	r3, [r7, #8]
 8001eb4:	1c5a      	adds	r2, r3, #1
 8001eb6:	60ba      	str	r2, [r7, #8]
 8001eb8:	b2ca      	uxtb	r2, r1
 8001eba:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	3301      	adds	r3, #1
 8001ec0:	617b      	str	r3, [r7, #20]
 8001ec2:	697a      	ldr	r2, [r7, #20]
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	429a      	cmp	r2, r3
 8001ec8:	dbf0      	blt.n	8001eac <_read+0x12>
	}

return len;
 8001eca:	687b      	ldr	r3, [r7, #4]
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	3718      	adds	r7, #24
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	bd80      	pop	{r7, pc}

08001ed4 <_close>:
	}
	return len;
}

int _close(int file)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	b083      	sub	sp, #12
 8001ed8:	af00      	add	r7, sp, #0
 8001eda:	6078      	str	r0, [r7, #4]
	return -1;
 8001edc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	370c      	adds	r7, #12
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eea:	4770      	bx	lr

08001eec <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b083      	sub	sp, #12
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
 8001ef4:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001efc:	605a      	str	r2, [r3, #4]
	return 0;
 8001efe:	2300      	movs	r3, #0
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	370c      	adds	r7, #12
 8001f04:	46bd      	mov	sp, r7
 8001f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0a:	4770      	bx	lr

08001f0c <_isatty>:

int _isatty(int file)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b083      	sub	sp, #12
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
	return 1;
 8001f14:	2301      	movs	r3, #1
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	370c      	adds	r7, #12
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr

08001f22 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f22:	b480      	push	{r7}
 8001f24:	b085      	sub	sp, #20
 8001f26:	af00      	add	r7, sp, #0
 8001f28:	60f8      	str	r0, [r7, #12]
 8001f2a:	60b9      	str	r1, [r7, #8]
 8001f2c:	607a      	str	r2, [r7, #4]
	return 0;
 8001f2e:	2300      	movs	r3, #0
}
 8001f30:	4618      	mov	r0, r3
 8001f32:	3714      	adds	r7, #20
 8001f34:	46bd      	mov	sp, r7
 8001f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3a:	4770      	bx	lr

08001f3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b086      	sub	sp, #24
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f44:	4a14      	ldr	r2, [pc, #80]	@ (8001f98 <_sbrk+0x5c>)
 8001f46:	4b15      	ldr	r3, [pc, #84]	@ (8001f9c <_sbrk+0x60>)
 8001f48:	1ad3      	subs	r3, r2, r3
 8001f4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f50:	4b13      	ldr	r3, [pc, #76]	@ (8001fa0 <_sbrk+0x64>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d102      	bne.n	8001f5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f58:	4b11      	ldr	r3, [pc, #68]	@ (8001fa0 <_sbrk+0x64>)
 8001f5a:	4a12      	ldr	r2, [pc, #72]	@ (8001fa4 <_sbrk+0x68>)
 8001f5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f5e:	4b10      	ldr	r3, [pc, #64]	@ (8001fa0 <_sbrk+0x64>)
 8001f60:	681a      	ldr	r2, [r3, #0]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	4413      	add	r3, r2
 8001f66:	693a      	ldr	r2, [r7, #16]
 8001f68:	429a      	cmp	r2, r3
 8001f6a:	d207      	bcs.n	8001f7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f6c:	f006 fcb2 	bl	80088d4 <__errno>
 8001f70:	4603      	mov	r3, r0
 8001f72:	220c      	movs	r2, #12
 8001f74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f76:	f04f 33ff 	mov.w	r3, #4294967295
 8001f7a:	e009      	b.n	8001f90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f7c:	4b08      	ldr	r3, [pc, #32]	@ (8001fa0 <_sbrk+0x64>)
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f82:	4b07      	ldr	r3, [pc, #28]	@ (8001fa0 <_sbrk+0x64>)
 8001f84:	681a      	ldr	r2, [r3, #0]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	4413      	add	r3, r2
 8001f8a:	4a05      	ldr	r2, [pc, #20]	@ (8001fa0 <_sbrk+0x64>)
 8001f8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
}
 8001f90:	4618      	mov	r0, r3
 8001f92:	3718      	adds	r7, #24
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	20010000 	.word	0x20010000
 8001f9c:	00000400 	.word	0x00000400
 8001fa0:	200005d0 	.word	0x200005d0
 8001fa4:	20000728 	.word	0x20000728

08001fa8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001fac:	4b06      	ldr	r3, [pc, #24]	@ (8001fc8 <SystemInit+0x20>)
 8001fae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001fb2:	4a05      	ldr	r2, [pc, #20]	@ (8001fc8 <SystemInit+0x20>)
 8001fb4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001fb8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001fbc:	bf00      	nop
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr
 8001fc6:	bf00      	nop
 8001fc8:	e000ed00 	.word	0xe000ed00

08001fcc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001fcc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002004 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001fd0:	f7ff ffea 	bl	8001fa8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001fd4:	480c      	ldr	r0, [pc, #48]	@ (8002008 <LoopForever+0x6>)
  ldr r1, =_edata
 8001fd6:	490d      	ldr	r1, [pc, #52]	@ (800200c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001fd8:	4a0d      	ldr	r2, [pc, #52]	@ (8002010 <LoopForever+0xe>)
  movs r3, #0
 8001fda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001fdc:	e002      	b.n	8001fe4 <LoopCopyDataInit>

08001fde <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001fde:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001fe0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001fe2:	3304      	adds	r3, #4

08001fe4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001fe4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001fe6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001fe8:	d3f9      	bcc.n	8001fde <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001fea:	4a0a      	ldr	r2, [pc, #40]	@ (8002014 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001fec:	4c0a      	ldr	r4, [pc, #40]	@ (8002018 <LoopForever+0x16>)
  movs r3, #0
 8001fee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ff0:	e001      	b.n	8001ff6 <LoopFillZerobss>

08001ff2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ff2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ff4:	3204      	adds	r2, #4

08001ff6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ff6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ff8:	d3fb      	bcc.n	8001ff2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001ffa:	f006 fc71 	bl	80088e0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001ffe:	f7ff f8f5 	bl	80011ec <main>

08002002 <LoopForever>:

LoopForever:
    b LoopForever
 8002002:	e7fe      	b.n	8002002 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002004:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002008:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800200c:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8002010:	0800c484 	.word	0x0800c484
  ldr r2, =_sbss
 8002014:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8002018:	20000724 	.word	0x20000724

0800201c <CAN1_SCE_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800201c:	e7fe      	b.n	800201c <CAN1_SCE_IRQHandler>

0800201e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800201e:	b580      	push	{r7, lr}
 8002020:	b082      	sub	sp, #8
 8002022:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002024:	2300      	movs	r3, #0
 8002026:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002028:	2003      	movs	r0, #3
 800202a:	f002 fa33 	bl	8004494 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800202e:	2000      	movs	r0, #0
 8002030:	f000 f80e 	bl	8002050 <HAL_InitTick>
 8002034:	4603      	mov	r3, r0
 8002036:	2b00      	cmp	r3, #0
 8002038:	d002      	beq.n	8002040 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800203a:	2301      	movs	r3, #1
 800203c:	71fb      	strb	r3, [r7, #7]
 800203e:	e001      	b.n	8002044 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002040:	f7ff fcaa 	bl	8001998 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002044:	79fb      	ldrb	r3, [r7, #7]
}
 8002046:	4618      	mov	r0, r3
 8002048:	3708      	adds	r7, #8
 800204a:	46bd      	mov	sp, r7
 800204c:	bd80      	pop	{r7, pc}
	...

08002050 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b084      	sub	sp, #16
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002058:	2300      	movs	r3, #0
 800205a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800205c:	4b17      	ldr	r3, [pc, #92]	@ (80020bc <HAL_InitTick+0x6c>)
 800205e:	781b      	ldrb	r3, [r3, #0]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d023      	beq.n	80020ac <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002064:	4b16      	ldr	r3, [pc, #88]	@ (80020c0 <HAL_InitTick+0x70>)
 8002066:	681a      	ldr	r2, [r3, #0]
 8002068:	4b14      	ldr	r3, [pc, #80]	@ (80020bc <HAL_InitTick+0x6c>)
 800206a:	781b      	ldrb	r3, [r3, #0]
 800206c:	4619      	mov	r1, r3
 800206e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002072:	fbb3 f3f1 	udiv	r3, r3, r1
 8002076:	fbb2 f3f3 	udiv	r3, r2, r3
 800207a:	4618      	mov	r0, r3
 800207c:	f002 fa3f 	bl	80044fe <HAL_SYSTICK_Config>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d10f      	bne.n	80020a6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2b0f      	cmp	r3, #15
 800208a:	d809      	bhi.n	80020a0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800208c:	2200      	movs	r2, #0
 800208e:	6879      	ldr	r1, [r7, #4]
 8002090:	f04f 30ff 	mov.w	r0, #4294967295
 8002094:	f002 fa09 	bl	80044aa <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002098:	4a0a      	ldr	r2, [pc, #40]	@ (80020c4 <HAL_InitTick+0x74>)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6013      	str	r3, [r2, #0]
 800209e:	e007      	b.n	80020b0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80020a0:	2301      	movs	r3, #1
 80020a2:	73fb      	strb	r3, [r7, #15]
 80020a4:	e004      	b.n	80020b0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80020a6:	2301      	movs	r3, #1
 80020a8:	73fb      	strb	r3, [r7, #15]
 80020aa:	e001      	b.n	80020b0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80020ac:	2301      	movs	r3, #1
 80020ae:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80020b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	3710      	adds	r7, #16
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	2000000c 	.word	0x2000000c
 80020c0:	20000004 	.word	0x20000004
 80020c4:	20000008 	.word	0x20000008

080020c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020c8:	b480      	push	{r7}
 80020ca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80020cc:	4b06      	ldr	r3, [pc, #24]	@ (80020e8 <HAL_IncTick+0x20>)
 80020ce:	781b      	ldrb	r3, [r3, #0]
 80020d0:	461a      	mov	r2, r3
 80020d2:	4b06      	ldr	r3, [pc, #24]	@ (80020ec <HAL_IncTick+0x24>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	4413      	add	r3, r2
 80020d8:	4a04      	ldr	r2, [pc, #16]	@ (80020ec <HAL_IncTick+0x24>)
 80020da:	6013      	str	r3, [r2, #0]
}
 80020dc:	bf00      	nop
 80020de:	46bd      	mov	sp, r7
 80020e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e4:	4770      	bx	lr
 80020e6:	bf00      	nop
 80020e8:	2000000c 	.word	0x2000000c
 80020ec:	200005d4 	.word	0x200005d4

080020f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
  return uwTick;
 80020f4:	4b03      	ldr	r3, [pc, #12]	@ (8002104 <HAL_GetTick+0x14>)
 80020f6:	681b      	ldr	r3, [r3, #0]
}
 80020f8:	4618      	mov	r0, r3
 80020fa:	46bd      	mov	sp, r7
 80020fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002100:	4770      	bx	lr
 8002102:	bf00      	nop
 8002104:	200005d4 	.word	0x200005d4

08002108 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b084      	sub	sp, #16
 800210c:	af00      	add	r7, sp, #0
 800210e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002110:	f7ff ffee 	bl	80020f0 <HAL_GetTick>
 8002114:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800211a:	68fb      	ldr	r3, [r7, #12]
 800211c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002120:	d005      	beq.n	800212e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002122:	4b0a      	ldr	r3, [pc, #40]	@ (800214c <HAL_Delay+0x44>)
 8002124:	781b      	ldrb	r3, [r3, #0]
 8002126:	461a      	mov	r2, r3
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	4413      	add	r3, r2
 800212c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800212e:	bf00      	nop
 8002130:	f7ff ffde 	bl	80020f0 <HAL_GetTick>
 8002134:	4602      	mov	r2, r0
 8002136:	68bb      	ldr	r3, [r7, #8]
 8002138:	1ad3      	subs	r3, r2, r3
 800213a:	68fa      	ldr	r2, [r7, #12]
 800213c:	429a      	cmp	r2, r3
 800213e:	d8f7      	bhi.n	8002130 <HAL_Delay+0x28>
  {
  }
}
 8002140:	bf00      	nop
 8002142:	bf00      	nop
 8002144:	3710      	adds	r7, #16
 8002146:	46bd      	mov	sp, r7
 8002148:	bd80      	pop	{r7, pc}
 800214a:	bf00      	nop
 800214c:	2000000c 	.word	0x2000000c

08002150 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8002150:	b480      	push	{r7}
 8002152:	b083      	sub	sp, #12
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
 8002158:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	689b      	ldr	r3, [r3, #8]
 800215e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	431a      	orrs	r2, r3
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	609a      	str	r2, [r3, #8]
}
 800216a:	bf00      	nop
 800216c:	370c      	adds	r7, #12
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr

08002176 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002176:	b480      	push	{r7}
 8002178:	b083      	sub	sp, #12
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]
 800217e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	689b      	ldr	r3, [r3, #8]
 8002184:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	431a      	orrs	r2, r3
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	609a      	str	r2, [r3, #8]
}
 8002190:	bf00      	nop
 8002192:	370c      	adds	r7, #12
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr

0800219c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800219c:	b480      	push	{r7}
 800219e:	b083      	sub	sp, #12
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	370c      	adds	r7, #12
 80021b0:	46bd      	mov	sp, r7
 80021b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b6:	4770      	bx	lr

080021b8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b087      	sub	sp, #28
 80021bc:	af00      	add	r7, sp, #0
 80021be:	60f8      	str	r0, [r7, #12]
 80021c0:	60b9      	str	r1, [r7, #8]
 80021c2:	607a      	str	r2, [r7, #4]
 80021c4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	3360      	adds	r3, #96	@ 0x60
 80021ca:	461a      	mov	r2, r3
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	009b      	lsls	r3, r3, #2
 80021d0:	4413      	add	r3, r2
 80021d2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	681a      	ldr	r2, [r3, #0]
 80021d8:	4b08      	ldr	r3, [pc, #32]	@ (80021fc <LL_ADC_SetOffset+0x44>)
 80021da:	4013      	ands	r3, r2
 80021dc:	687a      	ldr	r2, [r7, #4]
 80021de:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80021e2:	683a      	ldr	r2, [r7, #0]
 80021e4:	430a      	orrs	r2, r1
 80021e6:	4313      	orrs	r3, r2
 80021e8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80021ec:	697b      	ldr	r3, [r7, #20]
 80021ee:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80021f0:	bf00      	nop
 80021f2:	371c      	adds	r7, #28
 80021f4:	46bd      	mov	sp, r7
 80021f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fa:	4770      	bx	lr
 80021fc:	03fff000 	.word	0x03fff000

08002200 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002200:	b480      	push	{r7}
 8002202:	b085      	sub	sp, #20
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
 8002208:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	3360      	adds	r3, #96	@ 0x60
 800220e:	461a      	mov	r2, r3
 8002210:	683b      	ldr	r3, [r7, #0]
 8002212:	009b      	lsls	r3, r3, #2
 8002214:	4413      	add	r3, r2
 8002216:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8002220:	4618      	mov	r0, r3
 8002222:	3714      	adds	r7, #20
 8002224:	46bd      	mov	sp, r7
 8002226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800222a:	4770      	bx	lr

0800222c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800222c:	b480      	push	{r7}
 800222e:	b087      	sub	sp, #28
 8002230:	af00      	add	r7, sp, #0
 8002232:	60f8      	str	r0, [r7, #12]
 8002234:	60b9      	str	r1, [r7, #8]
 8002236:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	3360      	adds	r3, #96	@ 0x60
 800223c:	461a      	mov	r2, r3
 800223e:	68bb      	ldr	r3, [r7, #8]
 8002240:	009b      	lsls	r3, r3, #2
 8002242:	4413      	add	r3, r2
 8002244:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	431a      	orrs	r2, r3
 8002252:	697b      	ldr	r3, [r7, #20]
 8002254:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8002256:	bf00      	nop
 8002258:	371c      	adds	r7, #28
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr

08002262 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8002262:	b480      	push	{r7}
 8002264:	b083      	sub	sp, #12
 8002266:	af00      	add	r7, sp, #0
 8002268:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	68db      	ldr	r3, [r3, #12]
 800226e:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8002272:	2b00      	cmp	r3, #0
 8002274:	d101      	bne.n	800227a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002276:	2301      	movs	r3, #1
 8002278:	e000      	b.n	800227c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800227a:	2300      	movs	r3, #0
}
 800227c:	4618      	mov	r0, r3
 800227e:	370c      	adds	r7, #12
 8002280:	46bd      	mov	sp, r7
 8002282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002286:	4770      	bx	lr

08002288 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002288:	b480      	push	{r7}
 800228a:	b087      	sub	sp, #28
 800228c:	af00      	add	r7, sp, #0
 800228e:	60f8      	str	r0, [r7, #12]
 8002290:	60b9      	str	r1, [r7, #8]
 8002292:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	3330      	adds	r3, #48	@ 0x30
 8002298:	461a      	mov	r2, r3
 800229a:	68bb      	ldr	r3, [r7, #8]
 800229c:	0a1b      	lsrs	r3, r3, #8
 800229e:	009b      	lsls	r3, r3, #2
 80022a0:	f003 030c 	and.w	r3, r3, #12
 80022a4:	4413      	add	r3, r2
 80022a6:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	681a      	ldr	r2, [r3, #0]
 80022ac:	68bb      	ldr	r3, [r7, #8]
 80022ae:	f003 031f 	and.w	r3, r3, #31
 80022b2:	211f      	movs	r1, #31
 80022b4:	fa01 f303 	lsl.w	r3, r1, r3
 80022b8:	43db      	mvns	r3, r3
 80022ba:	401a      	ands	r2, r3
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	0e9b      	lsrs	r3, r3, #26
 80022c0:	f003 011f 	and.w	r1, r3, #31
 80022c4:	68bb      	ldr	r3, [r7, #8]
 80022c6:	f003 031f 	and.w	r3, r3, #31
 80022ca:	fa01 f303 	lsl.w	r3, r1, r3
 80022ce:	431a      	orrs	r2, r3
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80022d4:	bf00      	nop
 80022d6:	371c      	adds	r7, #28
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr

080022e0 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80022e0:	b480      	push	{r7}
 80022e2:	b083      	sub	sp, #12
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022ec:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d101      	bne.n	80022f8 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 80022f4:	2301      	movs	r3, #1
 80022f6:	e000      	b.n	80022fa <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 80022f8:	2300      	movs	r3, #0
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	370c      	adds	r7, #12
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr

08002306 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002306:	b480      	push	{r7}
 8002308:	b087      	sub	sp, #28
 800230a:	af00      	add	r7, sp, #0
 800230c:	60f8      	str	r0, [r7, #12]
 800230e:	60b9      	str	r1, [r7, #8]
 8002310:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	3314      	adds	r3, #20
 8002316:	461a      	mov	r2, r3
 8002318:	68bb      	ldr	r3, [r7, #8]
 800231a:	0e5b      	lsrs	r3, r3, #25
 800231c:	009b      	lsls	r3, r3, #2
 800231e:	f003 0304 	and.w	r3, r3, #4
 8002322:	4413      	add	r3, r2
 8002324:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002326:	697b      	ldr	r3, [r7, #20]
 8002328:	681a      	ldr	r2, [r3, #0]
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	0d1b      	lsrs	r3, r3, #20
 800232e:	f003 031f 	and.w	r3, r3, #31
 8002332:	2107      	movs	r1, #7
 8002334:	fa01 f303 	lsl.w	r3, r1, r3
 8002338:	43db      	mvns	r3, r3
 800233a:	401a      	ands	r2, r3
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	0d1b      	lsrs	r3, r3, #20
 8002340:	f003 031f 	and.w	r3, r3, #31
 8002344:	6879      	ldr	r1, [r7, #4]
 8002346:	fa01 f303 	lsl.w	r3, r1, r3
 800234a:	431a      	orrs	r2, r3
 800234c:	697b      	ldr	r3, [r7, #20]
 800234e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002350:	bf00      	nop
 8002352:	371c      	adds	r7, #28
 8002354:	46bd      	mov	sp, r7
 8002356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235a:	4770      	bx	lr

0800235c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800235c:	b480      	push	{r7}
 800235e:	b085      	sub	sp, #20
 8002360:	af00      	add	r7, sp, #0
 8002362:	60f8      	str	r0, [r7, #12]
 8002364:	60b9      	str	r1, [r7, #8]
 8002366:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800236e:	68bb      	ldr	r3, [r7, #8]
 8002370:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002374:	43db      	mvns	r3, r3
 8002376:	401a      	ands	r2, r3
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	f003 0318 	and.w	r3, r3, #24
 800237e:	4908      	ldr	r1, [pc, #32]	@ (80023a0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002380:	40d9      	lsrs	r1, r3
 8002382:	68bb      	ldr	r3, [r7, #8]
 8002384:	400b      	ands	r3, r1
 8002386:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800238a:	431a      	orrs	r2, r3
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002392:	bf00      	nop
 8002394:	3714      	adds	r7, #20
 8002396:	46bd      	mov	sp, r7
 8002398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239c:	4770      	bx	lr
 800239e:	bf00      	nop
 80023a0:	0007ffff 	.word	0x0007ffff

080023a4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80023a4:	b480      	push	{r7}
 80023a6:	b083      	sub	sp, #12
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	689b      	ldr	r3, [r3, #8]
 80023b0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80023b4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80023b8:	687a      	ldr	r2, [r7, #4]
 80023ba:	6093      	str	r3, [r2, #8]
}
 80023bc:	bf00      	nop
 80023be:	370c      	adds	r7, #12
 80023c0:	46bd      	mov	sp, r7
 80023c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c6:	4770      	bx	lr

080023c8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b083      	sub	sp, #12
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	689b      	ldr	r3, [r3, #8]
 80023d4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80023d8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80023dc:	d101      	bne.n	80023e2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80023de:	2301      	movs	r3, #1
 80023e0:	e000      	b.n	80023e4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80023e2:	2300      	movs	r3, #0
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	370c      	adds	r7, #12
 80023e8:	46bd      	mov	sp, r7
 80023ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ee:	4770      	bx	lr

080023f0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80023f0:	b480      	push	{r7}
 80023f2:	b083      	sub	sp, #12
 80023f4:	af00      	add	r7, sp, #0
 80023f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	689b      	ldr	r3, [r3, #8]
 80023fc:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002400:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002404:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800240c:	bf00      	nop
 800240e:	370c      	adds	r7, #12
 8002410:	46bd      	mov	sp, r7
 8002412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002416:	4770      	bx	lr

08002418 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002418:	b480      	push	{r7}
 800241a:	b083      	sub	sp, #12
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	689b      	ldr	r3, [r3, #8]
 8002424:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002428:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800242c:	d101      	bne.n	8002432 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800242e:	2301      	movs	r3, #1
 8002430:	e000      	b.n	8002434 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002432:	2300      	movs	r3, #0
}
 8002434:	4618      	mov	r0, r3
 8002436:	370c      	adds	r7, #12
 8002438:	46bd      	mov	sp, r7
 800243a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243e:	4770      	bx	lr

08002440 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002450:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002454:	f043 0201 	orr.w	r2, r3, #1
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800245c:	bf00      	nop
 800245e:	370c      	adds	r7, #12
 8002460:	46bd      	mov	sp, r7
 8002462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002466:	4770      	bx	lr

08002468 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002468:	b480      	push	{r7}
 800246a:	b083      	sub	sp, #12
 800246c:	af00      	add	r7, sp, #0
 800246e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	689b      	ldr	r3, [r3, #8]
 8002474:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002478:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800247c:	f043 0202 	orr.w	r2, r3, #2
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002484:	bf00      	nop
 8002486:	370c      	adds	r7, #12
 8002488:	46bd      	mov	sp, r7
 800248a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248e:	4770      	bx	lr

08002490 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8002490:	b480      	push	{r7}
 8002492:	b083      	sub	sp, #12
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	689b      	ldr	r3, [r3, #8]
 800249c:	f003 0301 	and.w	r3, r3, #1
 80024a0:	2b01      	cmp	r3, #1
 80024a2:	d101      	bne.n	80024a8 <LL_ADC_IsEnabled+0x18>
 80024a4:	2301      	movs	r3, #1
 80024a6:	e000      	b.n	80024aa <LL_ADC_IsEnabled+0x1a>
 80024a8:	2300      	movs	r3, #0
}
 80024aa:	4618      	mov	r0, r3
 80024ac:	370c      	adds	r7, #12
 80024ae:	46bd      	mov	sp, r7
 80024b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b4:	4770      	bx	lr

080024b6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80024b6:	b480      	push	{r7}
 80024b8:	b083      	sub	sp, #12
 80024ba:	af00      	add	r7, sp, #0
 80024bc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	689b      	ldr	r3, [r3, #8]
 80024c2:	f003 0302 	and.w	r3, r3, #2
 80024c6:	2b02      	cmp	r3, #2
 80024c8:	d101      	bne.n	80024ce <LL_ADC_IsDisableOngoing+0x18>
 80024ca:	2301      	movs	r3, #1
 80024cc:	e000      	b.n	80024d0 <LL_ADC_IsDisableOngoing+0x1a>
 80024ce:	2300      	movs	r3, #0
}
 80024d0:	4618      	mov	r0, r3
 80024d2:	370c      	adds	r7, #12
 80024d4:	46bd      	mov	sp, r7
 80024d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024da:	4770      	bx	lr

080024dc <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80024dc:	b480      	push	{r7}
 80024de:	b083      	sub	sp, #12
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	689b      	ldr	r3, [r3, #8]
 80024e8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80024ec:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80024f0:	f043 0204 	orr.w	r2, r3, #4
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80024f8:	bf00      	nop
 80024fa:	370c      	adds	r7, #12
 80024fc:	46bd      	mov	sp, r7
 80024fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002502:	4770      	bx	lr

08002504 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	689b      	ldr	r3, [r3, #8]
 8002510:	f003 0304 	and.w	r3, r3, #4
 8002514:	2b04      	cmp	r3, #4
 8002516:	d101      	bne.n	800251c <LL_ADC_REG_IsConversionOngoing+0x18>
 8002518:	2301      	movs	r3, #1
 800251a:	e000      	b.n	800251e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800251c:	2300      	movs	r3, #0
}
 800251e:	4618      	mov	r0, r3
 8002520:	370c      	adds	r7, #12
 8002522:	46bd      	mov	sp, r7
 8002524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002528:	4770      	bx	lr

0800252a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800252a:	b480      	push	{r7}
 800252c:	b083      	sub	sp, #12
 800252e:	af00      	add	r7, sp, #0
 8002530:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	689b      	ldr	r3, [r3, #8]
 8002536:	f003 0308 	and.w	r3, r3, #8
 800253a:	2b08      	cmp	r3, #8
 800253c:	d101      	bne.n	8002542 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800253e:	2301      	movs	r3, #1
 8002540:	e000      	b.n	8002544 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002542:	2300      	movs	r3, #0
}
 8002544:	4618      	mov	r0, r3
 8002546:	370c      	adds	r7, #12
 8002548:	46bd      	mov	sp, r7
 800254a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800254e:	4770      	bx	lr

08002550 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b088      	sub	sp, #32
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002558:	2300      	movs	r3, #0
 800255a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800255c:	2300      	movs	r3, #0
 800255e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d101      	bne.n	800256a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002566:	2301      	movs	r3, #1
 8002568:	e126      	b.n	80027b8 <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	691b      	ldr	r3, [r3, #16]
 800256e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002574:	2b00      	cmp	r3, #0
 8002576:	d109      	bne.n	800258c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002578:	6878      	ldr	r0, [r7, #4]
 800257a:	f7ff fa31 	bl	80019e0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2200      	movs	r2, #0
 8002582:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2200      	movs	r2, #0
 8002588:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4618      	mov	r0, r3
 8002592:	f7ff ff19 	bl	80023c8 <LL_ADC_IsDeepPowerDownEnabled>
 8002596:	4603      	mov	r3, r0
 8002598:	2b00      	cmp	r3, #0
 800259a:	d004      	beq.n	80025a6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	4618      	mov	r0, r3
 80025a2:	f7ff feff 	bl	80023a4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	4618      	mov	r0, r3
 80025ac:	f7ff ff34 	bl	8002418 <LL_ADC_IsInternalRegulatorEnabled>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d115      	bne.n	80025e2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4618      	mov	r0, r3
 80025bc:	f7ff ff18 	bl	80023f0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80025c0:	4b7f      	ldr	r3, [pc, #508]	@ (80027c0 <HAL_ADC_Init+0x270>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	099b      	lsrs	r3, r3, #6
 80025c6:	4a7f      	ldr	r2, [pc, #508]	@ (80027c4 <HAL_ADC_Init+0x274>)
 80025c8:	fba2 2303 	umull	r2, r3, r2, r3
 80025cc:	099b      	lsrs	r3, r3, #6
 80025ce:	3301      	adds	r3, #1
 80025d0:	005b      	lsls	r3, r3, #1
 80025d2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80025d4:	e002      	b.n	80025dc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	3b01      	subs	r3, #1
 80025da:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d1f9      	bne.n	80025d6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4618      	mov	r0, r3
 80025e8:	f7ff ff16 	bl	8002418 <LL_ADC_IsInternalRegulatorEnabled>
 80025ec:	4603      	mov	r3, r0
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d10d      	bne.n	800260e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025f6:	f043 0210 	orr.w	r2, r3, #16
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002602:	f043 0201 	orr.w	r2, r3, #1
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800260a:	2301      	movs	r3, #1
 800260c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4618      	mov	r0, r3
 8002614:	f7ff ff76 	bl	8002504 <LL_ADC_REG_IsConversionOngoing>
 8002618:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800261e:	f003 0310 	and.w	r3, r3, #16
 8002622:	2b00      	cmp	r3, #0
 8002624:	f040 80bf 	bne.w	80027a6 <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	2b00      	cmp	r3, #0
 800262c:	f040 80bb 	bne.w	80027a6 <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002634:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002638:	f043 0202 	orr.w	r2, r3, #2
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	4618      	mov	r0, r3
 8002646:	f7ff ff23 	bl	8002490 <LL_ADC_IsEnabled>
 800264a:	4603      	mov	r3, r0
 800264c:	2b00      	cmp	r3, #0
 800264e:	d10b      	bne.n	8002668 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002650:	485d      	ldr	r0, [pc, #372]	@ (80027c8 <HAL_ADC_Init+0x278>)
 8002652:	f7ff ff1d 	bl	8002490 <LL_ADC_IsEnabled>
 8002656:	4603      	mov	r3, r0
 8002658:	2b00      	cmp	r3, #0
 800265a:	d105      	bne.n	8002668 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	685b      	ldr	r3, [r3, #4]
 8002660:	4619      	mov	r1, r3
 8002662:	485a      	ldr	r0, [pc, #360]	@ (80027cc <HAL_ADC_Init+0x27c>)
 8002664:	f7ff fd74 	bl	8002150 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	7e5b      	ldrb	r3, [r3, #25]
 800266c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002672:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002678:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800267e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002686:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002688:	4313      	orrs	r3, r2
 800268a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002692:	2b01      	cmp	r3, #1
 8002694:	d106      	bne.n	80026a4 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800269a:	3b01      	subs	r3, #1
 800269c:	045b      	lsls	r3, r3, #17
 800269e:	69ba      	ldr	r2, [r7, #24]
 80026a0:	4313      	orrs	r3, r2
 80026a2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	d009      	beq.n	80026c0 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026b0:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026b8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80026ba:	69ba      	ldr	r2, [r7, #24]
 80026bc:	4313      	orrs	r3, r2
 80026be:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	68da      	ldr	r2, [r3, #12]
 80026c6:	4b42      	ldr	r3, [pc, #264]	@ (80027d0 <HAL_ADC_Init+0x280>)
 80026c8:	4013      	ands	r3, r2
 80026ca:	687a      	ldr	r2, [r7, #4]
 80026cc:	6812      	ldr	r2, [r2, #0]
 80026ce:	69b9      	ldr	r1, [r7, #24]
 80026d0:	430b      	orrs	r3, r1
 80026d2:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4618      	mov	r0, r3
 80026da:	f7ff ff26 	bl	800252a <LL_ADC_INJ_IsConversionOngoing>
 80026de:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80026e0:	697b      	ldr	r3, [r7, #20]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d13d      	bne.n	8002762 <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80026e6:	693b      	ldr	r3, [r7, #16]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d13a      	bne.n	8002762 <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80026f0:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80026f8:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80026fa:	4313      	orrs	r3, r2
 80026fc:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	68db      	ldr	r3, [r3, #12]
 8002704:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002708:	f023 0302 	bic.w	r3, r3, #2
 800270c:	687a      	ldr	r2, [r7, #4]
 800270e:	6812      	ldr	r2, [r2, #0]
 8002710:	69b9      	ldr	r1, [r7, #24]
 8002712:	430b      	orrs	r3, r1
 8002714:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800271c:	2b01      	cmp	r3, #1
 800271e:	d118      	bne.n	8002752 <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	691b      	ldr	r3, [r3, #16]
 8002726:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800272a:	f023 0304 	bic.w	r3, r3, #4
 800272e:	687a      	ldr	r2, [r7, #4]
 8002730:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002732:	687a      	ldr	r2, [r7, #4]
 8002734:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002736:	4311      	orrs	r1, r2
 8002738:	687a      	ldr	r2, [r7, #4]
 800273a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800273c:	4311      	orrs	r1, r2
 800273e:	687a      	ldr	r2, [r7, #4]
 8002740:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002742:	430a      	orrs	r2, r1
 8002744:	431a      	orrs	r2, r3
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f042 0201 	orr.w	r2, r2, #1
 800274e:	611a      	str	r2, [r3, #16]
 8002750:	e007      	b.n	8002762 <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	691a      	ldr	r2, [r3, #16]
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f022 0201 	bic.w	r2, r2, #1
 8002760:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	691b      	ldr	r3, [r3, #16]
 8002766:	2b01      	cmp	r3, #1
 8002768:	d10c      	bne.n	8002784 <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002770:	f023 010f 	bic.w	r1, r3, #15
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	69db      	ldr	r3, [r3, #28]
 8002778:	1e5a      	subs	r2, r3, #1
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	430a      	orrs	r2, r1
 8002780:	631a      	str	r2, [r3, #48]	@ 0x30
 8002782:	e007      	b.n	8002794 <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f022 020f 	bic.w	r2, r2, #15
 8002792:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002798:	f023 0303 	bic.w	r3, r3, #3
 800279c:	f043 0201 	orr.w	r2, r3, #1
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	655a      	str	r2, [r3, #84]	@ 0x54
 80027a4:	e007      	b.n	80027b6 <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027aa:	f043 0210 	orr.w	r2, r3, #16
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80027b2:	2301      	movs	r3, #1
 80027b4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80027b6:	7ffb      	ldrb	r3, [r7, #31]
}
 80027b8:	4618      	mov	r0, r3
 80027ba:	3720      	adds	r7, #32
 80027bc:	46bd      	mov	sp, r7
 80027be:	bd80      	pop	{r7, pc}
 80027c0:	20000004 	.word	0x20000004
 80027c4:	053e2d63 	.word	0x053e2d63
 80027c8:	50040000 	.word	0x50040000
 80027cc:	50040300 	.word	0x50040300
 80027d0:	fff0c007 	.word	0xfff0c007

080027d4 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b084      	sub	sp, #16
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	4618      	mov	r0, r3
 80027e2:	f7ff fe8f 	bl	8002504 <LL_ADC_REG_IsConversionOngoing>
 80027e6:	4603      	mov	r3, r0
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	f040 80a0 	bne.w	800292e <HAL_ADC_Start_IT+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80027f4:	2b01      	cmp	r3, #1
 80027f6:	d101      	bne.n	80027fc <HAL_ADC_Start_IT+0x28>
 80027f8:	2302      	movs	r3, #2
 80027fa:	e09b      	b.n	8002934 <HAL_ADC_Start_IT+0x160>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	2201      	movs	r2, #1
 8002800:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002804:	6878      	ldr	r0, [r7, #4]
 8002806:	f000 fe51 	bl	80034ac <ADC_Enable>
 800280a:	4603      	mov	r3, r0
 800280c:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800280e:	7bfb      	ldrb	r3, [r7, #15]
 8002810:	2b00      	cmp	r3, #0
 8002812:	f040 8087 	bne.w	8002924 <HAL_ADC_Start_IT+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800281a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800281e:	f023 0301 	bic.w	r3, r3, #1
 8002822:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800282e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002832:	2b00      	cmp	r3, #0
 8002834:	d006      	beq.n	8002844 <HAL_ADC_Start_IT+0x70>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800283a:	f023 0206 	bic.w	r2, r3, #6
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	659a      	str	r2, [r3, #88]	@ 0x58
 8002842:	e002      	b.n	800284a <HAL_ADC_Start_IT+0x76>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2200      	movs	r2, #0
 8002848:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	221c      	movs	r2, #28
 8002850:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2200      	movs	r2, #0
 8002856:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	685a      	ldr	r2, [r3, #4]
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f022 021c 	bic.w	r2, r2, #28
 8002868:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	695b      	ldr	r3, [r3, #20]
 800286e:	2b08      	cmp	r3, #8
 8002870:	d108      	bne.n	8002884 <HAL_ADC_Start_IT+0xb0>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	685a      	ldr	r2, [r3, #4]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f042 0208 	orr.w	r2, r2, #8
 8002880:	605a      	str	r2, [r3, #4]
          break;
 8002882:	e008      	b.n	8002896 <HAL_ADC_Start_IT+0xc2>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	685a      	ldr	r2, [r3, #4]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f042 0204 	orr.w	r2, r2, #4
 8002892:	605a      	str	r2, [r3, #4]
          break;
 8002894:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800289a:	2b00      	cmp	r3, #0
 800289c:	d107      	bne.n	80028ae <HAL_ADC_Start_IT+0xda>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	685a      	ldr	r2, [r3, #4]
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f042 0210 	orr.w	r2, r2, #16
 80028ac:	605a      	str	r2, [r3, #4]
          }
        }
      }
#else
      /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	68db      	ldr	r3, [r3, #12]
 80028b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d02d      	beq.n	8002918 <HAL_ADC_Start_IT+0x144>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028c0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80028c4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Enable as well injected interruptions in case
         HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
         allows to start regular and injected conversions when JAUTO is
         set with a single call to HAL_ADC_Start_IT() */
        switch (hadc->Init.EOCSelection)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	695b      	ldr	r3, [r3, #20]
 80028d0:	2b08      	cmp	r3, #8
 80028d2:	d110      	bne.n	80028f6 <HAL_ADC_Start_IT+0x122>
        {
          case ADC_EOC_SEQ_CONV:
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	685a      	ldr	r2, [r3, #4]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f022 0220 	bic.w	r2, r2, #32
 80028e2:	605a      	str	r2, [r3, #4]
            __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	685a      	ldr	r2, [r3, #4]
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80028f2:	605a      	str	r2, [r3, #4]
            break;
 80028f4:	e010      	b.n	8002918 <HAL_ADC_Start_IT+0x144>
          /* case ADC_EOC_SINGLE_CONV */
          default:
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	685a      	ldr	r2, [r3, #4]
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002904:	605a      	str	r2, [r3, #4]
            __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	685a      	ldr	r2, [r3, #4]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f042 0220 	orr.w	r2, r2, #32
 8002914:	605a      	str	r2, [r3, #4]
            break;
 8002916:	bf00      	nop
        }
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4618      	mov	r0, r3
 800291e:	f7ff fddd 	bl	80024dc <LL_ADC_REG_StartConversion>
 8002922:	e006      	b.n	8002932 <HAL_ADC_Start_IT+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2200      	movs	r2, #0
 8002928:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 800292c:	e001      	b.n	8002932 <HAL_ADC_Start_IT+0x15e>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800292e:	2302      	movs	r3, #2
 8002930:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8002932:	7bfb      	ldrb	r3, [r7, #15]
}
 8002934:	4618      	mov	r0, r3
 8002936:	3710      	adds	r7, #16
 8002938:	46bd      	mov	sp, r7
 800293a:	bd80      	pop	{r7, pc}

0800293c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800293c:	b480      	push	{r7}
 800293e:	b083      	sub	sp, #12
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800294a:	4618      	mov	r0, r3
 800294c:	370c      	adds	r7, #12
 800294e:	46bd      	mov	sp, r7
 8002950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002954:	4770      	bx	lr

08002956 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002956:	b580      	push	{r7, lr}
 8002958:	b088      	sub	sp, #32
 800295a:	af00      	add	r7, sp, #0
 800295c:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800295e:	2300      	movs	r3, #0
 8002960:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002972:	69bb      	ldr	r3, [r7, #24]
 8002974:	f003 0302 	and.w	r3, r3, #2
 8002978:	2b00      	cmp	r3, #0
 800297a:	d017      	beq.n	80029ac <HAL_ADC_IRQHandler+0x56>
 800297c:	697b      	ldr	r3, [r7, #20]
 800297e:	f003 0302 	and.w	r3, r3, #2
 8002982:	2b00      	cmp	r3, #0
 8002984:	d012      	beq.n	80029ac <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800298a:	f003 0310 	and.w	r3, r3, #16
 800298e:	2b00      	cmp	r3, #0
 8002990:	d105      	bne.n	800299e <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002996:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800299e:	6878      	ldr	r0, [r7, #4]
 80029a0:	f000 ff1e 	bl	80037e0 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	2202      	movs	r2, #2
 80029aa:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80029ac:	69bb      	ldr	r3, [r7, #24]
 80029ae:	f003 0304 	and.w	r3, r3, #4
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d004      	beq.n	80029c0 <HAL_ADC_IRQHandler+0x6a>
 80029b6:	697b      	ldr	r3, [r7, #20]
 80029b8:	f003 0304 	and.w	r3, r3, #4
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d109      	bne.n	80029d4 <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80029c0:	69bb      	ldr	r3, [r7, #24]
 80029c2:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d05e      	beq.n	8002a88 <HAL_ADC_IRQHandler+0x132>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80029ca:	697b      	ldr	r3, [r7, #20]
 80029cc:	f003 0308 	and.w	r3, r3, #8
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d059      	beq.n	8002a88 <HAL_ADC_IRQHandler+0x132>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029d8:	f003 0310 	and.w	r3, r3, #16
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d105      	bne.n	80029ec <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029e4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4618      	mov	r0, r3
 80029f2:	f7ff fc36 	bl	8002262 <LL_ADC_REG_IsTriggerSourceSWStart>
 80029f6:	4603      	mov	r3, r0
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d03e      	beq.n	8002a7a <HAL_ADC_IRQHandler+0x124>
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	68db      	ldr	r3, [r3, #12]
 8002a02:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002a04:	693b      	ldr	r3, [r7, #16]
 8002a06:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d135      	bne.n	8002a7a <HAL_ADC_IRQHandler+0x124>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f003 0308 	and.w	r3, r3, #8
 8002a18:	2b08      	cmp	r3, #8
 8002a1a:	d12e      	bne.n	8002a7a <HAL_ADC_IRQHandler+0x124>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4618      	mov	r0, r3
 8002a22:	f7ff fd6f 	bl	8002504 <LL_ADC_REG_IsConversionOngoing>
 8002a26:	4603      	mov	r3, r0
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d11a      	bne.n	8002a62 <HAL_ADC_IRQHandler+0x10c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	685a      	ldr	r2, [r3, #4]
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f022 020c 	bic.w	r2, r2, #12
 8002a3a:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a40:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	655a      	str	r2, [r3, #84]	@ 0x54

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a4c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d112      	bne.n	8002a7a <HAL_ADC_IRQHandler+0x124>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a58:	f043 0201 	orr.w	r2, r3, #1
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	655a      	str	r2, [r3, #84]	@ 0x54
 8002a60:	e00b      	b.n	8002a7a <HAL_ADC_IRQHandler+0x124>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a66:	f043 0210 	orr.w	r2, r3, #16
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	655a      	str	r2, [r3, #84]	@ 0x54

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a72:	f043 0201 	orr.w	r2, r3, #1
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	659a      	str	r2, [r3, #88]	@ 0x58
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f7fe fb18 	bl	80010b0 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	220c      	movs	r2, #12
 8002a86:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002a88:	69bb      	ldr	r3, [r7, #24]
 8002a8a:	f003 0320 	and.w	r3, r3, #32
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d004      	beq.n	8002a9c <HAL_ADC_IRQHandler+0x146>
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	f003 0320 	and.w	r3, r3, #32
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d109      	bne.n	8002ab0 <HAL_ADC_IRQHandler+0x15a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002a9c:	69bb      	ldr	r3, [r7, #24]
 8002a9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d072      	beq.n	8002b8c <HAL_ADC_IRQHandler+0x236>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d06d      	beq.n	8002b8c <HAL_ADC_IRQHandler+0x236>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ab4:	f003 0310 	and.w	r3, r3, #16
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d105      	bne.n	8002ac8 <HAL_ADC_IRQHandler+0x172>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ac0:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4618      	mov	r0, r3
 8002ace:	f7ff fc07 	bl	80022e0 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002ad2:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4618      	mov	r0, r3
 8002ada:	f7ff fbc2 	bl	8002262 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002ade:	60b8      	str	r0, [r7, #8]
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
    }
#else
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	68db      	ldr	r3, [r3, #12]
 8002ae6:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d047      	beq.n	8002b7e <HAL_ADC_IRQHandler+0x228>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002aee:	693b      	ldr	r3, [r7, #16]
 8002af0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d007      	beq.n	8002b08 <HAL_ADC_IRQHandler+0x1b2>
 8002af8:	68bb      	ldr	r3, [r7, #8]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d03f      	beq.n	8002b7e <HAL_ADC_IRQHandler+0x228>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d13a      	bne.n	8002b7e <HAL_ADC_IRQHandler+0x228>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002b12:	2b40      	cmp	r3, #64	@ 0x40
 8002b14:	d133      	bne.n	8002b7e <HAL_ADC_IRQHandler+0x228>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002b16:	693b      	ldr	r3, [r7, #16]
 8002b18:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d12e      	bne.n	8002b7e <HAL_ADC_IRQHandler+0x228>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4618      	mov	r0, r3
 8002b26:	f7ff fd00 	bl	800252a <LL_ADC_INJ_IsConversionOngoing>
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d11a      	bne.n	8002b66 <HAL_ADC_IRQHandler+0x210>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	685a      	ldr	r2, [r3, #4]
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8002b3e:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b44:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	655a      	str	r2, [r3, #84]	@ 0x54

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b50:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d112      	bne.n	8002b7e <HAL_ADC_IRQHandler+0x228>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b5c:	f043 0201 	orr.w	r2, r3, #1
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	655a      	str	r2, [r3, #84]	@ 0x54
 8002b64:	e00b      	b.n	8002b7e <HAL_ADC_IRQHandler+0x228>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b6a:	f043 0210 	orr.w	r2, r3, #16
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	655a      	str	r2, [r3, #84]	@ 0x54

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b76:	f043 0201 	orr.w	r2, r3, #1
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	659a      	str	r2, [r3, #88]	@ 0x58
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002b7e:	6878      	ldr	r0, [r7, #4]
 8002b80:	f000 fe06 	bl	8003790 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	2260      	movs	r2, #96	@ 0x60
 8002b8a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002b8c:	69bb      	ldr	r3, [r7, #24]
 8002b8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d011      	beq.n	8002bba <HAL_ADC_IRQHandler+0x264>
 8002b96:	697b      	ldr	r3, [r7, #20]
 8002b98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	d00c      	beq.n	8002bba <HAL_ADC_IRQHandler+0x264>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ba4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002bac:	6878      	ldr	r0, [r7, #4]
 8002bae:	f000 f886 	bl	8002cbe <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	2280      	movs	r2, #128	@ 0x80
 8002bb8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002bba:	69bb      	ldr	r3, [r7, #24]
 8002bbc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d012      	beq.n	8002bea <HAL_ADC_IRQHandler+0x294>
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d00d      	beq.n	8002bea <HAL_ADC_IRQHandler+0x294>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002bd2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002bda:	6878      	ldr	r0, [r7, #4]
 8002bdc:	f000 fdec 	bl	80037b8 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002be8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002bea:	69bb      	ldr	r3, [r7, #24]
 8002bec:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	d012      	beq.n	8002c1a <HAL_ADC_IRQHandler+0x2c4>
 8002bf4:	697b      	ldr	r3, [r7, #20]
 8002bf6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d00d      	beq.n	8002c1a <HAL_ADC_IRQHandler+0x2c4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c02:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002c0a:	6878      	ldr	r0, [r7, #4]
 8002c0c:	f000 fdde 	bl	80037cc <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c18:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002c1a:	69bb      	ldr	r3, [r7, #24]
 8002c1c:	f003 0310 	and.w	r3, r3, #16
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d02a      	beq.n	8002c7a <HAL_ADC_IRQHandler+0x324>
 8002c24:	697b      	ldr	r3, [r7, #20]
 8002c26:	f003 0310 	and.w	r3, r3, #16
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d025      	beq.n	8002c7a <HAL_ADC_IRQHandler+0x324>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d102      	bne.n	8002c3c <HAL_ADC_IRQHandler+0x2e6>
    {
      overrun_error = 1UL;
 8002c36:	2301      	movs	r3, #1
 8002c38:	61fb      	str	r3, [r7, #28]
 8002c3a:	e008      	b.n	8002c4e <HAL_ADC_IRQHandler+0x2f8>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	68db      	ldr	r3, [r3, #12]
 8002c42:	f003 0301 	and.w	r3, r3, #1
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d001      	beq.n	8002c4e <HAL_ADC_IRQHandler+0x2f8>
        {
          overrun_error = 1UL;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 8002c4e:	69fb      	ldr	r3, [r7, #28]
 8002c50:	2b01      	cmp	r3, #1
 8002c52:	d10e      	bne.n	8002c72 <HAL_ADC_IRQHandler+0x31c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c58:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c64:	f043 0202 	orr.w	r2, r3, #2
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	659a      	str	r2, [r3, #88]	@ 0x58
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002c6c:	6878      	ldr	r0, [r7, #4]
 8002c6e:	f000 f830 	bl	8002cd2 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	2210      	movs	r2, #16
 8002c78:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8002c7a:	69bb      	ldr	r3, [r7, #24]
 8002c7c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d018      	beq.n	8002cb6 <HAL_ADC_IRQHandler+0x360>
 8002c84:	697b      	ldr	r3, [r7, #20]
 8002c86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d013      	beq.n	8002cb6 <HAL_ADC_IRQHandler+0x360>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c92:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c9e:	f043 0208 	orr.w	r2, r3, #8
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002cae:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8002cb0:	6878      	ldr	r0, [r7, #4]
 8002cb2:	f000 fd77 	bl	80037a4 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8002cb6:	bf00      	nop
 8002cb8:	3720      	adds	r7, #32
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}

08002cbe <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002cbe:	b480      	push	{r7}
 8002cc0:	b083      	sub	sp, #12
 8002cc2:	af00      	add	r7, sp, #0
 8002cc4:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8002cc6:	bf00      	nop
 8002cc8:	370c      	adds	r7, #12
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd0:	4770      	bx	lr

08002cd2 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002cd2:	b480      	push	{r7}
 8002cd4:	b083      	sub	sp, #12
 8002cd6:	af00      	add	r7, sp, #0
 8002cd8:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002cda:	bf00      	nop
 8002cdc:	370c      	adds	r7, #12
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce4:	4770      	bx	lr
	...

08002ce8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b0b6      	sub	sp, #216	@ 0xd8
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
 8002cf0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cf2:	2300      	movs	r3, #0
 8002cf4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002d02:	2b01      	cmp	r3, #1
 8002d04:	d101      	bne.n	8002d0a <HAL_ADC_ConfigChannel+0x22>
 8002d06:	2302      	movs	r3, #2
 8002d08:	e3bb      	b.n	8003482 <HAL_ADC_ConfigChannel+0x79a>
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2201      	movs	r2, #1
 8002d0e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4618      	mov	r0, r3
 8002d18:	f7ff fbf4 	bl	8002504 <LL_ADC_REG_IsConversionOngoing>
 8002d1c:	4603      	mov	r3, r0
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	f040 83a0 	bne.w	8003464 <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	2b05      	cmp	r3, #5
 8002d32:	d824      	bhi.n	8002d7e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	3b02      	subs	r3, #2
 8002d3a:	2b03      	cmp	r3, #3
 8002d3c:	d81b      	bhi.n	8002d76 <HAL_ADC_ConfigChannel+0x8e>
 8002d3e:	a201      	add	r2, pc, #4	@ (adr r2, 8002d44 <HAL_ADC_ConfigChannel+0x5c>)
 8002d40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d44:	08002d55 	.word	0x08002d55
 8002d48:	08002d5d 	.word	0x08002d5d
 8002d4c:	08002d65 	.word	0x08002d65
 8002d50:	08002d6d 	.word	0x08002d6d
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002d54:	230c      	movs	r3, #12
 8002d56:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002d5a:	e010      	b.n	8002d7e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8002d5c:	2312      	movs	r3, #18
 8002d5e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002d62:	e00c      	b.n	8002d7e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8002d64:	2318      	movs	r3, #24
 8002d66:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002d6a:	e008      	b.n	8002d7e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8002d6c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002d70:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002d74:	e003      	b.n	8002d7e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8002d76:	2306      	movs	r3, #6
 8002d78:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8002d7c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6818      	ldr	r0, [r3, #0]
 8002d82:	683b      	ldr	r3, [r7, #0]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	461a      	mov	r2, r3
 8002d88:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8002d8c:	f7ff fa7c 	bl	8002288 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4618      	mov	r0, r3
 8002d96:	f7ff fbb5 	bl	8002504 <LL_ADC_REG_IsConversionOngoing>
 8002d9a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	4618      	mov	r0, r3
 8002da4:	f7ff fbc1 	bl	800252a <LL_ADC_INJ_IsConversionOngoing>
 8002da8:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002dac:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	f040 81a4 	bne.w	80030fe <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002db6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	f040 819f 	bne.w	80030fe <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6818      	ldr	r0, [r3, #0]
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	6819      	ldr	r1, [r3, #0]
 8002dc8:	683b      	ldr	r3, [r7, #0]
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	461a      	mov	r2, r3
 8002dce:	f7ff fa9a 	bl	8002306 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	695a      	ldr	r2, [r3, #20]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	08db      	lsrs	r3, r3, #3
 8002dde:	f003 0303 	and.w	r3, r3, #3
 8002de2:	005b      	lsls	r3, r3, #1
 8002de4:	fa02 f303 	lsl.w	r3, r2, r3
 8002de8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	691b      	ldr	r3, [r3, #16]
 8002df0:	2b04      	cmp	r3, #4
 8002df2:	d00a      	beq.n	8002e0a <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6818      	ldr	r0, [r3, #0]
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	6919      	ldr	r1, [r3, #16]
 8002dfc:	683b      	ldr	r3, [r7, #0]
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002e04:	f7ff f9d8 	bl	80021b8 <LL_ADC_SetOffset>
 8002e08:	e179      	b.n	80030fe <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	2100      	movs	r1, #0
 8002e10:	4618      	mov	r0, r3
 8002e12:	f7ff f9f5 	bl	8002200 <LL_ADC_GetOffsetChannel>
 8002e16:	4603      	mov	r3, r0
 8002e18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d10a      	bne.n	8002e36 <HAL_ADC_ConfigChannel+0x14e>
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	2100      	movs	r1, #0
 8002e26:	4618      	mov	r0, r3
 8002e28:	f7ff f9ea 	bl	8002200 <LL_ADC_GetOffsetChannel>
 8002e2c:	4603      	mov	r3, r0
 8002e2e:	0e9b      	lsrs	r3, r3, #26
 8002e30:	f003 021f 	and.w	r2, r3, #31
 8002e34:	e01e      	b.n	8002e74 <HAL_ADC_ConfigChannel+0x18c>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	2100      	movs	r1, #0
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	f7ff f9df 	bl	8002200 <LL_ADC_GetOffsetChannel>
 8002e42:	4603      	mov	r3, r0
 8002e44:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e48:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002e4c:	fa93 f3a3 	rbit	r3, r3
 8002e50:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002e54:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8002e58:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002e5c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d101      	bne.n	8002e68 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 8002e64:	2320      	movs	r3, #32
 8002e66:	e004      	b.n	8002e72 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 8002e68:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8002e6c:	fab3 f383 	clz	r3, r3
 8002e70:	b2db      	uxtb	r3, r3
 8002e72:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d105      	bne.n	8002e8c <HAL_ADC_ConfigChannel+0x1a4>
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	0e9b      	lsrs	r3, r3, #26
 8002e86:	f003 031f 	and.w	r3, r3, #31
 8002e8a:	e018      	b.n	8002ebe <HAL_ADC_ConfigChannel+0x1d6>
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e94:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002e98:	fa93 f3a3 	rbit	r3, r3
 8002e9c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002ea0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002ea4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8002ea8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d101      	bne.n	8002eb4 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8002eb0:	2320      	movs	r3, #32
 8002eb2:	e004      	b.n	8002ebe <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8002eb4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002eb8:	fab3 f383 	clz	r3, r3
 8002ebc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002ebe:	429a      	cmp	r2, r3
 8002ec0:	d106      	bne.n	8002ed0 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	2200      	movs	r2, #0
 8002ec8:	2100      	movs	r1, #0
 8002eca:	4618      	mov	r0, r3
 8002ecc:	f7ff f9ae 	bl	800222c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	2101      	movs	r1, #1
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f7ff f992 	bl	8002200 <LL_ADC_GetOffsetChannel>
 8002edc:	4603      	mov	r3, r0
 8002ede:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d10a      	bne.n	8002efc <HAL_ADC_ConfigChannel+0x214>
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	2101      	movs	r1, #1
 8002eec:	4618      	mov	r0, r3
 8002eee:	f7ff f987 	bl	8002200 <LL_ADC_GetOffsetChannel>
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	0e9b      	lsrs	r3, r3, #26
 8002ef6:	f003 021f 	and.w	r2, r3, #31
 8002efa:	e01e      	b.n	8002f3a <HAL_ADC_ConfigChannel+0x252>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	2101      	movs	r1, #1
 8002f02:	4618      	mov	r0, r3
 8002f04:	f7ff f97c 	bl	8002200 <LL_ADC_GetOffsetChannel>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f0e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002f12:	fa93 f3a3 	rbit	r3, r3
 8002f16:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002f1a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002f1e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002f22:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d101      	bne.n	8002f2e <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8002f2a:	2320      	movs	r3, #32
 8002f2c:	e004      	b.n	8002f38 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8002f2e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002f32:	fab3 f383 	clz	r3, r3
 8002f36:	b2db      	uxtb	r3, r3
 8002f38:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d105      	bne.n	8002f52 <HAL_ADC_ConfigChannel+0x26a>
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	0e9b      	lsrs	r3, r3, #26
 8002f4c:	f003 031f 	and.w	r3, r3, #31
 8002f50:	e018      	b.n	8002f84 <HAL_ADC_ConfigChannel+0x29c>
 8002f52:	683b      	ldr	r3, [r7, #0]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f5a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002f5e:	fa93 f3a3 	rbit	r3, r3
 8002f62:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8002f66:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002f6a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002f6e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d101      	bne.n	8002f7a <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8002f76:	2320      	movs	r3, #32
 8002f78:	e004      	b.n	8002f84 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8002f7a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002f7e:	fab3 f383 	clz	r3, r3
 8002f82:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002f84:	429a      	cmp	r2, r3
 8002f86:	d106      	bne.n	8002f96 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	2101      	movs	r1, #1
 8002f90:	4618      	mov	r0, r3
 8002f92:	f7ff f94b 	bl	800222c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	2102      	movs	r1, #2
 8002f9c:	4618      	mov	r0, r3
 8002f9e:	f7ff f92f 	bl	8002200 <LL_ADC_GetOffsetChannel>
 8002fa2:	4603      	mov	r3, r0
 8002fa4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d10a      	bne.n	8002fc2 <HAL_ADC_ConfigChannel+0x2da>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	2102      	movs	r1, #2
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	f7ff f924 	bl	8002200 <LL_ADC_GetOffsetChannel>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	0e9b      	lsrs	r3, r3, #26
 8002fbc:	f003 021f 	and.w	r2, r3, #31
 8002fc0:	e01e      	b.n	8003000 <HAL_ADC_ConfigChannel+0x318>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	2102      	movs	r1, #2
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f7ff f919 	bl	8002200 <LL_ADC_GetOffsetChannel>
 8002fce:	4603      	mov	r3, r0
 8002fd0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fd4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002fd8:	fa93 f3a3 	rbit	r3, r3
 8002fdc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8002fe0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002fe4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002fe8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d101      	bne.n	8002ff4 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8002ff0:	2320      	movs	r3, #32
 8002ff2:	e004      	b.n	8002ffe <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8002ff4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002ff8:	fab3 f383 	clz	r3, r3
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003008:	2b00      	cmp	r3, #0
 800300a:	d105      	bne.n	8003018 <HAL_ADC_ConfigChannel+0x330>
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	0e9b      	lsrs	r3, r3, #26
 8003012:	f003 031f 	and.w	r3, r3, #31
 8003016:	e014      	b.n	8003042 <HAL_ADC_ConfigChannel+0x35a>
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800301e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003020:	fa93 f3a3 	rbit	r3, r3
 8003024:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8003026:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003028:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800302c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003030:	2b00      	cmp	r3, #0
 8003032:	d101      	bne.n	8003038 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8003034:	2320      	movs	r3, #32
 8003036:	e004      	b.n	8003042 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8003038:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800303c:	fab3 f383 	clz	r3, r3
 8003040:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003042:	429a      	cmp	r2, r3
 8003044:	d106      	bne.n	8003054 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	2200      	movs	r2, #0
 800304c:	2102      	movs	r1, #2
 800304e:	4618      	mov	r0, r3
 8003050:	f7ff f8ec 	bl	800222c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	2103      	movs	r1, #3
 800305a:	4618      	mov	r0, r3
 800305c:	f7ff f8d0 	bl	8002200 <LL_ADC_GetOffsetChannel>
 8003060:	4603      	mov	r3, r0
 8003062:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003066:	2b00      	cmp	r3, #0
 8003068:	d10a      	bne.n	8003080 <HAL_ADC_ConfigChannel+0x398>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	2103      	movs	r1, #3
 8003070:	4618      	mov	r0, r3
 8003072:	f7ff f8c5 	bl	8002200 <LL_ADC_GetOffsetChannel>
 8003076:	4603      	mov	r3, r0
 8003078:	0e9b      	lsrs	r3, r3, #26
 800307a:	f003 021f 	and.w	r2, r3, #31
 800307e:	e017      	b.n	80030b0 <HAL_ADC_ConfigChannel+0x3c8>
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	2103      	movs	r1, #3
 8003086:	4618      	mov	r0, r3
 8003088:	f7ff f8ba 	bl	8002200 <LL_ADC_GetOffsetChannel>
 800308c:	4603      	mov	r3, r0
 800308e:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003090:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003092:	fa93 f3a3 	rbit	r3, r3
 8003096:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8003098:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800309a:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800309c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d101      	bne.n	80030a6 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 80030a2:	2320      	movs	r3, #32
 80030a4:	e003      	b.n	80030ae <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 80030a6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80030a8:	fab3 f383 	clz	r3, r3
 80030ac:	b2db      	uxtb	r3, r3
 80030ae:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d105      	bne.n	80030c8 <HAL_ADC_ConfigChannel+0x3e0>
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	0e9b      	lsrs	r3, r3, #26
 80030c2:	f003 031f 	and.w	r3, r3, #31
 80030c6:	e011      	b.n	80030ec <HAL_ADC_ConfigChannel+0x404>
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ce:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80030d0:	fa93 f3a3 	rbit	r3, r3
 80030d4:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80030d6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80030d8:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80030da:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d101      	bne.n	80030e4 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 80030e0:	2320      	movs	r3, #32
 80030e2:	e003      	b.n	80030ec <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 80030e4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80030e6:	fab3 f383 	clz	r3, r3
 80030ea:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80030ec:	429a      	cmp	r2, r3
 80030ee:	d106      	bne.n	80030fe <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	2200      	movs	r2, #0
 80030f6:	2103      	movs	r1, #3
 80030f8:	4618      	mov	r0, r3
 80030fa:	f7ff f897 	bl	800222c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	4618      	mov	r0, r3
 8003104:	f7ff f9c4 	bl	8002490 <LL_ADC_IsEnabled>
 8003108:	4603      	mov	r3, r0
 800310a:	2b00      	cmp	r3, #0
 800310c:	f040 8140 	bne.w	8003390 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6818      	ldr	r0, [r3, #0]
 8003114:	683b      	ldr	r3, [r7, #0]
 8003116:	6819      	ldr	r1, [r3, #0]
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	68db      	ldr	r3, [r3, #12]
 800311c:	461a      	mov	r2, r3
 800311e:	f7ff f91d 	bl	800235c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003122:	683b      	ldr	r3, [r7, #0]
 8003124:	68db      	ldr	r3, [r3, #12]
 8003126:	4a8f      	ldr	r2, [pc, #572]	@ (8003364 <HAL_ADC_ConfigChannel+0x67c>)
 8003128:	4293      	cmp	r3, r2
 800312a:	f040 8131 	bne.w	8003390 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800313a:	2b00      	cmp	r3, #0
 800313c:	d10b      	bne.n	8003156 <HAL_ADC_ConfigChannel+0x46e>
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	0e9b      	lsrs	r3, r3, #26
 8003144:	3301      	adds	r3, #1
 8003146:	f003 031f 	and.w	r3, r3, #31
 800314a:	2b09      	cmp	r3, #9
 800314c:	bf94      	ite	ls
 800314e:	2301      	movls	r3, #1
 8003150:	2300      	movhi	r3, #0
 8003152:	b2db      	uxtb	r3, r3
 8003154:	e019      	b.n	800318a <HAL_ADC_ConfigChannel+0x4a2>
 8003156:	683b      	ldr	r3, [r7, #0]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800315c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800315e:	fa93 f3a3 	rbit	r3, r3
 8003162:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8003164:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003166:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8003168:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800316a:	2b00      	cmp	r3, #0
 800316c:	d101      	bne.n	8003172 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 800316e:	2320      	movs	r3, #32
 8003170:	e003      	b.n	800317a <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8003172:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003174:	fab3 f383 	clz	r3, r3
 8003178:	b2db      	uxtb	r3, r3
 800317a:	3301      	adds	r3, #1
 800317c:	f003 031f 	and.w	r3, r3, #31
 8003180:	2b09      	cmp	r3, #9
 8003182:	bf94      	ite	ls
 8003184:	2301      	movls	r3, #1
 8003186:	2300      	movhi	r3, #0
 8003188:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800318a:	2b00      	cmp	r3, #0
 800318c:	d079      	beq.n	8003282 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003196:	2b00      	cmp	r3, #0
 8003198:	d107      	bne.n	80031aa <HAL_ADC_ConfigChannel+0x4c2>
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	0e9b      	lsrs	r3, r3, #26
 80031a0:	3301      	adds	r3, #1
 80031a2:	069b      	lsls	r3, r3, #26
 80031a4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80031a8:	e015      	b.n	80031d6 <HAL_ADC_ConfigChannel+0x4ee>
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80031b2:	fa93 f3a3 	rbit	r3, r3
 80031b6:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80031b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80031ba:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80031bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d101      	bne.n	80031c6 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 80031c2:	2320      	movs	r3, #32
 80031c4:	e003      	b.n	80031ce <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 80031c6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80031c8:	fab3 f383 	clz	r3, r3
 80031cc:	b2db      	uxtb	r3, r3
 80031ce:	3301      	adds	r3, #1
 80031d0:	069b      	lsls	r3, r3, #26
 80031d2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d109      	bne.n	80031f6 <HAL_ADC_ConfigChannel+0x50e>
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	0e9b      	lsrs	r3, r3, #26
 80031e8:	3301      	adds	r3, #1
 80031ea:	f003 031f 	and.w	r3, r3, #31
 80031ee:	2101      	movs	r1, #1
 80031f0:	fa01 f303 	lsl.w	r3, r1, r3
 80031f4:	e017      	b.n	8003226 <HAL_ADC_ConfigChannel+0x53e>
 80031f6:	683b      	ldr	r3, [r7, #0]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80031fe:	fa93 f3a3 	rbit	r3, r3
 8003202:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8003204:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003206:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8003208:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800320a:	2b00      	cmp	r3, #0
 800320c:	d101      	bne.n	8003212 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 800320e:	2320      	movs	r3, #32
 8003210:	e003      	b.n	800321a <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8003212:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003214:	fab3 f383 	clz	r3, r3
 8003218:	b2db      	uxtb	r3, r3
 800321a:	3301      	adds	r3, #1
 800321c:	f003 031f 	and.w	r3, r3, #31
 8003220:	2101      	movs	r1, #1
 8003222:	fa01 f303 	lsl.w	r3, r1, r3
 8003226:	ea42 0103 	orr.w	r1, r2, r3
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003232:	2b00      	cmp	r3, #0
 8003234:	d10a      	bne.n	800324c <HAL_ADC_ConfigChannel+0x564>
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	0e9b      	lsrs	r3, r3, #26
 800323c:	3301      	adds	r3, #1
 800323e:	f003 021f 	and.w	r2, r3, #31
 8003242:	4613      	mov	r3, r2
 8003244:	005b      	lsls	r3, r3, #1
 8003246:	4413      	add	r3, r2
 8003248:	051b      	lsls	r3, r3, #20
 800324a:	e018      	b.n	800327e <HAL_ADC_ConfigChannel+0x596>
 800324c:	683b      	ldr	r3, [r7, #0]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003252:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003254:	fa93 f3a3 	rbit	r3, r3
 8003258:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800325a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800325c:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 800325e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003260:	2b00      	cmp	r3, #0
 8003262:	d101      	bne.n	8003268 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8003264:	2320      	movs	r3, #32
 8003266:	e003      	b.n	8003270 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8003268:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800326a:	fab3 f383 	clz	r3, r3
 800326e:	b2db      	uxtb	r3, r3
 8003270:	3301      	adds	r3, #1
 8003272:	f003 021f 	and.w	r2, r3, #31
 8003276:	4613      	mov	r3, r2
 8003278:	005b      	lsls	r3, r3, #1
 800327a:	4413      	add	r3, r2
 800327c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800327e:	430b      	orrs	r3, r1
 8003280:	e081      	b.n	8003386 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800328a:	2b00      	cmp	r3, #0
 800328c:	d107      	bne.n	800329e <HAL_ADC_ConfigChannel+0x5b6>
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	0e9b      	lsrs	r3, r3, #26
 8003294:	3301      	adds	r3, #1
 8003296:	069b      	lsls	r3, r3, #26
 8003298:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800329c:	e015      	b.n	80032ca <HAL_ADC_ConfigChannel+0x5e2>
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032a6:	fa93 f3a3 	rbit	r3, r3
 80032aa:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80032ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80032b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d101      	bne.n	80032ba <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 80032b6:	2320      	movs	r3, #32
 80032b8:	e003      	b.n	80032c2 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 80032ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80032bc:	fab3 f383 	clz	r3, r3
 80032c0:	b2db      	uxtb	r3, r3
 80032c2:	3301      	adds	r3, #1
 80032c4:	069b      	lsls	r3, r3, #26
 80032c6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d109      	bne.n	80032ea <HAL_ADC_ConfigChannel+0x602>
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	0e9b      	lsrs	r3, r3, #26
 80032dc:	3301      	adds	r3, #1
 80032de:	f003 031f 	and.w	r3, r3, #31
 80032e2:	2101      	movs	r1, #1
 80032e4:	fa01 f303 	lsl.w	r3, r1, r3
 80032e8:	e017      	b.n	800331a <HAL_ADC_ConfigChannel+0x632>
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032f0:	69fb      	ldr	r3, [r7, #28]
 80032f2:	fa93 f3a3 	rbit	r3, r3
 80032f6:	61bb      	str	r3, [r7, #24]
  return result;
 80032f8:	69bb      	ldr	r3, [r7, #24]
 80032fa:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80032fc:	6a3b      	ldr	r3, [r7, #32]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d101      	bne.n	8003306 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8003302:	2320      	movs	r3, #32
 8003304:	e003      	b.n	800330e <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8003306:	6a3b      	ldr	r3, [r7, #32]
 8003308:	fab3 f383 	clz	r3, r3
 800330c:	b2db      	uxtb	r3, r3
 800330e:	3301      	adds	r3, #1
 8003310:	f003 031f 	and.w	r3, r3, #31
 8003314:	2101      	movs	r1, #1
 8003316:	fa01 f303 	lsl.w	r3, r1, r3
 800331a:	ea42 0103 	orr.w	r1, r2, r3
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003326:	2b00      	cmp	r3, #0
 8003328:	d10d      	bne.n	8003346 <HAL_ADC_ConfigChannel+0x65e>
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	0e9b      	lsrs	r3, r3, #26
 8003330:	3301      	adds	r3, #1
 8003332:	f003 021f 	and.w	r2, r3, #31
 8003336:	4613      	mov	r3, r2
 8003338:	005b      	lsls	r3, r3, #1
 800333a:	4413      	add	r3, r2
 800333c:	3b1e      	subs	r3, #30
 800333e:	051b      	lsls	r3, r3, #20
 8003340:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003344:	e01e      	b.n	8003384 <HAL_ADC_ConfigChannel+0x69c>
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800334c:	693b      	ldr	r3, [r7, #16]
 800334e:	fa93 f3a3 	rbit	r3, r3
 8003352:	60fb      	str	r3, [r7, #12]
  return result;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8003358:	697b      	ldr	r3, [r7, #20]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d104      	bne.n	8003368 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 800335e:	2320      	movs	r3, #32
 8003360:	e006      	b.n	8003370 <HAL_ADC_ConfigChannel+0x688>
 8003362:	bf00      	nop
 8003364:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	fab3 f383 	clz	r3, r3
 800336e:	b2db      	uxtb	r3, r3
 8003370:	3301      	adds	r3, #1
 8003372:	f003 021f 	and.w	r2, r3, #31
 8003376:	4613      	mov	r3, r2
 8003378:	005b      	lsls	r3, r3, #1
 800337a:	4413      	add	r3, r2
 800337c:	3b1e      	subs	r3, #30
 800337e:	051b      	lsls	r3, r3, #20
 8003380:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003384:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8003386:	683a      	ldr	r2, [r7, #0]
 8003388:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800338a:	4619      	mov	r1, r3
 800338c:	f7fe ffbb 	bl	8002306 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	681a      	ldr	r2, [r3, #0]
 8003394:	4b3d      	ldr	r3, [pc, #244]	@ (800348c <HAL_ADC_ConfigChannel+0x7a4>)
 8003396:	4013      	ands	r3, r2
 8003398:	2b00      	cmp	r3, #0
 800339a:	d06c      	beq.n	8003476 <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800339c:	483c      	ldr	r0, [pc, #240]	@ (8003490 <HAL_ADC_ConfigChannel+0x7a8>)
 800339e:	f7fe fefd 	bl	800219c <LL_ADC_GetCommonPathInternalCh>
 80033a2:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a3a      	ldr	r2, [pc, #232]	@ (8003494 <HAL_ADC_ConfigChannel+0x7ac>)
 80033ac:	4293      	cmp	r3, r2
 80033ae:	d127      	bne.n	8003400 <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80033b0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80033b4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d121      	bne.n	8003400 <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	4a35      	ldr	r2, [pc, #212]	@ (8003498 <HAL_ADC_ConfigChannel+0x7b0>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d157      	bne.n	8003476 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80033c6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80033ca:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80033ce:	4619      	mov	r1, r3
 80033d0:	482f      	ldr	r0, [pc, #188]	@ (8003490 <HAL_ADC_ConfigChannel+0x7a8>)
 80033d2:	f7fe fed0 	bl	8002176 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80033d6:	4b31      	ldr	r3, [pc, #196]	@ (800349c <HAL_ADC_ConfigChannel+0x7b4>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	099b      	lsrs	r3, r3, #6
 80033dc:	4a30      	ldr	r2, [pc, #192]	@ (80034a0 <HAL_ADC_ConfigChannel+0x7b8>)
 80033de:	fba2 2303 	umull	r2, r3, r2, r3
 80033e2:	099b      	lsrs	r3, r3, #6
 80033e4:	1c5a      	adds	r2, r3, #1
 80033e6:	4613      	mov	r3, r2
 80033e8:	005b      	lsls	r3, r3, #1
 80033ea:	4413      	add	r3, r2
 80033ec:	009b      	lsls	r3, r3, #2
 80033ee:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80033f0:	e002      	b.n	80033f8 <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 80033f2:	68bb      	ldr	r3, [r7, #8]
 80033f4:	3b01      	subs	r3, #1
 80033f6:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80033f8:	68bb      	ldr	r3, [r7, #8]
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d1f9      	bne.n	80033f2 <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80033fe:	e03a      	b.n	8003476 <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	4a27      	ldr	r2, [pc, #156]	@ (80034a4 <HAL_ADC_ConfigChannel+0x7bc>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d113      	bne.n	8003432 <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800340a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800340e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003412:	2b00      	cmp	r3, #0
 8003414:	d10d      	bne.n	8003432 <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a1f      	ldr	r2, [pc, #124]	@ (8003498 <HAL_ADC_ConfigChannel+0x7b0>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d12a      	bne.n	8003476 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003420:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003424:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003428:	4619      	mov	r1, r3
 800342a:	4819      	ldr	r0, [pc, #100]	@ (8003490 <HAL_ADC_ConfigChannel+0x7a8>)
 800342c:	f7fe fea3 	bl	8002176 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003430:	e021      	b.n	8003476 <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4a1c      	ldr	r2, [pc, #112]	@ (80034a8 <HAL_ADC_ConfigChannel+0x7c0>)
 8003438:	4293      	cmp	r3, r2
 800343a:	d11c      	bne.n	8003476 <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800343c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003440:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003444:	2b00      	cmp	r3, #0
 8003446:	d116      	bne.n	8003476 <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	4a12      	ldr	r2, [pc, #72]	@ (8003498 <HAL_ADC_ConfigChannel+0x7b0>)
 800344e:	4293      	cmp	r3, r2
 8003450:	d111      	bne.n	8003476 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003452:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8003456:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800345a:	4619      	mov	r1, r3
 800345c:	480c      	ldr	r0, [pc, #48]	@ (8003490 <HAL_ADC_ConfigChannel+0x7a8>)
 800345e:	f7fe fe8a 	bl	8002176 <LL_ADC_SetCommonPathInternalCh>
 8003462:	e008      	b.n	8003476 <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003468:	f043 0220 	orr.w	r2, r3, #32
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003470:	2301      	movs	r3, #1
 8003472:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2200      	movs	r2, #0
 800347a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 800347e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8003482:	4618      	mov	r0, r3
 8003484:	37d8      	adds	r7, #216	@ 0xd8
 8003486:	46bd      	mov	sp, r7
 8003488:	bd80      	pop	{r7, pc}
 800348a:	bf00      	nop
 800348c:	80080000 	.word	0x80080000
 8003490:	50040300 	.word	0x50040300
 8003494:	c7520000 	.word	0xc7520000
 8003498:	50040000 	.word	0x50040000
 800349c:	20000004 	.word	0x20000004
 80034a0:	053e2d63 	.word	0x053e2d63
 80034a4:	cb840000 	.word	0xcb840000
 80034a8:	80000001 	.word	0x80000001

080034ac <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b084      	sub	sp, #16
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80034b4:	2300      	movs	r3, #0
 80034b6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4618      	mov	r0, r3
 80034be:	f7fe ffe7 	bl	8002490 <LL_ADC_IsEnabled>
 80034c2:	4603      	mov	r3, r0
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d169      	bne.n	800359c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	689a      	ldr	r2, [r3, #8]
 80034ce:	4b36      	ldr	r3, [pc, #216]	@ (80035a8 <ADC_Enable+0xfc>)
 80034d0:	4013      	ands	r3, r2
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d00d      	beq.n	80034f2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80034da:	f043 0210 	orr.w	r2, r3, #16
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034e6:	f043 0201 	orr.w	r2, r3, #1
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	e055      	b.n	800359e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4618      	mov	r0, r3
 80034f8:	f7fe ffa2 	bl	8002440 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80034fc:	482b      	ldr	r0, [pc, #172]	@ (80035ac <ADC_Enable+0x100>)
 80034fe:	f7fe fe4d 	bl	800219c <LL_ADC_GetCommonPathInternalCh>
 8003502:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003504:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003508:	2b00      	cmp	r3, #0
 800350a:	d013      	beq.n	8003534 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800350c:	4b28      	ldr	r3, [pc, #160]	@ (80035b0 <ADC_Enable+0x104>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	099b      	lsrs	r3, r3, #6
 8003512:	4a28      	ldr	r2, [pc, #160]	@ (80035b4 <ADC_Enable+0x108>)
 8003514:	fba2 2303 	umull	r2, r3, r2, r3
 8003518:	099b      	lsrs	r3, r3, #6
 800351a:	1c5a      	adds	r2, r3, #1
 800351c:	4613      	mov	r3, r2
 800351e:	005b      	lsls	r3, r3, #1
 8003520:	4413      	add	r3, r2
 8003522:	009b      	lsls	r3, r3, #2
 8003524:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003526:	e002      	b.n	800352e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8003528:	68bb      	ldr	r3, [r7, #8]
 800352a:	3b01      	subs	r3, #1
 800352c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800352e:	68bb      	ldr	r3, [r7, #8]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d1f9      	bne.n	8003528 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003534:	f7fe fddc 	bl	80020f0 <HAL_GetTick>
 8003538:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800353a:	e028      	b.n	800358e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	4618      	mov	r0, r3
 8003542:	f7fe ffa5 	bl	8002490 <LL_ADC_IsEnabled>
 8003546:	4603      	mov	r3, r0
 8003548:	2b00      	cmp	r3, #0
 800354a:	d104      	bne.n	8003556 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4618      	mov	r0, r3
 8003552:	f7fe ff75 	bl	8002440 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003556:	f7fe fdcb 	bl	80020f0 <HAL_GetTick>
 800355a:	4602      	mov	r2, r0
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	1ad3      	subs	r3, r2, r3
 8003560:	2b02      	cmp	r3, #2
 8003562:	d914      	bls.n	800358e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f003 0301 	and.w	r3, r3, #1
 800356e:	2b01      	cmp	r3, #1
 8003570:	d00d      	beq.n	800358e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003576:	f043 0210 	orr.w	r2, r3, #16
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003582:	f043 0201 	orr.w	r2, r3, #1
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800358a:	2301      	movs	r3, #1
 800358c:	e007      	b.n	800359e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f003 0301 	and.w	r3, r3, #1
 8003598:	2b01      	cmp	r3, #1
 800359a:	d1cf      	bne.n	800353c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800359c:	2300      	movs	r3, #0
}
 800359e:	4618      	mov	r0, r3
 80035a0:	3710      	adds	r7, #16
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	bf00      	nop
 80035a8:	8000003f 	.word	0x8000003f
 80035ac:	50040300 	.word	0x50040300
 80035b0:	20000004 	.word	0x20000004
 80035b4:	053e2d63 	.word	0x053e2d63

080035b8 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80035b8:	b580      	push	{r7, lr}
 80035ba:	b084      	sub	sp, #16
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4618      	mov	r0, r3
 80035c6:	f7fe ff76 	bl	80024b6 <LL_ADC_IsDisableOngoing>
 80035ca:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4618      	mov	r0, r3
 80035d2:	f7fe ff5d 	bl	8002490 <LL_ADC_IsEnabled>
 80035d6:	4603      	mov	r3, r0
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d047      	beq.n	800366c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d144      	bne.n	800366c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	689b      	ldr	r3, [r3, #8]
 80035e8:	f003 030d 	and.w	r3, r3, #13
 80035ec:	2b01      	cmp	r3, #1
 80035ee:	d10c      	bne.n	800360a <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4618      	mov	r0, r3
 80035f6:	f7fe ff37 	bl	8002468 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	2203      	movs	r2, #3
 8003600:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003602:	f7fe fd75 	bl	80020f0 <HAL_GetTick>
 8003606:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003608:	e029      	b.n	800365e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800360e:	f043 0210 	orr.w	r2, r3, #16
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800361a:	f043 0201 	orr.w	r2, r3, #1
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8003622:	2301      	movs	r3, #1
 8003624:	e023      	b.n	800366e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003626:	f7fe fd63 	bl	80020f0 <HAL_GetTick>
 800362a:	4602      	mov	r2, r0
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	1ad3      	subs	r3, r2, r3
 8003630:	2b02      	cmp	r3, #2
 8003632:	d914      	bls.n	800365e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	689b      	ldr	r3, [r3, #8]
 800363a:	f003 0301 	and.w	r3, r3, #1
 800363e:	2b00      	cmp	r3, #0
 8003640:	d00d      	beq.n	800365e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003646:	f043 0210 	orr.w	r2, r3, #16
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003652:	f043 0201 	orr.w	r2, r3, #1
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 800365a:	2301      	movs	r3, #1
 800365c:	e007      	b.n	800366e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	689b      	ldr	r3, [r3, #8]
 8003664:	f003 0301 	and.w	r3, r3, #1
 8003668:	2b00      	cmp	r3, #0
 800366a:	d1dc      	bne.n	8003626 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800366c:	2300      	movs	r3, #0
}
 800366e:	4618      	mov	r0, r3
 8003670:	3710      	adds	r7, #16
 8003672:	46bd      	mov	sp, r7
 8003674:	bd80      	pop	{r7, pc}

08003676 <LL_ADC_StartCalibration>:
{
 8003676:	b480      	push	{r7}
 8003678:	b083      	sub	sp, #12
 800367a:	af00      	add	r7, sp, #0
 800367c:	6078      	str	r0, [r7, #4]
 800367e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	689b      	ldr	r3, [r3, #8]
 8003684:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003688:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800368c:	683a      	ldr	r2, [r7, #0]
 800368e:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003692:	4313      	orrs	r3, r2
 8003694:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	609a      	str	r2, [r3, #8]
}
 800369c:	bf00      	nop
 800369e:	370c      	adds	r7, #12
 80036a0:	46bd      	mov	sp, r7
 80036a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a6:	4770      	bx	lr

080036a8 <LL_ADC_IsCalibrationOnGoing>:
{
 80036a8:	b480      	push	{r7}
 80036aa:	b083      	sub	sp, #12
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	689b      	ldr	r3, [r3, #8]
 80036b4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80036b8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80036bc:	d101      	bne.n	80036c2 <LL_ADC_IsCalibrationOnGoing+0x1a>
 80036be:	2301      	movs	r3, #1
 80036c0:	e000      	b.n	80036c4 <LL_ADC_IsCalibrationOnGoing+0x1c>
 80036c2:	2300      	movs	r3, #0
}
 80036c4:	4618      	mov	r0, r3
 80036c6:	370c      	adds	r7, #12
 80036c8:	46bd      	mov	sp, r7
 80036ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ce:	4770      	bx	lr

080036d0 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b084      	sub	sp, #16
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
 80036d8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 80036da:	2300      	movs	r3, #0
 80036dc:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	d101      	bne.n	80036ec <HAL_ADCEx_Calibration_Start+0x1c>
 80036e8:	2302      	movs	r3, #2
 80036ea:	e04d      	b.n	8003788 <HAL_ADCEx_Calibration_Start+0xb8>
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	2201      	movs	r2, #1
 80036f0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80036f4:	6878      	ldr	r0, [r7, #4]
 80036f6:	f7ff ff5f 	bl	80035b8 <ADC_Disable>
 80036fa:	4603      	mov	r3, r0
 80036fc:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80036fe:	7bfb      	ldrb	r3, [r7, #15]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d136      	bne.n	8003772 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003708:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800370c:	f023 0302 	bic.w	r3, r3, #2
 8003710:	f043 0202 	orr.w	r2, r3, #2
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	6839      	ldr	r1, [r7, #0]
 800371e:	4618      	mov	r0, r3
 8003720:	f7ff ffa9 	bl	8003676 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003724:	e014      	b.n	8003750 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003726:	68bb      	ldr	r3, [r7, #8]
 8003728:	3301      	adds	r3, #1
 800372a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800372c:	68bb      	ldr	r3, [r7, #8]
 800372e:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8003732:	d30d      	bcc.n	8003750 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003738:	f023 0312 	bic.w	r3, r3, #18
 800373c:	f043 0210 	orr.w	r2, r3, #16
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	2200      	movs	r2, #0
 8003748:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 800374c:	2301      	movs	r3, #1
 800374e:	e01b      	b.n	8003788 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4618      	mov	r0, r3
 8003756:	f7ff ffa7 	bl	80036a8 <LL_ADC_IsCalibrationOnGoing>
 800375a:	4603      	mov	r3, r0
 800375c:	2b00      	cmp	r3, #0
 800375e:	d1e2      	bne.n	8003726 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003764:	f023 0303 	bic.w	r3, r3, #3
 8003768:	f043 0201 	orr.w	r2, r3, #1
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	655a      	str	r2, [r3, #84]	@ 0x54
 8003770:	e005      	b.n	800377e <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003776:	f043 0210 	orr.w	r2, r3, #16
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2200      	movs	r2, #0
 8003782:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8003786:	7bfb      	ldrb	r3, [r7, #15]
}
 8003788:	4618      	mov	r0, r3
 800378a:	3710      	adds	r7, #16
 800378c:	46bd      	mov	sp, r7
 800378e:	bd80      	pop	{r7, pc}

08003790 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003790:	b480      	push	{r7}
 8003792:	b083      	sub	sp, #12
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003798:	bf00      	nop
 800379a:	370c      	adds	r7, #12
 800379c:	46bd      	mov	sp, r7
 800379e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a2:	4770      	bx	lr

080037a4 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 80037a4:	b480      	push	{r7}
 80037a6:	b083      	sub	sp, #12
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 80037ac:	bf00      	nop
 80037ae:	370c      	adds	r7, #12
 80037b0:	46bd      	mov	sp, r7
 80037b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037b6:	4770      	bx	lr

080037b8 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b083      	sub	sp, #12
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80037c0:	bf00      	nop
 80037c2:	370c      	adds	r7, #12
 80037c4:	46bd      	mov	sp, r7
 80037c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ca:	4770      	bx	lr

080037cc <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80037cc:	b480      	push	{r7}
 80037ce:	b083      	sub	sp, #12
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80037d4:	bf00      	nop
 80037d6:	370c      	adds	r7, #12
 80037d8:	46bd      	mov	sp, r7
 80037da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037de:	4770      	bx	lr

080037e0 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80037e0:	b480      	push	{r7}
 80037e2:	b083      	sub	sp, #12
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80037e8:	bf00      	nop
 80037ea:	370c      	adds	r7, #12
 80037ec:	46bd      	mov	sp, r7
 80037ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f2:	4770      	bx	lr

080037f4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b084      	sub	sp, #16
 80037f8:	af00      	add	r7, sp, #0
 80037fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d101      	bne.n	8003806 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003802:	2301      	movs	r3, #1
 8003804:	e0ed      	b.n	80039e2 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	f893 3020 	ldrb.w	r3, [r3, #32]
 800380c:	b2db      	uxtb	r3, r3
 800380e:	2b00      	cmp	r3, #0
 8003810:	d102      	bne.n	8003818 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003812:	6878      	ldr	r0, [r7, #4]
 8003814:	f7fe f950 	bl	8001ab8 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	681a      	ldr	r2, [r3, #0]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	f042 0201 	orr.w	r2, r2, #1
 8003826:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003828:	f7fe fc62 	bl	80020f0 <HAL_GetTick>
 800382c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800382e:	e012      	b.n	8003856 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003830:	f7fe fc5e 	bl	80020f0 <HAL_GetTick>
 8003834:	4602      	mov	r2, r0
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	1ad3      	subs	r3, r2, r3
 800383a:	2b0a      	cmp	r3, #10
 800383c:	d90b      	bls.n	8003856 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003842:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2205      	movs	r2, #5
 800384e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	e0c5      	b.n	80039e2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	685b      	ldr	r3, [r3, #4]
 800385c:	f003 0301 	and.w	r3, r3, #1
 8003860:	2b00      	cmp	r3, #0
 8003862:	d0e5      	beq.n	8003830 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f022 0202 	bic.w	r2, r2, #2
 8003872:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003874:	f7fe fc3c 	bl	80020f0 <HAL_GetTick>
 8003878:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800387a:	e012      	b.n	80038a2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800387c:	f7fe fc38 	bl	80020f0 <HAL_GetTick>
 8003880:	4602      	mov	r2, r0
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	1ad3      	subs	r3, r2, r3
 8003886:	2b0a      	cmp	r3, #10
 8003888:	d90b      	bls.n	80038a2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800388e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2205      	movs	r2, #5
 800389a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800389e:	2301      	movs	r3, #1
 80038a0:	e09f      	b.n	80039e2 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	f003 0302 	and.w	r3, r3, #2
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d1e5      	bne.n	800387c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	7e1b      	ldrb	r3, [r3, #24]
 80038b4:	2b01      	cmp	r3, #1
 80038b6:	d108      	bne.n	80038ca <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	681a      	ldr	r2, [r3, #0]
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80038c6:	601a      	str	r2, [r3, #0]
 80038c8:	e007      	b.n	80038da <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	681a      	ldr	r2, [r3, #0]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80038d8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	7e5b      	ldrb	r3, [r3, #25]
 80038de:	2b01      	cmp	r3, #1
 80038e0:	d108      	bne.n	80038f4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	681a      	ldr	r2, [r3, #0]
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80038f0:	601a      	str	r2, [r3, #0]
 80038f2:	e007      	b.n	8003904 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003902:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	7e9b      	ldrb	r3, [r3, #26]
 8003908:	2b01      	cmp	r3, #1
 800390a:	d108      	bne.n	800391e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	681a      	ldr	r2, [r3, #0]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f042 0220 	orr.w	r2, r2, #32
 800391a:	601a      	str	r2, [r3, #0]
 800391c:	e007      	b.n	800392e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f022 0220 	bic.w	r2, r2, #32
 800392c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	7edb      	ldrb	r3, [r3, #27]
 8003932:	2b01      	cmp	r3, #1
 8003934:	d108      	bne.n	8003948 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	681a      	ldr	r2, [r3, #0]
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f022 0210 	bic.w	r2, r2, #16
 8003944:	601a      	str	r2, [r3, #0]
 8003946:	e007      	b.n	8003958 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	681a      	ldr	r2, [r3, #0]
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f042 0210 	orr.w	r2, r2, #16
 8003956:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	7f1b      	ldrb	r3, [r3, #28]
 800395c:	2b01      	cmp	r3, #1
 800395e:	d108      	bne.n	8003972 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	681a      	ldr	r2, [r3, #0]
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f042 0208 	orr.w	r2, r2, #8
 800396e:	601a      	str	r2, [r3, #0]
 8003970:	e007      	b.n	8003982 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	681a      	ldr	r2, [r3, #0]
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f022 0208 	bic.w	r2, r2, #8
 8003980:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	7f5b      	ldrb	r3, [r3, #29]
 8003986:	2b01      	cmp	r3, #1
 8003988:	d108      	bne.n	800399c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	681a      	ldr	r2, [r3, #0]
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f042 0204 	orr.w	r2, r2, #4
 8003998:	601a      	str	r2, [r3, #0]
 800399a:	e007      	b.n	80039ac <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	681a      	ldr	r2, [r3, #0]
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f022 0204 	bic.w	r2, r2, #4
 80039aa:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	689a      	ldr	r2, [r3, #8]
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	68db      	ldr	r3, [r3, #12]
 80039b4:	431a      	orrs	r2, r3
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	691b      	ldr	r3, [r3, #16]
 80039ba:	431a      	orrs	r2, r3
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	695b      	ldr	r3, [r3, #20]
 80039c0:	ea42 0103 	orr.w	r1, r2, r3
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	1e5a      	subs	r2, r3, #1
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	430a      	orrs	r2, r1
 80039d0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2200      	movs	r2, #0
 80039d6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	2201      	movs	r2, #1
 80039dc:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80039e0:	2300      	movs	r3, #0
}
 80039e2:	4618      	mov	r0, r3
 80039e4:	3710      	adds	r7, #16
 80039e6:	46bd      	mov	sp, r7
 80039e8:	bd80      	pop	{r7, pc}

080039ea <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80039ea:	b480      	push	{r7}
 80039ec:	b087      	sub	sp, #28
 80039ee:	af00      	add	r7, sp, #0
 80039f0:	6078      	str	r0, [r7, #4]
 80039f2:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003a00:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8003a02:	7cfb      	ldrb	r3, [r7, #19]
 8003a04:	2b01      	cmp	r3, #1
 8003a06:	d003      	beq.n	8003a10 <HAL_CAN_ConfigFilter+0x26>
 8003a08:	7cfb      	ldrb	r3, [r7, #19]
 8003a0a:	2b02      	cmp	r3, #2
 8003a0c:	f040 80aa 	bne.w	8003b64 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003a10:	697b      	ldr	r3, [r7, #20]
 8003a12:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003a16:	f043 0201 	orr.w	r2, r3, #1
 8003a1a:	697b      	ldr	r3, [r7, #20]
 8003a1c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	695b      	ldr	r3, [r3, #20]
 8003a24:	f003 031f 	and.w	r3, r3, #31
 8003a28:	2201      	movs	r2, #1
 8003a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a2e:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	43db      	mvns	r3, r3
 8003a3a:	401a      	ands	r2, r3
 8003a3c:	697b      	ldr	r3, [r7, #20]
 8003a3e:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	69db      	ldr	r3, [r3, #28]
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d123      	bne.n	8003a92 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	43db      	mvns	r3, r3
 8003a54:	401a      	ands	r2, r3
 8003a56:	697b      	ldr	r3, [r7, #20]
 8003a58:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	68db      	ldr	r3, [r3, #12]
 8003a60:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003a68:	683a      	ldr	r2, [r7, #0]
 8003a6a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003a6c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	3248      	adds	r2, #72	@ 0x48
 8003a72:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	689b      	ldr	r3, [r3, #8]
 8003a7a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003a82:	683b      	ldr	r3, [r7, #0]
 8003a84:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003a86:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003a88:	6979      	ldr	r1, [r7, #20]
 8003a8a:	3348      	adds	r3, #72	@ 0x48
 8003a8c:	00db      	lsls	r3, r3, #3
 8003a8e:	440b      	add	r3, r1
 8003a90:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	69db      	ldr	r3, [r3, #28]
 8003a96:	2b01      	cmp	r3, #1
 8003a98:	d122      	bne.n	8003ae0 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003a9a:	697b      	ldr	r3, [r7, #20]
 8003a9c:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	431a      	orrs	r2, r3
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003ab6:	683a      	ldr	r2, [r7, #0]
 8003ab8:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003aba:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003abc:	697b      	ldr	r3, [r7, #20]
 8003abe:	3248      	adds	r2, #72	@ 0x48
 8003ac0:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	689b      	ldr	r3, [r3, #8]
 8003ac8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	68db      	ldr	r3, [r3, #12]
 8003ace:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003ad0:	683b      	ldr	r3, [r7, #0]
 8003ad2:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003ad4:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003ad6:	6979      	ldr	r1, [r7, #20]
 8003ad8:	3348      	adds	r3, #72	@ 0x48
 8003ada:	00db      	lsls	r3, r3, #3
 8003adc:	440b      	add	r3, r1
 8003ade:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	699b      	ldr	r3, [r3, #24]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d109      	bne.n	8003afc <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	43db      	mvns	r3, r3
 8003af2:	401a      	ands	r2, r3
 8003af4:	697b      	ldr	r3, [r7, #20]
 8003af6:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8003afa:	e007      	b.n	8003b0c <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	431a      	orrs	r2, r3
 8003b06:	697b      	ldr	r3, [r7, #20]
 8003b08:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	691b      	ldr	r3, [r3, #16]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d109      	bne.n	8003b28 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	43db      	mvns	r3, r3
 8003b1e:	401a      	ands	r2, r3
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 8003b26:	e007      	b.n	8003b38 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	431a      	orrs	r2, r3
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	6a1b      	ldr	r3, [r3, #32]
 8003b3c:	2b01      	cmp	r3, #1
 8003b3e:	d107      	bne.n	8003b50 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003b40:	697b      	ldr	r3, [r7, #20]
 8003b42:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	431a      	orrs	r2, r3
 8003b4a:	697b      	ldr	r3, [r7, #20]
 8003b4c:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8003b56:	f023 0201 	bic.w	r2, r3, #1
 8003b5a:	697b      	ldr	r3, [r7, #20]
 8003b5c:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8003b60:	2300      	movs	r3, #0
 8003b62:	e006      	b.n	8003b72 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b68:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003b70:	2301      	movs	r3, #1
  }
}
 8003b72:	4618      	mov	r0, r3
 8003b74:	371c      	adds	r7, #28
 8003b76:	46bd      	mov	sp, r7
 8003b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7c:	4770      	bx	lr

08003b7e <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003b7e:	b580      	push	{r7, lr}
 8003b80:	b084      	sub	sp, #16
 8003b82:	af00      	add	r7, sp, #0
 8003b84:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003b8c:	b2db      	uxtb	r3, r3
 8003b8e:	2b01      	cmp	r3, #1
 8003b90:	d12e      	bne.n	8003bf0 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2202      	movs	r2, #2
 8003b96:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	681a      	ldr	r2, [r3, #0]
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	f022 0201 	bic.w	r2, r2, #1
 8003ba8:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003baa:	f7fe faa1 	bl	80020f0 <HAL_GetTick>
 8003bae:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003bb0:	e012      	b.n	8003bd8 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003bb2:	f7fe fa9d 	bl	80020f0 <HAL_GetTick>
 8003bb6:	4602      	mov	r2, r0
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	1ad3      	subs	r3, r2, r3
 8003bbc:	2b0a      	cmp	r3, #10
 8003bbe:	d90b      	bls.n	8003bd8 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bc4:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2205      	movs	r2, #5
 8003bd0:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	e012      	b.n	8003bfe <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	685b      	ldr	r3, [r3, #4]
 8003bde:	f003 0301 	and.w	r3, r3, #1
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d1e5      	bne.n	8003bb2 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2200      	movs	r2, #0
 8003bea:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8003bec:	2300      	movs	r3, #0
 8003bee:	e006      	b.n	8003bfe <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bf4:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003bfc:	2301      	movs	r3, #1
  }
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	3710      	adds	r7, #16
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}

08003c06 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003c06:	b480      	push	{r7}
 8003c08:	b087      	sub	sp, #28
 8003c0a:	af00      	add	r7, sp, #0
 8003c0c:	60f8      	str	r0, [r7, #12]
 8003c0e:	60b9      	str	r1, [r7, #8]
 8003c10:	607a      	str	r2, [r7, #4]
 8003c12:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c1a:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003c1c:	7dfb      	ldrb	r3, [r7, #23]
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	d003      	beq.n	8003c2a <HAL_CAN_GetRxMessage+0x24>
 8003c22:	7dfb      	ldrb	r3, [r7, #23]
 8003c24:	2b02      	cmp	r3, #2
 8003c26:	f040 8103 	bne.w	8003e30 <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003c2a:	68bb      	ldr	r3, [r7, #8]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d10e      	bne.n	8003c4e <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	68db      	ldr	r3, [r3, #12]
 8003c36:	f003 0303 	and.w	r3, r3, #3
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d116      	bne.n	8003c6c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c42:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8003c4a:	2301      	movs	r3, #1
 8003c4c:	e0f7      	b.n	8003e3e <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	691b      	ldr	r3, [r3, #16]
 8003c54:	f003 0303 	and.w	r3, r3, #3
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d107      	bne.n	8003c6c <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c60:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8003c68:	2301      	movs	r3, #1
 8003c6a:	e0e8      	b.n	8003e3e <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681a      	ldr	r2, [r3, #0]
 8003c70:	68bb      	ldr	r3, [r7, #8]
 8003c72:	331b      	adds	r3, #27
 8003c74:	011b      	lsls	r3, r3, #4
 8003c76:	4413      	add	r3, r2
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f003 0204 	and.w	r2, r3, #4
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	689b      	ldr	r3, [r3, #8]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d10c      	bne.n	8003ca4 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681a      	ldr	r2, [r3, #0]
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	331b      	adds	r3, #27
 8003c92:	011b      	lsls	r3, r3, #4
 8003c94:	4413      	add	r3, r2
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	0d5b      	lsrs	r3, r3, #21
 8003c9a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	601a      	str	r2, [r3, #0]
 8003ca2:	e00b      	b.n	8003cbc <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681a      	ldr	r2, [r3, #0]
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	331b      	adds	r3, #27
 8003cac:	011b      	lsls	r3, r3, #4
 8003cae:	4413      	add	r3, r2
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	08db      	lsrs	r3, r3, #3
 8003cb4:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	681a      	ldr	r2, [r3, #0]
 8003cc0:	68bb      	ldr	r3, [r7, #8]
 8003cc2:	331b      	adds	r3, #27
 8003cc4:	011b      	lsls	r3, r3, #4
 8003cc6:	4413      	add	r3, r2
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	f003 0202 	and.w	r2, r3, #2
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681a      	ldr	r2, [r3, #0]
 8003cd6:	68bb      	ldr	r3, [r7, #8]
 8003cd8:	331b      	adds	r3, #27
 8003cda:	011b      	lsls	r3, r3, #4
 8003cdc:	4413      	add	r3, r2
 8003cde:	3304      	adds	r3, #4
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f003 0308 	and.w	r3, r3, #8
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d003      	beq.n	8003cf2 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2208      	movs	r2, #8
 8003cee:	611a      	str	r2, [r3, #16]
 8003cf0:	e00b      	b.n	8003d0a <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681a      	ldr	r2, [r3, #0]
 8003cf6:	68bb      	ldr	r3, [r7, #8]
 8003cf8:	331b      	adds	r3, #27
 8003cfa:	011b      	lsls	r3, r3, #4
 8003cfc:	4413      	add	r3, r2
 8003cfe:	3304      	adds	r3, #4
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f003 020f 	and.w	r2, r3, #15
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681a      	ldr	r2, [r3, #0]
 8003d0e:	68bb      	ldr	r3, [r7, #8]
 8003d10:	331b      	adds	r3, #27
 8003d12:	011b      	lsls	r3, r3, #4
 8003d14:	4413      	add	r3, r2
 8003d16:	3304      	adds	r3, #4
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	0a1b      	lsrs	r3, r3, #8
 8003d1c:	b2da      	uxtb	r2, r3
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681a      	ldr	r2, [r3, #0]
 8003d26:	68bb      	ldr	r3, [r7, #8]
 8003d28:	331b      	adds	r3, #27
 8003d2a:	011b      	lsls	r3, r3, #4
 8003d2c:	4413      	add	r3, r2
 8003d2e:	3304      	adds	r3, #4
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	0c1b      	lsrs	r3, r3, #16
 8003d34:	b29a      	uxth	r2, r3
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681a      	ldr	r2, [r3, #0]
 8003d3e:	68bb      	ldr	r3, [r7, #8]
 8003d40:	011b      	lsls	r3, r3, #4
 8003d42:	4413      	add	r3, r2
 8003d44:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	b2da      	uxtb	r2, r3
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681a      	ldr	r2, [r3, #0]
 8003d54:	68bb      	ldr	r3, [r7, #8]
 8003d56:	011b      	lsls	r3, r3, #4
 8003d58:	4413      	add	r3, r2
 8003d5a:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	0a1a      	lsrs	r2, r3, #8
 8003d62:	683b      	ldr	r3, [r7, #0]
 8003d64:	3301      	adds	r3, #1
 8003d66:	b2d2      	uxtb	r2, r2
 8003d68:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681a      	ldr	r2, [r3, #0]
 8003d6e:	68bb      	ldr	r3, [r7, #8]
 8003d70:	011b      	lsls	r3, r3, #4
 8003d72:	4413      	add	r3, r2
 8003d74:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	0c1a      	lsrs	r2, r3, #16
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	3302      	adds	r3, #2
 8003d80:	b2d2      	uxtb	r2, r2
 8003d82:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681a      	ldr	r2, [r3, #0]
 8003d88:	68bb      	ldr	r3, [r7, #8]
 8003d8a:	011b      	lsls	r3, r3, #4
 8003d8c:	4413      	add	r3, r2
 8003d8e:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	0e1a      	lsrs	r2, r3, #24
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	3303      	adds	r3, #3
 8003d9a:	b2d2      	uxtb	r2, r2
 8003d9c:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681a      	ldr	r2, [r3, #0]
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	011b      	lsls	r3, r3, #4
 8003da6:	4413      	add	r3, r2
 8003da8:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003dac:	681a      	ldr	r2, [r3, #0]
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	3304      	adds	r3, #4
 8003db2:	b2d2      	uxtb	r2, r2
 8003db4:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	681a      	ldr	r2, [r3, #0]
 8003dba:	68bb      	ldr	r3, [r7, #8]
 8003dbc:	011b      	lsls	r3, r3, #4
 8003dbe:	4413      	add	r3, r2
 8003dc0:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	0a1a      	lsrs	r2, r3, #8
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	3305      	adds	r3, #5
 8003dcc:	b2d2      	uxtb	r2, r2
 8003dce:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681a      	ldr	r2, [r3, #0]
 8003dd4:	68bb      	ldr	r3, [r7, #8]
 8003dd6:	011b      	lsls	r3, r3, #4
 8003dd8:	4413      	add	r3, r2
 8003dda:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	0c1a      	lsrs	r2, r3, #16
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	3306      	adds	r3, #6
 8003de6:	b2d2      	uxtb	r2, r2
 8003de8:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681a      	ldr	r2, [r3, #0]
 8003dee:	68bb      	ldr	r3, [r7, #8]
 8003df0:	011b      	lsls	r3, r3, #4
 8003df2:	4413      	add	r3, r2
 8003df4:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	0e1a      	lsrs	r2, r3, #24
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	3307      	adds	r3, #7
 8003e00:	b2d2      	uxtb	r2, r2
 8003e02:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d108      	bne.n	8003e1c <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	68da      	ldr	r2, [r3, #12]
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	f042 0220 	orr.w	r2, r2, #32
 8003e18:	60da      	str	r2, [r3, #12]
 8003e1a:	e007      	b.n	8003e2c <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	691a      	ldr	r2, [r3, #16]
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f042 0220 	orr.w	r2, r2, #32
 8003e2a:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	e006      	b.n	8003e3e <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e34:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003e3c:	2301      	movs	r3, #1
  }
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	371c      	adds	r7, #28
 8003e42:	46bd      	mov	sp, r7
 8003e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e48:	4770      	bx	lr

08003e4a <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8003e4a:	b480      	push	{r7}
 8003e4c:	b085      	sub	sp, #20
 8003e4e:	af00      	add	r7, sp, #0
 8003e50:	6078      	str	r0, [r7, #4]
 8003e52:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003e5a:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8003e5c:	7bfb      	ldrb	r3, [r7, #15]
 8003e5e:	2b01      	cmp	r3, #1
 8003e60:	d002      	beq.n	8003e68 <HAL_CAN_ActivateNotification+0x1e>
 8003e62:	7bfb      	ldrb	r3, [r7, #15]
 8003e64:	2b02      	cmp	r3, #2
 8003e66:	d109      	bne.n	8003e7c <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	6959      	ldr	r1, [r3, #20]
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	683a      	ldr	r2, [r7, #0]
 8003e74:	430a      	orrs	r2, r1
 8003e76:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8003e78:	2300      	movs	r3, #0
 8003e7a:	e006      	b.n	8003e8a <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e80:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8003e88:	2301      	movs	r3, #1
  }
}
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	3714      	adds	r7, #20
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e94:	4770      	bx	lr

08003e96 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8003e96:	b580      	push	{r7, lr}
 8003e98:	b08a      	sub	sp, #40	@ 0x28
 8003e9a:	af00      	add	r7, sp, #0
 8003e9c:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	695b      	ldr	r3, [r3, #20]
 8003ea8:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	689b      	ldr	r3, [r3, #8]
 8003eb8:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	68db      	ldr	r3, [r3, #12]
 8003ec0:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	691b      	ldr	r3, [r3, #16]
 8003ec8:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	699b      	ldr	r3, [r3, #24]
 8003ed0:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8003ed2:	6a3b      	ldr	r3, [r7, #32]
 8003ed4:	f003 0301 	and.w	r3, r3, #1
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d07c      	beq.n	8003fd6 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8003edc:	69bb      	ldr	r3, [r7, #24]
 8003ede:	f003 0301 	and.w	r3, r3, #1
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d023      	beq.n	8003f2e <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	2201      	movs	r2, #1
 8003eec:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8003eee:	69bb      	ldr	r3, [r7, #24]
 8003ef0:	f003 0302 	and.w	r3, r3, #2
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d003      	beq.n	8003f00 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8003ef8:	6878      	ldr	r0, [r7, #4]
 8003efa:	f000 f983 	bl	8004204 <HAL_CAN_TxMailbox0CompleteCallback>
 8003efe:	e016      	b.n	8003f2e <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8003f00:	69bb      	ldr	r3, [r7, #24]
 8003f02:	f003 0304 	and.w	r3, r3, #4
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d004      	beq.n	8003f14 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8003f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f0c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003f10:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f12:	e00c      	b.n	8003f2e <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8003f14:	69bb      	ldr	r3, [r7, #24]
 8003f16:	f003 0308 	and.w	r3, r3, #8
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d004      	beq.n	8003f28 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003f1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f20:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003f24:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f26:	e002      	b.n	8003f2e <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8003f28:	6878      	ldr	r0, [r7, #4]
 8003f2a:	f000 f989 	bl	8004240 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003f2e:	69bb      	ldr	r3, [r7, #24]
 8003f30:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d024      	beq.n	8003f82 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003f40:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003f42:	69bb      	ldr	r3, [r7, #24]
 8003f44:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d003      	beq.n	8003f54 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003f4c:	6878      	ldr	r0, [r7, #4]
 8003f4e:	f000 f963 	bl	8004218 <HAL_CAN_TxMailbox1CompleteCallback>
 8003f52:	e016      	b.n	8003f82 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003f54:	69bb      	ldr	r3, [r7, #24]
 8003f56:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d004      	beq.n	8003f68 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f60:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003f64:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f66:	e00c      	b.n	8003f82 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8003f68:	69bb      	ldr	r3, [r7, #24]
 8003f6a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d004      	beq.n	8003f7c <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f74:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f78:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f7a:	e002      	b.n	8003f82 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003f7c:	6878      	ldr	r0, [r7, #4]
 8003f7e:	f000 f969 	bl	8004254 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003f82:	69bb      	ldr	r3, [r7, #24]
 8003f84:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d024      	beq.n	8003fd6 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003f94:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8003f96:	69bb      	ldr	r3, [r7, #24]
 8003f98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d003      	beq.n	8003fa8 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003fa0:	6878      	ldr	r0, [r7, #4]
 8003fa2:	f000 f943 	bl	800422c <HAL_CAN_TxMailbox2CompleteCallback>
 8003fa6:	e016      	b.n	8003fd6 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8003fa8:	69bb      	ldr	r3, [r7, #24]
 8003faa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d004      	beq.n	8003fbc <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fb4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003fb8:	627b      	str	r3, [r7, #36]	@ 0x24
 8003fba:	e00c      	b.n	8003fd6 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8003fbc:	69bb      	ldr	r3, [r7, #24]
 8003fbe:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d004      	beq.n	8003fd0 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8003fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fcc:	627b      	str	r3, [r7, #36]	@ 0x24
 8003fce:	e002      	b.n	8003fd6 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8003fd0:	6878      	ldr	r0, [r7, #4]
 8003fd2:	f000 f949 	bl	8004268 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8003fd6:	6a3b      	ldr	r3, [r7, #32]
 8003fd8:	f003 0308 	and.w	r3, r3, #8
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d00c      	beq.n	8003ffa <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8003fe0:	697b      	ldr	r3, [r7, #20]
 8003fe2:	f003 0310 	and.w	r3, r3, #16
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d007      	beq.n	8003ffa <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8003fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fec:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003ff0:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	2210      	movs	r2, #16
 8003ff8:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8003ffa:	6a3b      	ldr	r3, [r7, #32]
 8003ffc:	f003 0304 	and.w	r3, r3, #4
 8004000:	2b00      	cmp	r3, #0
 8004002:	d00b      	beq.n	800401c <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8004004:	697b      	ldr	r3, [r7, #20]
 8004006:	f003 0308 	and.w	r3, r3, #8
 800400a:	2b00      	cmp	r3, #0
 800400c:	d006      	beq.n	800401c <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	2208      	movs	r2, #8
 8004014:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8004016:	6878      	ldr	r0, [r7, #4]
 8004018:	f000 f930 	bl	800427c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800401c:	6a3b      	ldr	r3, [r7, #32]
 800401e:	f003 0302 	and.w	r3, r3, #2
 8004022:	2b00      	cmp	r3, #0
 8004024:	d009      	beq.n	800403a <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	68db      	ldr	r3, [r3, #12]
 800402c:	f003 0303 	and.w	r3, r3, #3
 8004030:	2b00      	cmp	r3, #0
 8004032:	d002      	beq.n	800403a <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8004034:	6878      	ldr	r0, [r7, #4]
 8004036:	f7fd f809 	bl	800104c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800403a:	6a3b      	ldr	r3, [r7, #32]
 800403c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004040:	2b00      	cmp	r3, #0
 8004042:	d00c      	beq.n	800405e <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8004044:	693b      	ldr	r3, [r7, #16]
 8004046:	f003 0310 	and.w	r3, r3, #16
 800404a:	2b00      	cmp	r3, #0
 800404c:	d007      	beq.n	800405e <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800404e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004050:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004054:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	2210      	movs	r2, #16
 800405c:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800405e:	6a3b      	ldr	r3, [r7, #32]
 8004060:	f003 0320 	and.w	r3, r3, #32
 8004064:	2b00      	cmp	r3, #0
 8004066:	d00b      	beq.n	8004080 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004068:	693b      	ldr	r3, [r7, #16]
 800406a:	f003 0308 	and.w	r3, r3, #8
 800406e:	2b00      	cmp	r3, #0
 8004070:	d006      	beq.n	8004080 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	2208      	movs	r2, #8
 8004078:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f000 f912 	bl	80042a4 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004080:	6a3b      	ldr	r3, [r7, #32]
 8004082:	f003 0310 	and.w	r3, r3, #16
 8004086:	2b00      	cmp	r3, #0
 8004088:	d009      	beq.n	800409e <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	691b      	ldr	r3, [r3, #16]
 8004090:	f003 0303 	and.w	r3, r3, #3
 8004094:	2b00      	cmp	r3, #0
 8004096:	d002      	beq.n	800409e <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8004098:	6878      	ldr	r0, [r7, #4]
 800409a:	f000 f8f9 	bl	8004290 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 800409e:	6a3b      	ldr	r3, [r7, #32]
 80040a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d00b      	beq.n	80040c0 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80040a8:	69fb      	ldr	r3, [r7, #28]
 80040aa:	f003 0310 	and.w	r3, r3, #16
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d006      	beq.n	80040c0 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	2210      	movs	r2, #16
 80040b8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	f000 f8fc 	bl	80042b8 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80040c0:	6a3b      	ldr	r3, [r7, #32]
 80040c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d00b      	beq.n	80040e2 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80040ca:	69fb      	ldr	r3, [r7, #28]
 80040cc:	f003 0308 	and.w	r3, r3, #8
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d006      	beq.n	80040e2 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	2208      	movs	r2, #8
 80040da:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80040dc:	6878      	ldr	r0, [r7, #4]
 80040de:	f000 f8f5 	bl	80042cc <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80040e2:	6a3b      	ldr	r3, [r7, #32]
 80040e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d07b      	beq.n	80041e4 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80040ec:	69fb      	ldr	r3, [r7, #28]
 80040ee:	f003 0304 	and.w	r3, r3, #4
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d072      	beq.n	80041dc <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80040f6:	6a3b      	ldr	r3, [r7, #32]
 80040f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d008      	beq.n	8004112 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004106:	2b00      	cmp	r3, #0
 8004108:	d003      	beq.n	8004112 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800410a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800410c:	f043 0301 	orr.w	r3, r3, #1
 8004110:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004112:	6a3b      	ldr	r3, [r7, #32]
 8004114:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004118:	2b00      	cmp	r3, #0
 800411a:	d008      	beq.n	800412e <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004122:	2b00      	cmp	r3, #0
 8004124:	d003      	beq.n	800412e <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8004126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004128:	f043 0302 	orr.w	r3, r3, #2
 800412c:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800412e:	6a3b      	ldr	r3, [r7, #32]
 8004130:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004134:	2b00      	cmp	r3, #0
 8004136:	d008      	beq.n	800414a <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800413e:	2b00      	cmp	r3, #0
 8004140:	d003      	beq.n	800414a <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8004142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004144:	f043 0304 	orr.w	r3, r3, #4
 8004148:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800414a:	6a3b      	ldr	r3, [r7, #32]
 800414c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004150:	2b00      	cmp	r3, #0
 8004152:	d043      	beq.n	80041dc <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800415a:	2b00      	cmp	r3, #0
 800415c:	d03e      	beq.n	80041dc <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8004164:	2b60      	cmp	r3, #96	@ 0x60
 8004166:	d02b      	beq.n	80041c0 <HAL_CAN_IRQHandler+0x32a>
 8004168:	2b60      	cmp	r3, #96	@ 0x60
 800416a:	d82e      	bhi.n	80041ca <HAL_CAN_IRQHandler+0x334>
 800416c:	2b50      	cmp	r3, #80	@ 0x50
 800416e:	d022      	beq.n	80041b6 <HAL_CAN_IRQHandler+0x320>
 8004170:	2b50      	cmp	r3, #80	@ 0x50
 8004172:	d82a      	bhi.n	80041ca <HAL_CAN_IRQHandler+0x334>
 8004174:	2b40      	cmp	r3, #64	@ 0x40
 8004176:	d019      	beq.n	80041ac <HAL_CAN_IRQHandler+0x316>
 8004178:	2b40      	cmp	r3, #64	@ 0x40
 800417a:	d826      	bhi.n	80041ca <HAL_CAN_IRQHandler+0x334>
 800417c:	2b30      	cmp	r3, #48	@ 0x30
 800417e:	d010      	beq.n	80041a2 <HAL_CAN_IRQHandler+0x30c>
 8004180:	2b30      	cmp	r3, #48	@ 0x30
 8004182:	d822      	bhi.n	80041ca <HAL_CAN_IRQHandler+0x334>
 8004184:	2b10      	cmp	r3, #16
 8004186:	d002      	beq.n	800418e <HAL_CAN_IRQHandler+0x2f8>
 8004188:	2b20      	cmp	r3, #32
 800418a:	d005      	beq.n	8004198 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 800418c:	e01d      	b.n	80041ca <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 800418e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004190:	f043 0308 	orr.w	r3, r3, #8
 8004194:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8004196:	e019      	b.n	80041cc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8004198:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800419a:	f043 0310 	orr.w	r3, r3, #16
 800419e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80041a0:	e014      	b.n	80041cc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80041a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041a4:	f043 0320 	orr.w	r3, r3, #32
 80041a8:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80041aa:	e00f      	b.n	80041cc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80041ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80041b2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80041b4:	e00a      	b.n	80041cc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80041b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80041bc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80041be:	e005      	b.n	80041cc <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80041c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041c2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80041c6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80041c8:	e000      	b.n	80041cc <HAL_CAN_IRQHandler+0x336>
            break;
 80041ca:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	699a      	ldr	r2, [r3, #24]
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 80041da:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	2204      	movs	r2, #4
 80041e2:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80041e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d008      	beq.n	80041fc <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80041ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041f0:	431a      	orrs	r2, r3
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80041f6:	6878      	ldr	r0, [r7, #4]
 80041f8:	f000 f872 	bl	80042e0 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80041fc:	bf00      	nop
 80041fe:	3728      	adds	r7, #40	@ 0x28
 8004200:	46bd      	mov	sp, r7
 8004202:	bd80      	pop	{r7, pc}

08004204 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004204:	b480      	push	{r7}
 8004206:	b083      	sub	sp, #12
 8004208:	af00      	add	r7, sp, #0
 800420a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 800420c:	bf00      	nop
 800420e:	370c      	adds	r7, #12
 8004210:	46bd      	mov	sp, r7
 8004212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004216:	4770      	bx	lr

08004218 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004218:	b480      	push	{r7}
 800421a:	b083      	sub	sp, #12
 800421c:	af00      	add	r7, sp, #0
 800421e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8004220:	bf00      	nop
 8004222:	370c      	adds	r7, #12
 8004224:	46bd      	mov	sp, r7
 8004226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422a:	4770      	bx	lr

0800422c <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800422c:	b480      	push	{r7}
 800422e:	b083      	sub	sp, #12
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8004234:	bf00      	nop
 8004236:	370c      	adds	r7, #12
 8004238:	46bd      	mov	sp, r7
 800423a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423e:	4770      	bx	lr

08004240 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004240:	b480      	push	{r7}
 8004242:	b083      	sub	sp, #12
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004248:	bf00      	nop
 800424a:	370c      	adds	r7, #12
 800424c:	46bd      	mov	sp, r7
 800424e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004252:	4770      	bx	lr

08004254 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004254:	b480      	push	{r7}
 8004256:	b083      	sub	sp, #12
 8004258:	af00      	add	r7, sp, #0
 800425a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 800425c:	bf00      	nop
 800425e:	370c      	adds	r7, #12
 8004260:	46bd      	mov	sp, r7
 8004262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004266:	4770      	bx	lr

08004268 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004268:	b480      	push	{r7}
 800426a:	b083      	sub	sp, #12
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8004270:	bf00      	nop
 8004272:	370c      	adds	r7, #12
 8004274:	46bd      	mov	sp, r7
 8004276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427a:	4770      	bx	lr

0800427c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800427c:	b480      	push	{r7}
 800427e:	b083      	sub	sp, #12
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8004284:	bf00      	nop
 8004286:	370c      	adds	r7, #12
 8004288:	46bd      	mov	sp, r7
 800428a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428e:	4770      	bx	lr

08004290 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004290:	b480      	push	{r7}
 8004292:	b083      	sub	sp, #12
 8004294:	af00      	add	r7, sp, #0
 8004296:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8004298:	bf00      	nop
 800429a:	370c      	adds	r7, #12
 800429c:	46bd      	mov	sp, r7
 800429e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a2:	4770      	bx	lr

080042a4 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b083      	sub	sp, #12
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80042ac:	bf00      	nop
 80042ae:	370c      	adds	r7, #12
 80042b0:	46bd      	mov	sp, r7
 80042b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b6:	4770      	bx	lr

080042b8 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80042b8:	b480      	push	{r7}
 80042ba:	b083      	sub	sp, #12
 80042bc:	af00      	add	r7, sp, #0
 80042be:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80042c0:	bf00      	nop
 80042c2:	370c      	adds	r7, #12
 80042c4:	46bd      	mov	sp, r7
 80042c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ca:	4770      	bx	lr

080042cc <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80042cc:	b480      	push	{r7}
 80042ce:	b083      	sub	sp, #12
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80042d4:	bf00      	nop
 80042d6:	370c      	adds	r7, #12
 80042d8:	46bd      	mov	sp, r7
 80042da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042de:	4770      	bx	lr

080042e0 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80042e0:	b480      	push	{r7}
 80042e2:	b083      	sub	sp, #12
 80042e4:	af00      	add	r7, sp, #0
 80042e6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80042e8:	bf00      	nop
 80042ea:	370c      	adds	r7, #12
 80042ec:	46bd      	mov	sp, r7
 80042ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f2:	4770      	bx	lr

080042f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80042f4:	b480      	push	{r7}
 80042f6:	b085      	sub	sp, #20
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	f003 0307 	and.w	r3, r3, #7
 8004302:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004304:	4b0c      	ldr	r3, [pc, #48]	@ (8004338 <__NVIC_SetPriorityGrouping+0x44>)
 8004306:	68db      	ldr	r3, [r3, #12]
 8004308:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800430a:	68ba      	ldr	r2, [r7, #8]
 800430c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004310:	4013      	ands	r3, r2
 8004312:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800431c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004320:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004324:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004326:	4a04      	ldr	r2, [pc, #16]	@ (8004338 <__NVIC_SetPriorityGrouping+0x44>)
 8004328:	68bb      	ldr	r3, [r7, #8]
 800432a:	60d3      	str	r3, [r2, #12]
}
 800432c:	bf00      	nop
 800432e:	3714      	adds	r7, #20
 8004330:	46bd      	mov	sp, r7
 8004332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004336:	4770      	bx	lr
 8004338:	e000ed00 	.word	0xe000ed00

0800433c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800433c:	b480      	push	{r7}
 800433e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004340:	4b04      	ldr	r3, [pc, #16]	@ (8004354 <__NVIC_GetPriorityGrouping+0x18>)
 8004342:	68db      	ldr	r3, [r3, #12]
 8004344:	0a1b      	lsrs	r3, r3, #8
 8004346:	f003 0307 	and.w	r3, r3, #7
}
 800434a:	4618      	mov	r0, r3
 800434c:	46bd      	mov	sp, r7
 800434e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004352:	4770      	bx	lr
 8004354:	e000ed00 	.word	0xe000ed00

08004358 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004358:	b480      	push	{r7}
 800435a:	b083      	sub	sp, #12
 800435c:	af00      	add	r7, sp, #0
 800435e:	4603      	mov	r3, r0
 8004360:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004362:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004366:	2b00      	cmp	r3, #0
 8004368:	db0b      	blt.n	8004382 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800436a:	79fb      	ldrb	r3, [r7, #7]
 800436c:	f003 021f 	and.w	r2, r3, #31
 8004370:	4907      	ldr	r1, [pc, #28]	@ (8004390 <__NVIC_EnableIRQ+0x38>)
 8004372:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004376:	095b      	lsrs	r3, r3, #5
 8004378:	2001      	movs	r0, #1
 800437a:	fa00 f202 	lsl.w	r2, r0, r2
 800437e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004382:	bf00      	nop
 8004384:	370c      	adds	r7, #12
 8004386:	46bd      	mov	sp, r7
 8004388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438c:	4770      	bx	lr
 800438e:	bf00      	nop
 8004390:	e000e100 	.word	0xe000e100

08004394 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004394:	b480      	push	{r7}
 8004396:	b083      	sub	sp, #12
 8004398:	af00      	add	r7, sp, #0
 800439a:	4603      	mov	r3, r0
 800439c:	6039      	str	r1, [r7, #0]
 800439e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80043a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	db0a      	blt.n	80043be <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	b2da      	uxtb	r2, r3
 80043ac:	490c      	ldr	r1, [pc, #48]	@ (80043e0 <__NVIC_SetPriority+0x4c>)
 80043ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043b2:	0112      	lsls	r2, r2, #4
 80043b4:	b2d2      	uxtb	r2, r2
 80043b6:	440b      	add	r3, r1
 80043b8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80043bc:	e00a      	b.n	80043d4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043be:	683b      	ldr	r3, [r7, #0]
 80043c0:	b2da      	uxtb	r2, r3
 80043c2:	4908      	ldr	r1, [pc, #32]	@ (80043e4 <__NVIC_SetPriority+0x50>)
 80043c4:	79fb      	ldrb	r3, [r7, #7]
 80043c6:	f003 030f 	and.w	r3, r3, #15
 80043ca:	3b04      	subs	r3, #4
 80043cc:	0112      	lsls	r2, r2, #4
 80043ce:	b2d2      	uxtb	r2, r2
 80043d0:	440b      	add	r3, r1
 80043d2:	761a      	strb	r2, [r3, #24]
}
 80043d4:	bf00      	nop
 80043d6:	370c      	adds	r7, #12
 80043d8:	46bd      	mov	sp, r7
 80043da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043de:	4770      	bx	lr
 80043e0:	e000e100 	.word	0xe000e100
 80043e4:	e000ed00 	.word	0xe000ed00

080043e8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80043e8:	b480      	push	{r7}
 80043ea:	b089      	sub	sp, #36	@ 0x24
 80043ec:	af00      	add	r7, sp, #0
 80043ee:	60f8      	str	r0, [r7, #12]
 80043f0:	60b9      	str	r1, [r7, #8]
 80043f2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	f003 0307 	and.w	r3, r3, #7
 80043fa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80043fc:	69fb      	ldr	r3, [r7, #28]
 80043fe:	f1c3 0307 	rsb	r3, r3, #7
 8004402:	2b04      	cmp	r3, #4
 8004404:	bf28      	it	cs
 8004406:	2304      	movcs	r3, #4
 8004408:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800440a:	69fb      	ldr	r3, [r7, #28]
 800440c:	3304      	adds	r3, #4
 800440e:	2b06      	cmp	r3, #6
 8004410:	d902      	bls.n	8004418 <NVIC_EncodePriority+0x30>
 8004412:	69fb      	ldr	r3, [r7, #28]
 8004414:	3b03      	subs	r3, #3
 8004416:	e000      	b.n	800441a <NVIC_EncodePriority+0x32>
 8004418:	2300      	movs	r3, #0
 800441a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800441c:	f04f 32ff 	mov.w	r2, #4294967295
 8004420:	69bb      	ldr	r3, [r7, #24]
 8004422:	fa02 f303 	lsl.w	r3, r2, r3
 8004426:	43da      	mvns	r2, r3
 8004428:	68bb      	ldr	r3, [r7, #8]
 800442a:	401a      	ands	r2, r3
 800442c:	697b      	ldr	r3, [r7, #20]
 800442e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004430:	f04f 31ff 	mov.w	r1, #4294967295
 8004434:	697b      	ldr	r3, [r7, #20]
 8004436:	fa01 f303 	lsl.w	r3, r1, r3
 800443a:	43d9      	mvns	r1, r3
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004440:	4313      	orrs	r3, r2
         );
}
 8004442:	4618      	mov	r0, r3
 8004444:	3724      	adds	r7, #36	@ 0x24
 8004446:	46bd      	mov	sp, r7
 8004448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444c:	4770      	bx	lr
	...

08004450 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b082      	sub	sp, #8
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	3b01      	subs	r3, #1
 800445c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004460:	d301      	bcc.n	8004466 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004462:	2301      	movs	r3, #1
 8004464:	e00f      	b.n	8004486 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004466:	4a0a      	ldr	r2, [pc, #40]	@ (8004490 <SysTick_Config+0x40>)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	3b01      	subs	r3, #1
 800446c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800446e:	210f      	movs	r1, #15
 8004470:	f04f 30ff 	mov.w	r0, #4294967295
 8004474:	f7ff ff8e 	bl	8004394 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004478:	4b05      	ldr	r3, [pc, #20]	@ (8004490 <SysTick_Config+0x40>)
 800447a:	2200      	movs	r2, #0
 800447c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800447e:	4b04      	ldr	r3, [pc, #16]	@ (8004490 <SysTick_Config+0x40>)
 8004480:	2207      	movs	r2, #7
 8004482:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004484:	2300      	movs	r3, #0
}
 8004486:	4618      	mov	r0, r3
 8004488:	3708      	adds	r7, #8
 800448a:	46bd      	mov	sp, r7
 800448c:	bd80      	pop	{r7, pc}
 800448e:	bf00      	nop
 8004490:	e000e010 	.word	0xe000e010

08004494 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b082      	sub	sp, #8
 8004498:	af00      	add	r7, sp, #0
 800449a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800449c:	6878      	ldr	r0, [r7, #4]
 800449e:	f7ff ff29 	bl	80042f4 <__NVIC_SetPriorityGrouping>
}
 80044a2:	bf00      	nop
 80044a4:	3708      	adds	r7, #8
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}

080044aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80044aa:	b580      	push	{r7, lr}
 80044ac:	b086      	sub	sp, #24
 80044ae:	af00      	add	r7, sp, #0
 80044b0:	4603      	mov	r3, r0
 80044b2:	60b9      	str	r1, [r7, #8]
 80044b4:	607a      	str	r2, [r7, #4]
 80044b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80044b8:	2300      	movs	r3, #0
 80044ba:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80044bc:	f7ff ff3e 	bl	800433c <__NVIC_GetPriorityGrouping>
 80044c0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80044c2:	687a      	ldr	r2, [r7, #4]
 80044c4:	68b9      	ldr	r1, [r7, #8]
 80044c6:	6978      	ldr	r0, [r7, #20]
 80044c8:	f7ff ff8e 	bl	80043e8 <NVIC_EncodePriority>
 80044cc:	4602      	mov	r2, r0
 80044ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80044d2:	4611      	mov	r1, r2
 80044d4:	4618      	mov	r0, r3
 80044d6:	f7ff ff5d 	bl	8004394 <__NVIC_SetPriority>
}
 80044da:	bf00      	nop
 80044dc:	3718      	adds	r7, #24
 80044de:	46bd      	mov	sp, r7
 80044e0:	bd80      	pop	{r7, pc}

080044e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80044e2:	b580      	push	{r7, lr}
 80044e4:	b082      	sub	sp, #8
 80044e6:	af00      	add	r7, sp, #0
 80044e8:	4603      	mov	r3, r0
 80044ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80044ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044f0:	4618      	mov	r0, r3
 80044f2:	f7ff ff31 	bl	8004358 <__NVIC_EnableIRQ>
}
 80044f6:	bf00      	nop
 80044f8:	3708      	adds	r7, #8
 80044fa:	46bd      	mov	sp, r7
 80044fc:	bd80      	pop	{r7, pc}

080044fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80044fe:	b580      	push	{r7, lr}
 8004500:	b082      	sub	sp, #8
 8004502:	af00      	add	r7, sp, #0
 8004504:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004506:	6878      	ldr	r0, [r7, #4]
 8004508:	f7ff ffa2 	bl	8004450 <SysTick_Config>
 800450c:	4603      	mov	r3, r0
}
 800450e:	4618      	mov	r0, r3
 8004510:	3708      	adds	r7, #8
 8004512:	46bd      	mov	sp, r7
 8004514:	bd80      	pop	{r7, pc}
	...

08004518 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004518:	b480      	push	{r7}
 800451a:	b087      	sub	sp, #28
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
 8004520:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004522:	2300      	movs	r3, #0
 8004524:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004526:	e148      	b.n	80047ba <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004528:	683b      	ldr	r3, [r7, #0]
 800452a:	681a      	ldr	r2, [r3, #0]
 800452c:	2101      	movs	r1, #1
 800452e:	697b      	ldr	r3, [r7, #20]
 8004530:	fa01 f303 	lsl.w	r3, r1, r3
 8004534:	4013      	ands	r3, r2
 8004536:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2b00      	cmp	r3, #0
 800453c:	f000 813a 	beq.w	80047b4 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	f003 0303 	and.w	r3, r3, #3
 8004548:	2b01      	cmp	r3, #1
 800454a:	d005      	beq.n	8004558 <HAL_GPIO_Init+0x40>
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	f003 0303 	and.w	r3, r3, #3
 8004554:	2b02      	cmp	r3, #2
 8004556:	d130      	bne.n	80045ba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	689b      	ldr	r3, [r3, #8]
 800455c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800455e:	697b      	ldr	r3, [r7, #20]
 8004560:	005b      	lsls	r3, r3, #1
 8004562:	2203      	movs	r2, #3
 8004564:	fa02 f303 	lsl.w	r3, r2, r3
 8004568:	43db      	mvns	r3, r3
 800456a:	693a      	ldr	r2, [r7, #16]
 800456c:	4013      	ands	r3, r2
 800456e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	68da      	ldr	r2, [r3, #12]
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	005b      	lsls	r3, r3, #1
 8004578:	fa02 f303 	lsl.w	r3, r2, r3
 800457c:	693a      	ldr	r2, [r7, #16]
 800457e:	4313      	orrs	r3, r2
 8004580:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	693a      	ldr	r2, [r7, #16]
 8004586:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	685b      	ldr	r3, [r3, #4]
 800458c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800458e:	2201      	movs	r2, #1
 8004590:	697b      	ldr	r3, [r7, #20]
 8004592:	fa02 f303 	lsl.w	r3, r2, r3
 8004596:	43db      	mvns	r3, r3
 8004598:	693a      	ldr	r2, [r7, #16]
 800459a:	4013      	ands	r3, r2
 800459c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	685b      	ldr	r3, [r3, #4]
 80045a2:	091b      	lsrs	r3, r3, #4
 80045a4:	f003 0201 	and.w	r2, r3, #1
 80045a8:	697b      	ldr	r3, [r7, #20]
 80045aa:	fa02 f303 	lsl.w	r3, r2, r3
 80045ae:	693a      	ldr	r2, [r7, #16]
 80045b0:	4313      	orrs	r3, r2
 80045b2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	693a      	ldr	r2, [r7, #16]
 80045b8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	685b      	ldr	r3, [r3, #4]
 80045be:	f003 0303 	and.w	r3, r3, #3
 80045c2:	2b03      	cmp	r3, #3
 80045c4:	d017      	beq.n	80045f6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	68db      	ldr	r3, [r3, #12]
 80045ca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80045cc:	697b      	ldr	r3, [r7, #20]
 80045ce:	005b      	lsls	r3, r3, #1
 80045d0:	2203      	movs	r2, #3
 80045d2:	fa02 f303 	lsl.w	r3, r2, r3
 80045d6:	43db      	mvns	r3, r3
 80045d8:	693a      	ldr	r2, [r7, #16]
 80045da:	4013      	ands	r3, r2
 80045dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	689a      	ldr	r2, [r3, #8]
 80045e2:	697b      	ldr	r3, [r7, #20]
 80045e4:	005b      	lsls	r3, r3, #1
 80045e6:	fa02 f303 	lsl.w	r3, r2, r3
 80045ea:	693a      	ldr	r2, [r7, #16]
 80045ec:	4313      	orrs	r3, r2
 80045ee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	693a      	ldr	r2, [r7, #16]
 80045f4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80045f6:	683b      	ldr	r3, [r7, #0]
 80045f8:	685b      	ldr	r3, [r3, #4]
 80045fa:	f003 0303 	and.w	r3, r3, #3
 80045fe:	2b02      	cmp	r3, #2
 8004600:	d123      	bne.n	800464a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004602:	697b      	ldr	r3, [r7, #20]
 8004604:	08da      	lsrs	r2, r3, #3
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	3208      	adds	r2, #8
 800460a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800460e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004610:	697b      	ldr	r3, [r7, #20]
 8004612:	f003 0307 	and.w	r3, r3, #7
 8004616:	009b      	lsls	r3, r3, #2
 8004618:	220f      	movs	r2, #15
 800461a:	fa02 f303 	lsl.w	r3, r2, r3
 800461e:	43db      	mvns	r3, r3
 8004620:	693a      	ldr	r2, [r7, #16]
 8004622:	4013      	ands	r3, r2
 8004624:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	691a      	ldr	r2, [r3, #16]
 800462a:	697b      	ldr	r3, [r7, #20]
 800462c:	f003 0307 	and.w	r3, r3, #7
 8004630:	009b      	lsls	r3, r3, #2
 8004632:	fa02 f303 	lsl.w	r3, r2, r3
 8004636:	693a      	ldr	r2, [r7, #16]
 8004638:	4313      	orrs	r3, r2
 800463a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800463c:	697b      	ldr	r3, [r7, #20]
 800463e:	08da      	lsrs	r2, r3, #3
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	3208      	adds	r2, #8
 8004644:	6939      	ldr	r1, [r7, #16]
 8004646:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004650:	697b      	ldr	r3, [r7, #20]
 8004652:	005b      	lsls	r3, r3, #1
 8004654:	2203      	movs	r2, #3
 8004656:	fa02 f303 	lsl.w	r3, r2, r3
 800465a:	43db      	mvns	r3, r3
 800465c:	693a      	ldr	r2, [r7, #16]
 800465e:	4013      	ands	r3, r2
 8004660:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	f003 0203 	and.w	r2, r3, #3
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	005b      	lsls	r3, r3, #1
 800466e:	fa02 f303 	lsl.w	r3, r2, r3
 8004672:	693a      	ldr	r2, [r7, #16]
 8004674:	4313      	orrs	r3, r2
 8004676:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	693a      	ldr	r2, [r7, #16]
 800467c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	685b      	ldr	r3, [r3, #4]
 8004682:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004686:	2b00      	cmp	r3, #0
 8004688:	f000 8094 	beq.w	80047b4 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800468c:	4b52      	ldr	r3, [pc, #328]	@ (80047d8 <HAL_GPIO_Init+0x2c0>)
 800468e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004690:	4a51      	ldr	r2, [pc, #324]	@ (80047d8 <HAL_GPIO_Init+0x2c0>)
 8004692:	f043 0301 	orr.w	r3, r3, #1
 8004696:	6613      	str	r3, [r2, #96]	@ 0x60
 8004698:	4b4f      	ldr	r3, [pc, #316]	@ (80047d8 <HAL_GPIO_Init+0x2c0>)
 800469a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800469c:	f003 0301 	and.w	r3, r3, #1
 80046a0:	60bb      	str	r3, [r7, #8]
 80046a2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80046a4:	4a4d      	ldr	r2, [pc, #308]	@ (80047dc <HAL_GPIO_Init+0x2c4>)
 80046a6:	697b      	ldr	r3, [r7, #20]
 80046a8:	089b      	lsrs	r3, r3, #2
 80046aa:	3302      	adds	r3, #2
 80046ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046b0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80046b2:	697b      	ldr	r3, [r7, #20]
 80046b4:	f003 0303 	and.w	r3, r3, #3
 80046b8:	009b      	lsls	r3, r3, #2
 80046ba:	220f      	movs	r2, #15
 80046bc:	fa02 f303 	lsl.w	r3, r2, r3
 80046c0:	43db      	mvns	r3, r3
 80046c2:	693a      	ldr	r2, [r7, #16]
 80046c4:	4013      	ands	r3, r2
 80046c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80046ce:	d00d      	beq.n	80046ec <HAL_GPIO_Init+0x1d4>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	4a43      	ldr	r2, [pc, #268]	@ (80047e0 <HAL_GPIO_Init+0x2c8>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d007      	beq.n	80046e8 <HAL_GPIO_Init+0x1d0>
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	4a42      	ldr	r2, [pc, #264]	@ (80047e4 <HAL_GPIO_Init+0x2cc>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d101      	bne.n	80046e4 <HAL_GPIO_Init+0x1cc>
 80046e0:	2302      	movs	r3, #2
 80046e2:	e004      	b.n	80046ee <HAL_GPIO_Init+0x1d6>
 80046e4:	2307      	movs	r3, #7
 80046e6:	e002      	b.n	80046ee <HAL_GPIO_Init+0x1d6>
 80046e8:	2301      	movs	r3, #1
 80046ea:	e000      	b.n	80046ee <HAL_GPIO_Init+0x1d6>
 80046ec:	2300      	movs	r3, #0
 80046ee:	697a      	ldr	r2, [r7, #20]
 80046f0:	f002 0203 	and.w	r2, r2, #3
 80046f4:	0092      	lsls	r2, r2, #2
 80046f6:	4093      	lsls	r3, r2
 80046f8:	693a      	ldr	r2, [r7, #16]
 80046fa:	4313      	orrs	r3, r2
 80046fc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80046fe:	4937      	ldr	r1, [pc, #220]	@ (80047dc <HAL_GPIO_Init+0x2c4>)
 8004700:	697b      	ldr	r3, [r7, #20]
 8004702:	089b      	lsrs	r3, r3, #2
 8004704:	3302      	adds	r3, #2
 8004706:	693a      	ldr	r2, [r7, #16]
 8004708:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800470c:	4b36      	ldr	r3, [pc, #216]	@ (80047e8 <HAL_GPIO_Init+0x2d0>)
 800470e:	689b      	ldr	r3, [r3, #8]
 8004710:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	43db      	mvns	r3, r3
 8004716:	693a      	ldr	r2, [r7, #16]
 8004718:	4013      	ands	r3, r2
 800471a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800471c:	683b      	ldr	r3, [r7, #0]
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004724:	2b00      	cmp	r3, #0
 8004726:	d003      	beq.n	8004730 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8004728:	693a      	ldr	r2, [r7, #16]
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	4313      	orrs	r3, r2
 800472e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004730:	4a2d      	ldr	r2, [pc, #180]	@ (80047e8 <HAL_GPIO_Init+0x2d0>)
 8004732:	693b      	ldr	r3, [r7, #16]
 8004734:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004736:	4b2c      	ldr	r3, [pc, #176]	@ (80047e8 <HAL_GPIO_Init+0x2d0>)
 8004738:	68db      	ldr	r3, [r3, #12]
 800473a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	43db      	mvns	r3, r3
 8004740:	693a      	ldr	r2, [r7, #16]
 8004742:	4013      	ands	r3, r2
 8004744:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004746:	683b      	ldr	r3, [r7, #0]
 8004748:	685b      	ldr	r3, [r3, #4]
 800474a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800474e:	2b00      	cmp	r3, #0
 8004750:	d003      	beq.n	800475a <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8004752:	693a      	ldr	r2, [r7, #16]
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	4313      	orrs	r3, r2
 8004758:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800475a:	4a23      	ldr	r2, [pc, #140]	@ (80047e8 <HAL_GPIO_Init+0x2d0>)
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8004760:	4b21      	ldr	r3, [pc, #132]	@ (80047e8 <HAL_GPIO_Init+0x2d0>)
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	43db      	mvns	r3, r3
 800476a:	693a      	ldr	r2, [r7, #16]
 800476c:	4013      	ands	r3, r2
 800476e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004770:	683b      	ldr	r3, [r7, #0]
 8004772:	685b      	ldr	r3, [r3, #4]
 8004774:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004778:	2b00      	cmp	r3, #0
 800477a:	d003      	beq.n	8004784 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 800477c:	693a      	ldr	r2, [r7, #16]
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	4313      	orrs	r3, r2
 8004782:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004784:	4a18      	ldr	r2, [pc, #96]	@ (80047e8 <HAL_GPIO_Init+0x2d0>)
 8004786:	693b      	ldr	r3, [r7, #16]
 8004788:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800478a:	4b17      	ldr	r3, [pc, #92]	@ (80047e8 <HAL_GPIO_Init+0x2d0>)
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	43db      	mvns	r3, r3
 8004794:	693a      	ldr	r2, [r7, #16]
 8004796:	4013      	ands	r3, r2
 8004798:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	685b      	ldr	r3, [r3, #4]
 800479e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d003      	beq.n	80047ae <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 80047a6:	693a      	ldr	r2, [r7, #16]
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	4313      	orrs	r3, r2
 80047ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80047ae:	4a0e      	ldr	r2, [pc, #56]	@ (80047e8 <HAL_GPIO_Init+0x2d0>)
 80047b0:	693b      	ldr	r3, [r7, #16]
 80047b2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80047b4:	697b      	ldr	r3, [r7, #20]
 80047b6:	3301      	adds	r3, #1
 80047b8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80047ba:	683b      	ldr	r3, [r7, #0]
 80047bc:	681a      	ldr	r2, [r3, #0]
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	fa22 f303 	lsr.w	r3, r2, r3
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	f47f aeaf 	bne.w	8004528 <HAL_GPIO_Init+0x10>
  }
}
 80047ca:	bf00      	nop
 80047cc:	bf00      	nop
 80047ce:	371c      	adds	r7, #28
 80047d0:	46bd      	mov	sp, r7
 80047d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047d6:	4770      	bx	lr
 80047d8:	40021000 	.word	0x40021000
 80047dc:	40010000 	.word	0x40010000
 80047e0:	48000400 	.word	0x48000400
 80047e4:	48000800 	.word	0x48000800
 80047e8:	40010400 	.word	0x40010400

080047ec <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80047ec:	b480      	push	{r7}
 80047ee:	b085      	sub	sp, #20
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
 80047f4:	460b      	mov	r3, r1
 80047f6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	691a      	ldr	r2, [r3, #16]
 80047fc:	887b      	ldrh	r3, [r7, #2]
 80047fe:	4013      	ands	r3, r2
 8004800:	2b00      	cmp	r3, #0
 8004802:	d002      	beq.n	800480a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004804:	2301      	movs	r3, #1
 8004806:	73fb      	strb	r3, [r7, #15]
 8004808:	e001      	b.n	800480e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800480a:	2300      	movs	r3, #0
 800480c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800480e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004810:	4618      	mov	r0, r3
 8004812:	3714      	adds	r7, #20
 8004814:	46bd      	mov	sp, r7
 8004816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800481a:	4770      	bx	lr

0800481c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800481c:	b480      	push	{r7}
 800481e:	b083      	sub	sp, #12
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
 8004824:	460b      	mov	r3, r1
 8004826:	807b      	strh	r3, [r7, #2]
 8004828:	4613      	mov	r3, r2
 800482a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800482c:	787b      	ldrb	r3, [r7, #1]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d003      	beq.n	800483a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004832:	887a      	ldrh	r2, [r7, #2]
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004838:	e002      	b.n	8004840 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800483a:	887a      	ldrh	r2, [r7, #2]
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004840:	bf00      	nop
 8004842:	370c      	adds	r7, #12
 8004844:	46bd      	mov	sp, r7
 8004846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484a:	4770      	bx	lr

0800484c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800484c:	b480      	push	{r7}
 800484e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004850:	4b05      	ldr	r3, [pc, #20]	@ (8004868 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	4a04      	ldr	r2, [pc, #16]	@ (8004868 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8004856:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800485a:	6013      	str	r3, [r2, #0]
}
 800485c:	bf00      	nop
 800485e:	46bd      	mov	sp, r7
 8004860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004864:	4770      	bx	lr
 8004866:	bf00      	nop
 8004868:	40007000 	.word	0x40007000

0800486c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800486c:	b480      	push	{r7}
 800486e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004870:	4b04      	ldr	r3, [pc, #16]	@ (8004884 <HAL_PWREx_GetVoltageRange+0x18>)
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8004878:	4618      	mov	r0, r3
 800487a:	46bd      	mov	sp, r7
 800487c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004880:	4770      	bx	lr
 8004882:	bf00      	nop
 8004884:	40007000 	.word	0x40007000

08004888 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004888:	b480      	push	{r7}
 800488a:	b085      	sub	sp, #20
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004896:	d130      	bne.n	80048fa <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004898:	4b23      	ldr	r3, [pc, #140]	@ (8004928 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80048a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80048a4:	d038      	beq.n	8004918 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80048a6:	4b20      	ldr	r3, [pc, #128]	@ (8004928 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80048ae:	4a1e      	ldr	r2, [pc, #120]	@ (8004928 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80048b0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80048b4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80048b6:	4b1d      	ldr	r3, [pc, #116]	@ (800492c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	2232      	movs	r2, #50	@ 0x32
 80048bc:	fb02 f303 	mul.w	r3, r2, r3
 80048c0:	4a1b      	ldr	r2, [pc, #108]	@ (8004930 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80048c2:	fba2 2303 	umull	r2, r3, r2, r3
 80048c6:	0c9b      	lsrs	r3, r3, #18
 80048c8:	3301      	adds	r3, #1
 80048ca:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80048cc:	e002      	b.n	80048d4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	3b01      	subs	r3, #1
 80048d2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80048d4:	4b14      	ldr	r3, [pc, #80]	@ (8004928 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80048d6:	695b      	ldr	r3, [r3, #20]
 80048d8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048dc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048e0:	d102      	bne.n	80048e8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d1f2      	bne.n	80048ce <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80048e8:	4b0f      	ldr	r3, [pc, #60]	@ (8004928 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80048ea:	695b      	ldr	r3, [r3, #20]
 80048ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048f4:	d110      	bne.n	8004918 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80048f6:	2303      	movs	r3, #3
 80048f8:	e00f      	b.n	800491a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80048fa:	4b0b      	ldr	r3, [pc, #44]	@ (8004928 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004902:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004906:	d007      	beq.n	8004918 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004908:	4b07      	ldr	r3, [pc, #28]	@ (8004928 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004910:	4a05      	ldr	r2, [pc, #20]	@ (8004928 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004912:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004916:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004918:	2300      	movs	r3, #0
}
 800491a:	4618      	mov	r0, r3
 800491c:	3714      	adds	r7, #20
 800491e:	46bd      	mov	sp, r7
 8004920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004924:	4770      	bx	lr
 8004926:	bf00      	nop
 8004928:	40007000 	.word	0x40007000
 800492c:	20000004 	.word	0x20000004
 8004930:	431bde83 	.word	0x431bde83

08004934 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b088      	sub	sp, #32
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d102      	bne.n	8004948 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004942:	2301      	movs	r3, #1
 8004944:	f000 bc02 	b.w	800514c <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004948:	4b96      	ldr	r3, [pc, #600]	@ (8004ba4 <HAL_RCC_OscConfig+0x270>)
 800494a:	689b      	ldr	r3, [r3, #8]
 800494c:	f003 030c 	and.w	r3, r3, #12
 8004950:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004952:	4b94      	ldr	r3, [pc, #592]	@ (8004ba4 <HAL_RCC_OscConfig+0x270>)
 8004954:	68db      	ldr	r3, [r3, #12]
 8004956:	f003 0303 	and.w	r3, r3, #3
 800495a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f003 0310 	and.w	r3, r3, #16
 8004964:	2b00      	cmp	r3, #0
 8004966:	f000 80e4 	beq.w	8004b32 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800496a:	69bb      	ldr	r3, [r7, #24]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d007      	beq.n	8004980 <HAL_RCC_OscConfig+0x4c>
 8004970:	69bb      	ldr	r3, [r7, #24]
 8004972:	2b0c      	cmp	r3, #12
 8004974:	f040 808b 	bne.w	8004a8e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004978:	697b      	ldr	r3, [r7, #20]
 800497a:	2b01      	cmp	r3, #1
 800497c:	f040 8087 	bne.w	8004a8e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004980:	4b88      	ldr	r3, [pc, #544]	@ (8004ba4 <HAL_RCC_OscConfig+0x270>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f003 0302 	and.w	r3, r3, #2
 8004988:	2b00      	cmp	r3, #0
 800498a:	d005      	beq.n	8004998 <HAL_RCC_OscConfig+0x64>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	699b      	ldr	r3, [r3, #24]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d101      	bne.n	8004998 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004994:	2301      	movs	r3, #1
 8004996:	e3d9      	b.n	800514c <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	6a1a      	ldr	r2, [r3, #32]
 800499c:	4b81      	ldr	r3, [pc, #516]	@ (8004ba4 <HAL_RCC_OscConfig+0x270>)
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f003 0308 	and.w	r3, r3, #8
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d004      	beq.n	80049b2 <HAL_RCC_OscConfig+0x7e>
 80049a8:	4b7e      	ldr	r3, [pc, #504]	@ (8004ba4 <HAL_RCC_OscConfig+0x270>)
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80049b0:	e005      	b.n	80049be <HAL_RCC_OscConfig+0x8a>
 80049b2:	4b7c      	ldr	r3, [pc, #496]	@ (8004ba4 <HAL_RCC_OscConfig+0x270>)
 80049b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049b8:	091b      	lsrs	r3, r3, #4
 80049ba:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80049be:	4293      	cmp	r3, r2
 80049c0:	d223      	bcs.n	8004a0a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6a1b      	ldr	r3, [r3, #32]
 80049c6:	4618      	mov	r0, r3
 80049c8:	f000 fd8c 	bl	80054e4 <RCC_SetFlashLatencyFromMSIRange>
 80049cc:	4603      	mov	r3, r0
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d001      	beq.n	80049d6 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e3ba      	b.n	800514c <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80049d6:	4b73      	ldr	r3, [pc, #460]	@ (8004ba4 <HAL_RCC_OscConfig+0x270>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4a72      	ldr	r2, [pc, #456]	@ (8004ba4 <HAL_RCC_OscConfig+0x270>)
 80049dc:	f043 0308 	orr.w	r3, r3, #8
 80049e0:	6013      	str	r3, [r2, #0]
 80049e2:	4b70      	ldr	r3, [pc, #448]	@ (8004ba4 <HAL_RCC_OscConfig+0x270>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6a1b      	ldr	r3, [r3, #32]
 80049ee:	496d      	ldr	r1, [pc, #436]	@ (8004ba4 <HAL_RCC_OscConfig+0x270>)
 80049f0:	4313      	orrs	r3, r2
 80049f2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80049f4:	4b6b      	ldr	r3, [pc, #428]	@ (8004ba4 <HAL_RCC_OscConfig+0x270>)
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	69db      	ldr	r3, [r3, #28]
 8004a00:	021b      	lsls	r3, r3, #8
 8004a02:	4968      	ldr	r1, [pc, #416]	@ (8004ba4 <HAL_RCC_OscConfig+0x270>)
 8004a04:	4313      	orrs	r3, r2
 8004a06:	604b      	str	r3, [r1, #4]
 8004a08:	e025      	b.n	8004a56 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004a0a:	4b66      	ldr	r3, [pc, #408]	@ (8004ba4 <HAL_RCC_OscConfig+0x270>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	4a65      	ldr	r2, [pc, #404]	@ (8004ba4 <HAL_RCC_OscConfig+0x270>)
 8004a10:	f043 0308 	orr.w	r3, r3, #8
 8004a14:	6013      	str	r3, [r2, #0]
 8004a16:	4b63      	ldr	r3, [pc, #396]	@ (8004ba4 <HAL_RCC_OscConfig+0x270>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	6a1b      	ldr	r3, [r3, #32]
 8004a22:	4960      	ldr	r1, [pc, #384]	@ (8004ba4 <HAL_RCC_OscConfig+0x270>)
 8004a24:	4313      	orrs	r3, r2
 8004a26:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004a28:	4b5e      	ldr	r3, [pc, #376]	@ (8004ba4 <HAL_RCC_OscConfig+0x270>)
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	69db      	ldr	r3, [r3, #28]
 8004a34:	021b      	lsls	r3, r3, #8
 8004a36:	495b      	ldr	r1, [pc, #364]	@ (8004ba4 <HAL_RCC_OscConfig+0x270>)
 8004a38:	4313      	orrs	r3, r2
 8004a3a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004a3c:	69bb      	ldr	r3, [r7, #24]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d109      	bne.n	8004a56 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6a1b      	ldr	r3, [r3, #32]
 8004a46:	4618      	mov	r0, r3
 8004a48:	f000 fd4c 	bl	80054e4 <RCC_SetFlashLatencyFromMSIRange>
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d001      	beq.n	8004a56 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8004a52:	2301      	movs	r3, #1
 8004a54:	e37a      	b.n	800514c <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004a56:	f000 fc81 	bl	800535c <HAL_RCC_GetSysClockFreq>
 8004a5a:	4602      	mov	r2, r0
 8004a5c:	4b51      	ldr	r3, [pc, #324]	@ (8004ba4 <HAL_RCC_OscConfig+0x270>)
 8004a5e:	689b      	ldr	r3, [r3, #8]
 8004a60:	091b      	lsrs	r3, r3, #4
 8004a62:	f003 030f 	and.w	r3, r3, #15
 8004a66:	4950      	ldr	r1, [pc, #320]	@ (8004ba8 <HAL_RCC_OscConfig+0x274>)
 8004a68:	5ccb      	ldrb	r3, [r1, r3]
 8004a6a:	f003 031f 	and.w	r3, r3, #31
 8004a6e:	fa22 f303 	lsr.w	r3, r2, r3
 8004a72:	4a4e      	ldr	r2, [pc, #312]	@ (8004bac <HAL_RCC_OscConfig+0x278>)
 8004a74:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004a76:	4b4e      	ldr	r3, [pc, #312]	@ (8004bb0 <HAL_RCC_OscConfig+0x27c>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4618      	mov	r0, r3
 8004a7c:	f7fd fae8 	bl	8002050 <HAL_InitTick>
 8004a80:	4603      	mov	r3, r0
 8004a82:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004a84:	7bfb      	ldrb	r3, [r7, #15]
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	d052      	beq.n	8004b30 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8004a8a:	7bfb      	ldrb	r3, [r7, #15]
 8004a8c:	e35e      	b.n	800514c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	699b      	ldr	r3, [r3, #24]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d032      	beq.n	8004afc <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004a96:	4b43      	ldr	r3, [pc, #268]	@ (8004ba4 <HAL_RCC_OscConfig+0x270>)
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	4a42      	ldr	r2, [pc, #264]	@ (8004ba4 <HAL_RCC_OscConfig+0x270>)
 8004a9c:	f043 0301 	orr.w	r3, r3, #1
 8004aa0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004aa2:	f7fd fb25 	bl	80020f0 <HAL_GetTick>
 8004aa6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004aa8:	e008      	b.n	8004abc <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004aaa:	f7fd fb21 	bl	80020f0 <HAL_GetTick>
 8004aae:	4602      	mov	r2, r0
 8004ab0:	693b      	ldr	r3, [r7, #16]
 8004ab2:	1ad3      	subs	r3, r2, r3
 8004ab4:	2b02      	cmp	r3, #2
 8004ab6:	d901      	bls.n	8004abc <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004ab8:	2303      	movs	r3, #3
 8004aba:	e347      	b.n	800514c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004abc:	4b39      	ldr	r3, [pc, #228]	@ (8004ba4 <HAL_RCC_OscConfig+0x270>)
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f003 0302 	and.w	r3, r3, #2
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d0f0      	beq.n	8004aaa <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004ac8:	4b36      	ldr	r3, [pc, #216]	@ (8004ba4 <HAL_RCC_OscConfig+0x270>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a35      	ldr	r2, [pc, #212]	@ (8004ba4 <HAL_RCC_OscConfig+0x270>)
 8004ace:	f043 0308 	orr.w	r3, r3, #8
 8004ad2:	6013      	str	r3, [r2, #0]
 8004ad4:	4b33      	ldr	r3, [pc, #204]	@ (8004ba4 <HAL_RCC_OscConfig+0x270>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6a1b      	ldr	r3, [r3, #32]
 8004ae0:	4930      	ldr	r1, [pc, #192]	@ (8004ba4 <HAL_RCC_OscConfig+0x270>)
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004ae6:	4b2f      	ldr	r3, [pc, #188]	@ (8004ba4 <HAL_RCC_OscConfig+0x270>)
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	69db      	ldr	r3, [r3, #28]
 8004af2:	021b      	lsls	r3, r3, #8
 8004af4:	492b      	ldr	r1, [pc, #172]	@ (8004ba4 <HAL_RCC_OscConfig+0x270>)
 8004af6:	4313      	orrs	r3, r2
 8004af8:	604b      	str	r3, [r1, #4]
 8004afa:	e01a      	b.n	8004b32 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004afc:	4b29      	ldr	r3, [pc, #164]	@ (8004ba4 <HAL_RCC_OscConfig+0x270>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	4a28      	ldr	r2, [pc, #160]	@ (8004ba4 <HAL_RCC_OscConfig+0x270>)
 8004b02:	f023 0301 	bic.w	r3, r3, #1
 8004b06:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004b08:	f7fd faf2 	bl	80020f0 <HAL_GetTick>
 8004b0c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004b0e:	e008      	b.n	8004b22 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004b10:	f7fd faee 	bl	80020f0 <HAL_GetTick>
 8004b14:	4602      	mov	r2, r0
 8004b16:	693b      	ldr	r3, [r7, #16]
 8004b18:	1ad3      	subs	r3, r2, r3
 8004b1a:	2b02      	cmp	r3, #2
 8004b1c:	d901      	bls.n	8004b22 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004b1e:	2303      	movs	r3, #3
 8004b20:	e314      	b.n	800514c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004b22:	4b20      	ldr	r3, [pc, #128]	@ (8004ba4 <HAL_RCC_OscConfig+0x270>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f003 0302 	and.w	r3, r3, #2
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d1f0      	bne.n	8004b10 <HAL_RCC_OscConfig+0x1dc>
 8004b2e:	e000      	b.n	8004b32 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004b30:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	f003 0301 	and.w	r3, r3, #1
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d073      	beq.n	8004c26 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004b3e:	69bb      	ldr	r3, [r7, #24]
 8004b40:	2b08      	cmp	r3, #8
 8004b42:	d005      	beq.n	8004b50 <HAL_RCC_OscConfig+0x21c>
 8004b44:	69bb      	ldr	r3, [r7, #24]
 8004b46:	2b0c      	cmp	r3, #12
 8004b48:	d10e      	bne.n	8004b68 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004b4a:	697b      	ldr	r3, [r7, #20]
 8004b4c:	2b03      	cmp	r3, #3
 8004b4e:	d10b      	bne.n	8004b68 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b50:	4b14      	ldr	r3, [pc, #80]	@ (8004ba4 <HAL_RCC_OscConfig+0x270>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d063      	beq.n	8004c24 <HAL_RCC_OscConfig+0x2f0>
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	685b      	ldr	r3, [r3, #4]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d15f      	bne.n	8004c24 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004b64:	2301      	movs	r3, #1
 8004b66:	e2f1      	b.n	800514c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b70:	d106      	bne.n	8004b80 <HAL_RCC_OscConfig+0x24c>
 8004b72:	4b0c      	ldr	r3, [pc, #48]	@ (8004ba4 <HAL_RCC_OscConfig+0x270>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	4a0b      	ldr	r2, [pc, #44]	@ (8004ba4 <HAL_RCC_OscConfig+0x270>)
 8004b78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b7c:	6013      	str	r3, [r2, #0]
 8004b7e:	e025      	b.n	8004bcc <HAL_RCC_OscConfig+0x298>
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	685b      	ldr	r3, [r3, #4]
 8004b84:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004b88:	d114      	bne.n	8004bb4 <HAL_RCC_OscConfig+0x280>
 8004b8a:	4b06      	ldr	r3, [pc, #24]	@ (8004ba4 <HAL_RCC_OscConfig+0x270>)
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	4a05      	ldr	r2, [pc, #20]	@ (8004ba4 <HAL_RCC_OscConfig+0x270>)
 8004b90:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004b94:	6013      	str	r3, [r2, #0]
 8004b96:	4b03      	ldr	r3, [pc, #12]	@ (8004ba4 <HAL_RCC_OscConfig+0x270>)
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	4a02      	ldr	r2, [pc, #8]	@ (8004ba4 <HAL_RCC_OscConfig+0x270>)
 8004b9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ba0:	6013      	str	r3, [r2, #0]
 8004ba2:	e013      	b.n	8004bcc <HAL_RCC_OscConfig+0x298>
 8004ba4:	40021000 	.word	0x40021000
 8004ba8:	0800c000 	.word	0x0800c000
 8004bac:	20000004 	.word	0x20000004
 8004bb0:	20000008 	.word	0x20000008
 8004bb4:	4ba0      	ldr	r3, [pc, #640]	@ (8004e38 <HAL_RCC_OscConfig+0x504>)
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	4a9f      	ldr	r2, [pc, #636]	@ (8004e38 <HAL_RCC_OscConfig+0x504>)
 8004bba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004bbe:	6013      	str	r3, [r2, #0]
 8004bc0:	4b9d      	ldr	r3, [pc, #628]	@ (8004e38 <HAL_RCC_OscConfig+0x504>)
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	4a9c      	ldr	r2, [pc, #624]	@ (8004e38 <HAL_RCC_OscConfig+0x504>)
 8004bc6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004bca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d013      	beq.n	8004bfc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bd4:	f7fd fa8c 	bl	80020f0 <HAL_GetTick>
 8004bd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004bda:	e008      	b.n	8004bee <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004bdc:	f7fd fa88 	bl	80020f0 <HAL_GetTick>
 8004be0:	4602      	mov	r2, r0
 8004be2:	693b      	ldr	r3, [r7, #16]
 8004be4:	1ad3      	subs	r3, r2, r3
 8004be6:	2b64      	cmp	r3, #100	@ 0x64
 8004be8:	d901      	bls.n	8004bee <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004bea:	2303      	movs	r3, #3
 8004bec:	e2ae      	b.n	800514c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004bee:	4b92      	ldr	r3, [pc, #584]	@ (8004e38 <HAL_RCC_OscConfig+0x504>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d0f0      	beq.n	8004bdc <HAL_RCC_OscConfig+0x2a8>
 8004bfa:	e014      	b.n	8004c26 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bfc:	f7fd fa78 	bl	80020f0 <HAL_GetTick>
 8004c00:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004c02:	e008      	b.n	8004c16 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004c04:	f7fd fa74 	bl	80020f0 <HAL_GetTick>
 8004c08:	4602      	mov	r2, r0
 8004c0a:	693b      	ldr	r3, [r7, #16]
 8004c0c:	1ad3      	subs	r3, r2, r3
 8004c0e:	2b64      	cmp	r3, #100	@ 0x64
 8004c10:	d901      	bls.n	8004c16 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004c12:	2303      	movs	r3, #3
 8004c14:	e29a      	b.n	800514c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004c16:	4b88      	ldr	r3, [pc, #544]	@ (8004e38 <HAL_RCC_OscConfig+0x504>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d1f0      	bne.n	8004c04 <HAL_RCC_OscConfig+0x2d0>
 8004c22:	e000      	b.n	8004c26 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004c24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f003 0302 	and.w	r3, r3, #2
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d060      	beq.n	8004cf4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004c32:	69bb      	ldr	r3, [r7, #24]
 8004c34:	2b04      	cmp	r3, #4
 8004c36:	d005      	beq.n	8004c44 <HAL_RCC_OscConfig+0x310>
 8004c38:	69bb      	ldr	r3, [r7, #24]
 8004c3a:	2b0c      	cmp	r3, #12
 8004c3c:	d119      	bne.n	8004c72 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	2b02      	cmp	r3, #2
 8004c42:	d116      	bne.n	8004c72 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004c44:	4b7c      	ldr	r3, [pc, #496]	@ (8004e38 <HAL_RCC_OscConfig+0x504>)
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d005      	beq.n	8004c5c <HAL_RCC_OscConfig+0x328>
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	68db      	ldr	r3, [r3, #12]
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d101      	bne.n	8004c5c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004c58:	2301      	movs	r3, #1
 8004c5a:	e277      	b.n	800514c <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c5c:	4b76      	ldr	r3, [pc, #472]	@ (8004e38 <HAL_RCC_OscConfig+0x504>)
 8004c5e:	685b      	ldr	r3, [r3, #4]
 8004c60:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	691b      	ldr	r3, [r3, #16]
 8004c68:	061b      	lsls	r3, r3, #24
 8004c6a:	4973      	ldr	r1, [pc, #460]	@ (8004e38 <HAL_RCC_OscConfig+0x504>)
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004c70:	e040      	b.n	8004cf4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	68db      	ldr	r3, [r3, #12]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d023      	beq.n	8004cc2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c7a:	4b6f      	ldr	r3, [pc, #444]	@ (8004e38 <HAL_RCC_OscConfig+0x504>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4a6e      	ldr	r2, [pc, #440]	@ (8004e38 <HAL_RCC_OscConfig+0x504>)
 8004c80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c84:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c86:	f7fd fa33 	bl	80020f0 <HAL_GetTick>
 8004c8a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c8c:	e008      	b.n	8004ca0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c8e:	f7fd fa2f 	bl	80020f0 <HAL_GetTick>
 8004c92:	4602      	mov	r2, r0
 8004c94:	693b      	ldr	r3, [r7, #16]
 8004c96:	1ad3      	subs	r3, r2, r3
 8004c98:	2b02      	cmp	r3, #2
 8004c9a:	d901      	bls.n	8004ca0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004c9c:	2303      	movs	r3, #3
 8004c9e:	e255      	b.n	800514c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004ca0:	4b65      	ldr	r3, [pc, #404]	@ (8004e38 <HAL_RCC_OscConfig+0x504>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d0f0      	beq.n	8004c8e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004cac:	4b62      	ldr	r3, [pc, #392]	@ (8004e38 <HAL_RCC_OscConfig+0x504>)
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	691b      	ldr	r3, [r3, #16]
 8004cb8:	061b      	lsls	r3, r3, #24
 8004cba:	495f      	ldr	r1, [pc, #380]	@ (8004e38 <HAL_RCC_OscConfig+0x504>)
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	604b      	str	r3, [r1, #4]
 8004cc0:	e018      	b.n	8004cf4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004cc2:	4b5d      	ldr	r3, [pc, #372]	@ (8004e38 <HAL_RCC_OscConfig+0x504>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	4a5c      	ldr	r2, [pc, #368]	@ (8004e38 <HAL_RCC_OscConfig+0x504>)
 8004cc8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ccc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cce:	f7fd fa0f 	bl	80020f0 <HAL_GetTick>
 8004cd2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004cd4:	e008      	b.n	8004ce8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004cd6:	f7fd fa0b 	bl	80020f0 <HAL_GetTick>
 8004cda:	4602      	mov	r2, r0
 8004cdc:	693b      	ldr	r3, [r7, #16]
 8004cde:	1ad3      	subs	r3, r2, r3
 8004ce0:	2b02      	cmp	r3, #2
 8004ce2:	d901      	bls.n	8004ce8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004ce4:	2303      	movs	r3, #3
 8004ce6:	e231      	b.n	800514c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004ce8:	4b53      	ldr	r3, [pc, #332]	@ (8004e38 <HAL_RCC_OscConfig+0x504>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d1f0      	bne.n	8004cd6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f003 0308 	and.w	r3, r3, #8
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d03c      	beq.n	8004d7a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	695b      	ldr	r3, [r3, #20]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d01c      	beq.n	8004d42 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004d08:	4b4b      	ldr	r3, [pc, #300]	@ (8004e38 <HAL_RCC_OscConfig+0x504>)
 8004d0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d0e:	4a4a      	ldr	r2, [pc, #296]	@ (8004e38 <HAL_RCC_OscConfig+0x504>)
 8004d10:	f043 0301 	orr.w	r3, r3, #1
 8004d14:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d18:	f7fd f9ea 	bl	80020f0 <HAL_GetTick>
 8004d1c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004d1e:	e008      	b.n	8004d32 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d20:	f7fd f9e6 	bl	80020f0 <HAL_GetTick>
 8004d24:	4602      	mov	r2, r0
 8004d26:	693b      	ldr	r3, [r7, #16]
 8004d28:	1ad3      	subs	r3, r2, r3
 8004d2a:	2b02      	cmp	r3, #2
 8004d2c:	d901      	bls.n	8004d32 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004d2e:	2303      	movs	r3, #3
 8004d30:	e20c      	b.n	800514c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004d32:	4b41      	ldr	r3, [pc, #260]	@ (8004e38 <HAL_RCC_OscConfig+0x504>)
 8004d34:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d38:	f003 0302 	and.w	r3, r3, #2
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d0ef      	beq.n	8004d20 <HAL_RCC_OscConfig+0x3ec>
 8004d40:	e01b      	b.n	8004d7a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d42:	4b3d      	ldr	r3, [pc, #244]	@ (8004e38 <HAL_RCC_OscConfig+0x504>)
 8004d44:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d48:	4a3b      	ldr	r2, [pc, #236]	@ (8004e38 <HAL_RCC_OscConfig+0x504>)
 8004d4a:	f023 0301 	bic.w	r3, r3, #1
 8004d4e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d52:	f7fd f9cd 	bl	80020f0 <HAL_GetTick>
 8004d56:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004d58:	e008      	b.n	8004d6c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d5a:	f7fd f9c9 	bl	80020f0 <HAL_GetTick>
 8004d5e:	4602      	mov	r2, r0
 8004d60:	693b      	ldr	r3, [r7, #16]
 8004d62:	1ad3      	subs	r3, r2, r3
 8004d64:	2b02      	cmp	r3, #2
 8004d66:	d901      	bls.n	8004d6c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004d68:	2303      	movs	r3, #3
 8004d6a:	e1ef      	b.n	800514c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004d6c:	4b32      	ldr	r3, [pc, #200]	@ (8004e38 <HAL_RCC_OscConfig+0x504>)
 8004d6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d72:	f003 0302 	and.w	r3, r3, #2
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d1ef      	bne.n	8004d5a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f003 0304 	and.w	r3, r3, #4
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	f000 80a6 	beq.w	8004ed4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d88:	2300      	movs	r3, #0
 8004d8a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004d8c:	4b2a      	ldr	r3, [pc, #168]	@ (8004e38 <HAL_RCC_OscConfig+0x504>)
 8004d8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d90:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d10d      	bne.n	8004db4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d98:	4b27      	ldr	r3, [pc, #156]	@ (8004e38 <HAL_RCC_OscConfig+0x504>)
 8004d9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d9c:	4a26      	ldr	r2, [pc, #152]	@ (8004e38 <HAL_RCC_OscConfig+0x504>)
 8004d9e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004da2:	6593      	str	r3, [r2, #88]	@ 0x58
 8004da4:	4b24      	ldr	r3, [pc, #144]	@ (8004e38 <HAL_RCC_OscConfig+0x504>)
 8004da6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004da8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004dac:	60bb      	str	r3, [r7, #8]
 8004dae:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004db0:	2301      	movs	r3, #1
 8004db2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004db4:	4b21      	ldr	r3, [pc, #132]	@ (8004e3c <HAL_RCC_OscConfig+0x508>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d118      	bne.n	8004df2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004dc0:	4b1e      	ldr	r3, [pc, #120]	@ (8004e3c <HAL_RCC_OscConfig+0x508>)
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	4a1d      	ldr	r2, [pc, #116]	@ (8004e3c <HAL_RCC_OscConfig+0x508>)
 8004dc6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004dca:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004dcc:	f7fd f990 	bl	80020f0 <HAL_GetTick>
 8004dd0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004dd2:	e008      	b.n	8004de6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004dd4:	f7fd f98c 	bl	80020f0 <HAL_GetTick>
 8004dd8:	4602      	mov	r2, r0
 8004dda:	693b      	ldr	r3, [r7, #16]
 8004ddc:	1ad3      	subs	r3, r2, r3
 8004dde:	2b02      	cmp	r3, #2
 8004de0:	d901      	bls.n	8004de6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004de2:	2303      	movs	r3, #3
 8004de4:	e1b2      	b.n	800514c <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004de6:	4b15      	ldr	r3, [pc, #84]	@ (8004e3c <HAL_RCC_OscConfig+0x508>)
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d0f0      	beq.n	8004dd4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	689b      	ldr	r3, [r3, #8]
 8004df6:	2b01      	cmp	r3, #1
 8004df8:	d108      	bne.n	8004e0c <HAL_RCC_OscConfig+0x4d8>
 8004dfa:	4b0f      	ldr	r3, [pc, #60]	@ (8004e38 <HAL_RCC_OscConfig+0x504>)
 8004dfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e00:	4a0d      	ldr	r2, [pc, #52]	@ (8004e38 <HAL_RCC_OscConfig+0x504>)
 8004e02:	f043 0301 	orr.w	r3, r3, #1
 8004e06:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004e0a:	e029      	b.n	8004e60 <HAL_RCC_OscConfig+0x52c>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	689b      	ldr	r3, [r3, #8]
 8004e10:	2b05      	cmp	r3, #5
 8004e12:	d115      	bne.n	8004e40 <HAL_RCC_OscConfig+0x50c>
 8004e14:	4b08      	ldr	r3, [pc, #32]	@ (8004e38 <HAL_RCC_OscConfig+0x504>)
 8004e16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e1a:	4a07      	ldr	r2, [pc, #28]	@ (8004e38 <HAL_RCC_OscConfig+0x504>)
 8004e1c:	f043 0304 	orr.w	r3, r3, #4
 8004e20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004e24:	4b04      	ldr	r3, [pc, #16]	@ (8004e38 <HAL_RCC_OscConfig+0x504>)
 8004e26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e2a:	4a03      	ldr	r2, [pc, #12]	@ (8004e38 <HAL_RCC_OscConfig+0x504>)
 8004e2c:	f043 0301 	orr.w	r3, r3, #1
 8004e30:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004e34:	e014      	b.n	8004e60 <HAL_RCC_OscConfig+0x52c>
 8004e36:	bf00      	nop
 8004e38:	40021000 	.word	0x40021000
 8004e3c:	40007000 	.word	0x40007000
 8004e40:	4b9a      	ldr	r3, [pc, #616]	@ (80050ac <HAL_RCC_OscConfig+0x778>)
 8004e42:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e46:	4a99      	ldr	r2, [pc, #612]	@ (80050ac <HAL_RCC_OscConfig+0x778>)
 8004e48:	f023 0301 	bic.w	r3, r3, #1
 8004e4c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004e50:	4b96      	ldr	r3, [pc, #600]	@ (80050ac <HAL_RCC_OscConfig+0x778>)
 8004e52:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e56:	4a95      	ldr	r2, [pc, #596]	@ (80050ac <HAL_RCC_OscConfig+0x778>)
 8004e58:	f023 0304 	bic.w	r3, r3, #4
 8004e5c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	689b      	ldr	r3, [r3, #8]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d016      	beq.n	8004e96 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e68:	f7fd f942 	bl	80020f0 <HAL_GetTick>
 8004e6c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e6e:	e00a      	b.n	8004e86 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e70:	f7fd f93e 	bl	80020f0 <HAL_GetTick>
 8004e74:	4602      	mov	r2, r0
 8004e76:	693b      	ldr	r3, [r7, #16]
 8004e78:	1ad3      	subs	r3, r2, r3
 8004e7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d901      	bls.n	8004e86 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004e82:	2303      	movs	r3, #3
 8004e84:	e162      	b.n	800514c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e86:	4b89      	ldr	r3, [pc, #548]	@ (80050ac <HAL_RCC_OscConfig+0x778>)
 8004e88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e8c:	f003 0302 	and.w	r3, r3, #2
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d0ed      	beq.n	8004e70 <HAL_RCC_OscConfig+0x53c>
 8004e94:	e015      	b.n	8004ec2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e96:	f7fd f92b 	bl	80020f0 <HAL_GetTick>
 8004e9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004e9c:	e00a      	b.n	8004eb4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e9e:	f7fd f927 	bl	80020f0 <HAL_GetTick>
 8004ea2:	4602      	mov	r2, r0
 8004ea4:	693b      	ldr	r3, [r7, #16]
 8004ea6:	1ad3      	subs	r3, r2, r3
 8004ea8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d901      	bls.n	8004eb4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004eb0:	2303      	movs	r3, #3
 8004eb2:	e14b      	b.n	800514c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004eb4:	4b7d      	ldr	r3, [pc, #500]	@ (80050ac <HAL_RCC_OscConfig+0x778>)
 8004eb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004eba:	f003 0302 	and.w	r3, r3, #2
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d1ed      	bne.n	8004e9e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004ec2:	7ffb      	ldrb	r3, [r7, #31]
 8004ec4:	2b01      	cmp	r3, #1
 8004ec6:	d105      	bne.n	8004ed4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ec8:	4b78      	ldr	r3, [pc, #480]	@ (80050ac <HAL_RCC_OscConfig+0x778>)
 8004eca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ecc:	4a77      	ldr	r2, [pc, #476]	@ (80050ac <HAL_RCC_OscConfig+0x778>)
 8004ece:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004ed2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f003 0320 	and.w	r3, r3, #32
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d03c      	beq.n	8004f5a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d01c      	beq.n	8004f22 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004ee8:	4b70      	ldr	r3, [pc, #448]	@ (80050ac <HAL_RCC_OscConfig+0x778>)
 8004eea:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004eee:	4a6f      	ldr	r2, [pc, #444]	@ (80050ac <HAL_RCC_OscConfig+0x778>)
 8004ef0:	f043 0301 	orr.w	r3, r3, #1
 8004ef4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004ef8:	f7fd f8fa 	bl	80020f0 <HAL_GetTick>
 8004efc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004efe:	e008      	b.n	8004f12 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004f00:	f7fd f8f6 	bl	80020f0 <HAL_GetTick>
 8004f04:	4602      	mov	r2, r0
 8004f06:	693b      	ldr	r3, [r7, #16]
 8004f08:	1ad3      	subs	r3, r2, r3
 8004f0a:	2b02      	cmp	r3, #2
 8004f0c:	d901      	bls.n	8004f12 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004f0e:	2303      	movs	r3, #3
 8004f10:	e11c      	b.n	800514c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004f12:	4b66      	ldr	r3, [pc, #408]	@ (80050ac <HAL_RCC_OscConfig+0x778>)
 8004f14:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004f18:	f003 0302 	and.w	r3, r3, #2
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d0ef      	beq.n	8004f00 <HAL_RCC_OscConfig+0x5cc>
 8004f20:	e01b      	b.n	8004f5a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004f22:	4b62      	ldr	r3, [pc, #392]	@ (80050ac <HAL_RCC_OscConfig+0x778>)
 8004f24:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004f28:	4a60      	ldr	r2, [pc, #384]	@ (80050ac <HAL_RCC_OscConfig+0x778>)
 8004f2a:	f023 0301 	bic.w	r3, r3, #1
 8004f2e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004f32:	f7fd f8dd 	bl	80020f0 <HAL_GetTick>
 8004f36:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004f38:	e008      	b.n	8004f4c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004f3a:	f7fd f8d9 	bl	80020f0 <HAL_GetTick>
 8004f3e:	4602      	mov	r2, r0
 8004f40:	693b      	ldr	r3, [r7, #16]
 8004f42:	1ad3      	subs	r3, r2, r3
 8004f44:	2b02      	cmp	r3, #2
 8004f46:	d901      	bls.n	8004f4c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004f48:	2303      	movs	r3, #3
 8004f4a:	e0ff      	b.n	800514c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004f4c:	4b57      	ldr	r3, [pc, #348]	@ (80050ac <HAL_RCC_OscConfig+0x778>)
 8004f4e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004f52:	f003 0302 	and.w	r3, r3, #2
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d1ef      	bne.n	8004f3a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	f000 80f3 	beq.w	800514a <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f68:	2b02      	cmp	r3, #2
 8004f6a:	f040 80c9 	bne.w	8005100 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004f6e:	4b4f      	ldr	r3, [pc, #316]	@ (80050ac <HAL_RCC_OscConfig+0x778>)
 8004f70:	68db      	ldr	r3, [r3, #12]
 8004f72:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f74:	697b      	ldr	r3, [r7, #20]
 8004f76:	f003 0203 	and.w	r2, r3, #3
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f7e:	429a      	cmp	r2, r3
 8004f80:	d12c      	bne.n	8004fdc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f8c:	3b01      	subs	r3, #1
 8004f8e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f90:	429a      	cmp	r2, r3
 8004f92:	d123      	bne.n	8004fdc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004f94:	697b      	ldr	r3, [r7, #20]
 8004f96:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f9e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004fa0:	429a      	cmp	r2, r3
 8004fa2:	d11b      	bne.n	8004fdc <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fae:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004fb0:	429a      	cmp	r2, r3
 8004fb2:	d113      	bne.n	8004fdc <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004fb4:	697b      	ldr	r3, [r7, #20]
 8004fb6:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fbe:	085b      	lsrs	r3, r3, #1
 8004fc0:	3b01      	subs	r3, #1
 8004fc2:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004fc4:	429a      	cmp	r2, r3
 8004fc6:	d109      	bne.n	8004fdc <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004fc8:	697b      	ldr	r3, [r7, #20]
 8004fca:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fd2:	085b      	lsrs	r3, r3, #1
 8004fd4:	3b01      	subs	r3, #1
 8004fd6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004fd8:	429a      	cmp	r2, r3
 8004fda:	d06b      	beq.n	80050b4 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004fdc:	69bb      	ldr	r3, [r7, #24]
 8004fde:	2b0c      	cmp	r3, #12
 8004fe0:	d062      	beq.n	80050a8 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004fe2:	4b32      	ldr	r3, [pc, #200]	@ (80050ac <HAL_RCC_OscConfig+0x778>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d001      	beq.n	8004ff2 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8004fee:	2301      	movs	r3, #1
 8004ff0:	e0ac      	b.n	800514c <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004ff2:	4b2e      	ldr	r3, [pc, #184]	@ (80050ac <HAL_RCC_OscConfig+0x778>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	4a2d      	ldr	r2, [pc, #180]	@ (80050ac <HAL_RCC_OscConfig+0x778>)
 8004ff8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004ffc:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004ffe:	f7fd f877 	bl	80020f0 <HAL_GetTick>
 8005002:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005004:	e008      	b.n	8005018 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005006:	f7fd f873 	bl	80020f0 <HAL_GetTick>
 800500a:	4602      	mov	r2, r0
 800500c:	693b      	ldr	r3, [r7, #16]
 800500e:	1ad3      	subs	r3, r2, r3
 8005010:	2b02      	cmp	r3, #2
 8005012:	d901      	bls.n	8005018 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8005014:	2303      	movs	r3, #3
 8005016:	e099      	b.n	800514c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005018:	4b24      	ldr	r3, [pc, #144]	@ (80050ac <HAL_RCC_OscConfig+0x778>)
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005020:	2b00      	cmp	r3, #0
 8005022:	d1f0      	bne.n	8005006 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005024:	4b21      	ldr	r3, [pc, #132]	@ (80050ac <HAL_RCC_OscConfig+0x778>)
 8005026:	68da      	ldr	r2, [r3, #12]
 8005028:	4b21      	ldr	r3, [pc, #132]	@ (80050b0 <HAL_RCC_OscConfig+0x77c>)
 800502a:	4013      	ands	r3, r2
 800502c:	687a      	ldr	r2, [r7, #4]
 800502e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005030:	687a      	ldr	r2, [r7, #4]
 8005032:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005034:	3a01      	subs	r2, #1
 8005036:	0112      	lsls	r2, r2, #4
 8005038:	4311      	orrs	r1, r2
 800503a:	687a      	ldr	r2, [r7, #4]
 800503c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800503e:	0212      	lsls	r2, r2, #8
 8005040:	4311      	orrs	r1, r2
 8005042:	687a      	ldr	r2, [r7, #4]
 8005044:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005046:	0852      	lsrs	r2, r2, #1
 8005048:	3a01      	subs	r2, #1
 800504a:	0552      	lsls	r2, r2, #21
 800504c:	4311      	orrs	r1, r2
 800504e:	687a      	ldr	r2, [r7, #4]
 8005050:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005052:	0852      	lsrs	r2, r2, #1
 8005054:	3a01      	subs	r2, #1
 8005056:	0652      	lsls	r2, r2, #25
 8005058:	4311      	orrs	r1, r2
 800505a:	687a      	ldr	r2, [r7, #4]
 800505c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800505e:	06d2      	lsls	r2, r2, #27
 8005060:	430a      	orrs	r2, r1
 8005062:	4912      	ldr	r1, [pc, #72]	@ (80050ac <HAL_RCC_OscConfig+0x778>)
 8005064:	4313      	orrs	r3, r2
 8005066:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005068:	4b10      	ldr	r3, [pc, #64]	@ (80050ac <HAL_RCC_OscConfig+0x778>)
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	4a0f      	ldr	r2, [pc, #60]	@ (80050ac <HAL_RCC_OscConfig+0x778>)
 800506e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005072:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005074:	4b0d      	ldr	r3, [pc, #52]	@ (80050ac <HAL_RCC_OscConfig+0x778>)
 8005076:	68db      	ldr	r3, [r3, #12]
 8005078:	4a0c      	ldr	r2, [pc, #48]	@ (80050ac <HAL_RCC_OscConfig+0x778>)
 800507a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800507e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005080:	f7fd f836 	bl	80020f0 <HAL_GetTick>
 8005084:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005086:	e008      	b.n	800509a <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005088:	f7fd f832 	bl	80020f0 <HAL_GetTick>
 800508c:	4602      	mov	r2, r0
 800508e:	693b      	ldr	r3, [r7, #16]
 8005090:	1ad3      	subs	r3, r2, r3
 8005092:	2b02      	cmp	r3, #2
 8005094:	d901      	bls.n	800509a <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8005096:	2303      	movs	r3, #3
 8005098:	e058      	b.n	800514c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800509a:	4b04      	ldr	r3, [pc, #16]	@ (80050ac <HAL_RCC_OscConfig+0x778>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d0f0      	beq.n	8005088 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80050a6:	e050      	b.n	800514a <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80050a8:	2301      	movs	r3, #1
 80050aa:	e04f      	b.n	800514c <HAL_RCC_OscConfig+0x818>
 80050ac:	40021000 	.word	0x40021000
 80050b0:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050b4:	4b27      	ldr	r3, [pc, #156]	@ (8005154 <HAL_RCC_OscConfig+0x820>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d144      	bne.n	800514a <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80050c0:	4b24      	ldr	r3, [pc, #144]	@ (8005154 <HAL_RCC_OscConfig+0x820>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4a23      	ldr	r2, [pc, #140]	@ (8005154 <HAL_RCC_OscConfig+0x820>)
 80050c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80050ca:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80050cc:	4b21      	ldr	r3, [pc, #132]	@ (8005154 <HAL_RCC_OscConfig+0x820>)
 80050ce:	68db      	ldr	r3, [r3, #12]
 80050d0:	4a20      	ldr	r2, [pc, #128]	@ (8005154 <HAL_RCC_OscConfig+0x820>)
 80050d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80050d6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80050d8:	f7fd f80a 	bl	80020f0 <HAL_GetTick>
 80050dc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050de:	e008      	b.n	80050f2 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050e0:	f7fd f806 	bl	80020f0 <HAL_GetTick>
 80050e4:	4602      	mov	r2, r0
 80050e6:	693b      	ldr	r3, [r7, #16]
 80050e8:	1ad3      	subs	r3, r2, r3
 80050ea:	2b02      	cmp	r3, #2
 80050ec:	d901      	bls.n	80050f2 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80050ee:	2303      	movs	r3, #3
 80050f0:	e02c      	b.n	800514c <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050f2:	4b18      	ldr	r3, [pc, #96]	@ (8005154 <HAL_RCC_OscConfig+0x820>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d0f0      	beq.n	80050e0 <HAL_RCC_OscConfig+0x7ac>
 80050fe:	e024      	b.n	800514a <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005100:	69bb      	ldr	r3, [r7, #24]
 8005102:	2b0c      	cmp	r3, #12
 8005104:	d01f      	beq.n	8005146 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005106:	4b13      	ldr	r3, [pc, #76]	@ (8005154 <HAL_RCC_OscConfig+0x820>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	4a12      	ldr	r2, [pc, #72]	@ (8005154 <HAL_RCC_OscConfig+0x820>)
 800510c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005110:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005112:	f7fc ffed 	bl	80020f0 <HAL_GetTick>
 8005116:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005118:	e008      	b.n	800512c <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800511a:	f7fc ffe9 	bl	80020f0 <HAL_GetTick>
 800511e:	4602      	mov	r2, r0
 8005120:	693b      	ldr	r3, [r7, #16]
 8005122:	1ad3      	subs	r3, r2, r3
 8005124:	2b02      	cmp	r3, #2
 8005126:	d901      	bls.n	800512c <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8005128:	2303      	movs	r3, #3
 800512a:	e00f      	b.n	800514c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800512c:	4b09      	ldr	r3, [pc, #36]	@ (8005154 <HAL_RCC_OscConfig+0x820>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005134:	2b00      	cmp	r3, #0
 8005136:	d1f0      	bne.n	800511a <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8005138:	4b06      	ldr	r3, [pc, #24]	@ (8005154 <HAL_RCC_OscConfig+0x820>)
 800513a:	68da      	ldr	r2, [r3, #12]
 800513c:	4905      	ldr	r1, [pc, #20]	@ (8005154 <HAL_RCC_OscConfig+0x820>)
 800513e:	4b06      	ldr	r3, [pc, #24]	@ (8005158 <HAL_RCC_OscConfig+0x824>)
 8005140:	4013      	ands	r3, r2
 8005142:	60cb      	str	r3, [r1, #12]
 8005144:	e001      	b.n	800514a <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005146:	2301      	movs	r3, #1
 8005148:	e000      	b.n	800514c <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 800514a:	2300      	movs	r3, #0
}
 800514c:	4618      	mov	r0, r3
 800514e:	3720      	adds	r7, #32
 8005150:	46bd      	mov	sp, r7
 8005152:	bd80      	pop	{r7, pc}
 8005154:	40021000 	.word	0x40021000
 8005158:	feeefffc 	.word	0xfeeefffc

0800515c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800515c:	b580      	push	{r7, lr}
 800515e:	b084      	sub	sp, #16
 8005160:	af00      	add	r7, sp, #0
 8005162:	6078      	str	r0, [r7, #4]
 8005164:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2b00      	cmp	r3, #0
 800516a:	d101      	bne.n	8005170 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800516c:	2301      	movs	r3, #1
 800516e:	e0e7      	b.n	8005340 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005170:	4b75      	ldr	r3, [pc, #468]	@ (8005348 <HAL_RCC_ClockConfig+0x1ec>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f003 0307 	and.w	r3, r3, #7
 8005178:	683a      	ldr	r2, [r7, #0]
 800517a:	429a      	cmp	r2, r3
 800517c:	d910      	bls.n	80051a0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800517e:	4b72      	ldr	r3, [pc, #456]	@ (8005348 <HAL_RCC_ClockConfig+0x1ec>)
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f023 0207 	bic.w	r2, r3, #7
 8005186:	4970      	ldr	r1, [pc, #448]	@ (8005348 <HAL_RCC_ClockConfig+0x1ec>)
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	4313      	orrs	r3, r2
 800518c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800518e:	4b6e      	ldr	r3, [pc, #440]	@ (8005348 <HAL_RCC_ClockConfig+0x1ec>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f003 0307 	and.w	r3, r3, #7
 8005196:	683a      	ldr	r2, [r7, #0]
 8005198:	429a      	cmp	r2, r3
 800519a:	d001      	beq.n	80051a0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800519c:	2301      	movs	r3, #1
 800519e:	e0cf      	b.n	8005340 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	f003 0302 	and.w	r3, r3, #2
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d010      	beq.n	80051ce <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	689a      	ldr	r2, [r3, #8]
 80051b0:	4b66      	ldr	r3, [pc, #408]	@ (800534c <HAL_RCC_ClockConfig+0x1f0>)
 80051b2:	689b      	ldr	r3, [r3, #8]
 80051b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80051b8:	429a      	cmp	r2, r3
 80051ba:	d908      	bls.n	80051ce <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80051bc:	4b63      	ldr	r3, [pc, #396]	@ (800534c <HAL_RCC_ClockConfig+0x1f0>)
 80051be:	689b      	ldr	r3, [r3, #8]
 80051c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	689b      	ldr	r3, [r3, #8]
 80051c8:	4960      	ldr	r1, [pc, #384]	@ (800534c <HAL_RCC_ClockConfig+0x1f0>)
 80051ca:	4313      	orrs	r3, r2
 80051cc:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	f003 0301 	and.w	r3, r3, #1
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d04c      	beq.n	8005274 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	685b      	ldr	r3, [r3, #4]
 80051de:	2b03      	cmp	r3, #3
 80051e0:	d107      	bne.n	80051f2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80051e2:	4b5a      	ldr	r3, [pc, #360]	@ (800534c <HAL_RCC_ClockConfig+0x1f0>)
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d121      	bne.n	8005232 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	e0a6      	b.n	8005340 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	685b      	ldr	r3, [r3, #4]
 80051f6:	2b02      	cmp	r3, #2
 80051f8:	d107      	bne.n	800520a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80051fa:	4b54      	ldr	r3, [pc, #336]	@ (800534c <HAL_RCC_ClockConfig+0x1f0>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005202:	2b00      	cmp	r3, #0
 8005204:	d115      	bne.n	8005232 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005206:	2301      	movs	r3, #1
 8005208:	e09a      	b.n	8005340 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d107      	bne.n	8005222 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005212:	4b4e      	ldr	r3, [pc, #312]	@ (800534c <HAL_RCC_ClockConfig+0x1f0>)
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	f003 0302 	and.w	r3, r3, #2
 800521a:	2b00      	cmp	r3, #0
 800521c:	d109      	bne.n	8005232 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800521e:	2301      	movs	r3, #1
 8005220:	e08e      	b.n	8005340 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005222:	4b4a      	ldr	r3, [pc, #296]	@ (800534c <HAL_RCC_ClockConfig+0x1f0>)
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800522a:	2b00      	cmp	r3, #0
 800522c:	d101      	bne.n	8005232 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800522e:	2301      	movs	r3, #1
 8005230:	e086      	b.n	8005340 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005232:	4b46      	ldr	r3, [pc, #280]	@ (800534c <HAL_RCC_ClockConfig+0x1f0>)
 8005234:	689b      	ldr	r3, [r3, #8]
 8005236:	f023 0203 	bic.w	r2, r3, #3
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	685b      	ldr	r3, [r3, #4]
 800523e:	4943      	ldr	r1, [pc, #268]	@ (800534c <HAL_RCC_ClockConfig+0x1f0>)
 8005240:	4313      	orrs	r3, r2
 8005242:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005244:	f7fc ff54 	bl	80020f0 <HAL_GetTick>
 8005248:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800524a:	e00a      	b.n	8005262 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800524c:	f7fc ff50 	bl	80020f0 <HAL_GetTick>
 8005250:	4602      	mov	r2, r0
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	1ad3      	subs	r3, r2, r3
 8005256:	f241 3288 	movw	r2, #5000	@ 0x1388
 800525a:	4293      	cmp	r3, r2
 800525c:	d901      	bls.n	8005262 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800525e:	2303      	movs	r3, #3
 8005260:	e06e      	b.n	8005340 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005262:	4b3a      	ldr	r3, [pc, #232]	@ (800534c <HAL_RCC_ClockConfig+0x1f0>)
 8005264:	689b      	ldr	r3, [r3, #8]
 8005266:	f003 020c 	and.w	r2, r3, #12
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	009b      	lsls	r3, r3, #2
 8005270:	429a      	cmp	r2, r3
 8005272:	d1eb      	bne.n	800524c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	f003 0302 	and.w	r3, r3, #2
 800527c:	2b00      	cmp	r3, #0
 800527e:	d010      	beq.n	80052a2 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	689a      	ldr	r2, [r3, #8]
 8005284:	4b31      	ldr	r3, [pc, #196]	@ (800534c <HAL_RCC_ClockConfig+0x1f0>)
 8005286:	689b      	ldr	r3, [r3, #8]
 8005288:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800528c:	429a      	cmp	r2, r3
 800528e:	d208      	bcs.n	80052a2 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005290:	4b2e      	ldr	r3, [pc, #184]	@ (800534c <HAL_RCC_ClockConfig+0x1f0>)
 8005292:	689b      	ldr	r3, [r3, #8]
 8005294:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	492b      	ldr	r1, [pc, #172]	@ (800534c <HAL_RCC_ClockConfig+0x1f0>)
 800529e:	4313      	orrs	r3, r2
 80052a0:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80052a2:	4b29      	ldr	r3, [pc, #164]	@ (8005348 <HAL_RCC_ClockConfig+0x1ec>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f003 0307 	and.w	r3, r3, #7
 80052aa:	683a      	ldr	r2, [r7, #0]
 80052ac:	429a      	cmp	r2, r3
 80052ae:	d210      	bcs.n	80052d2 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052b0:	4b25      	ldr	r3, [pc, #148]	@ (8005348 <HAL_RCC_ClockConfig+0x1ec>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f023 0207 	bic.w	r2, r3, #7
 80052b8:	4923      	ldr	r1, [pc, #140]	@ (8005348 <HAL_RCC_ClockConfig+0x1ec>)
 80052ba:	683b      	ldr	r3, [r7, #0]
 80052bc:	4313      	orrs	r3, r2
 80052be:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80052c0:	4b21      	ldr	r3, [pc, #132]	@ (8005348 <HAL_RCC_ClockConfig+0x1ec>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f003 0307 	and.w	r3, r3, #7
 80052c8:	683a      	ldr	r2, [r7, #0]
 80052ca:	429a      	cmp	r2, r3
 80052cc:	d001      	beq.n	80052d2 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80052ce:	2301      	movs	r3, #1
 80052d0:	e036      	b.n	8005340 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f003 0304 	and.w	r3, r3, #4
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d008      	beq.n	80052f0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80052de:	4b1b      	ldr	r3, [pc, #108]	@ (800534c <HAL_RCC_ClockConfig+0x1f0>)
 80052e0:	689b      	ldr	r3, [r3, #8]
 80052e2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	68db      	ldr	r3, [r3, #12]
 80052ea:	4918      	ldr	r1, [pc, #96]	@ (800534c <HAL_RCC_ClockConfig+0x1f0>)
 80052ec:	4313      	orrs	r3, r2
 80052ee:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	f003 0308 	and.w	r3, r3, #8
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d009      	beq.n	8005310 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80052fc:	4b13      	ldr	r3, [pc, #76]	@ (800534c <HAL_RCC_ClockConfig+0x1f0>)
 80052fe:	689b      	ldr	r3, [r3, #8]
 8005300:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	691b      	ldr	r3, [r3, #16]
 8005308:	00db      	lsls	r3, r3, #3
 800530a:	4910      	ldr	r1, [pc, #64]	@ (800534c <HAL_RCC_ClockConfig+0x1f0>)
 800530c:	4313      	orrs	r3, r2
 800530e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005310:	f000 f824 	bl	800535c <HAL_RCC_GetSysClockFreq>
 8005314:	4602      	mov	r2, r0
 8005316:	4b0d      	ldr	r3, [pc, #52]	@ (800534c <HAL_RCC_ClockConfig+0x1f0>)
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	091b      	lsrs	r3, r3, #4
 800531c:	f003 030f 	and.w	r3, r3, #15
 8005320:	490b      	ldr	r1, [pc, #44]	@ (8005350 <HAL_RCC_ClockConfig+0x1f4>)
 8005322:	5ccb      	ldrb	r3, [r1, r3]
 8005324:	f003 031f 	and.w	r3, r3, #31
 8005328:	fa22 f303 	lsr.w	r3, r2, r3
 800532c:	4a09      	ldr	r2, [pc, #36]	@ (8005354 <HAL_RCC_ClockConfig+0x1f8>)
 800532e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005330:	4b09      	ldr	r3, [pc, #36]	@ (8005358 <HAL_RCC_ClockConfig+0x1fc>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	4618      	mov	r0, r3
 8005336:	f7fc fe8b 	bl	8002050 <HAL_InitTick>
 800533a:	4603      	mov	r3, r0
 800533c:	72fb      	strb	r3, [r7, #11]

  return status;
 800533e:	7afb      	ldrb	r3, [r7, #11]
}
 8005340:	4618      	mov	r0, r3
 8005342:	3710      	adds	r7, #16
 8005344:	46bd      	mov	sp, r7
 8005346:	bd80      	pop	{r7, pc}
 8005348:	40022000 	.word	0x40022000
 800534c:	40021000 	.word	0x40021000
 8005350:	0800c000 	.word	0x0800c000
 8005354:	20000004 	.word	0x20000004
 8005358:	20000008 	.word	0x20000008

0800535c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800535c:	b480      	push	{r7}
 800535e:	b089      	sub	sp, #36	@ 0x24
 8005360:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005362:	2300      	movs	r3, #0
 8005364:	61fb      	str	r3, [r7, #28]
 8005366:	2300      	movs	r3, #0
 8005368:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800536a:	4b3e      	ldr	r3, [pc, #248]	@ (8005464 <HAL_RCC_GetSysClockFreq+0x108>)
 800536c:	689b      	ldr	r3, [r3, #8]
 800536e:	f003 030c 	and.w	r3, r3, #12
 8005372:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005374:	4b3b      	ldr	r3, [pc, #236]	@ (8005464 <HAL_RCC_GetSysClockFreq+0x108>)
 8005376:	68db      	ldr	r3, [r3, #12]
 8005378:	f003 0303 	and.w	r3, r3, #3
 800537c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800537e:	693b      	ldr	r3, [r7, #16]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d005      	beq.n	8005390 <HAL_RCC_GetSysClockFreq+0x34>
 8005384:	693b      	ldr	r3, [r7, #16]
 8005386:	2b0c      	cmp	r3, #12
 8005388:	d121      	bne.n	80053ce <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	2b01      	cmp	r3, #1
 800538e:	d11e      	bne.n	80053ce <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005390:	4b34      	ldr	r3, [pc, #208]	@ (8005464 <HAL_RCC_GetSysClockFreq+0x108>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f003 0308 	and.w	r3, r3, #8
 8005398:	2b00      	cmp	r3, #0
 800539a:	d107      	bne.n	80053ac <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800539c:	4b31      	ldr	r3, [pc, #196]	@ (8005464 <HAL_RCC_GetSysClockFreq+0x108>)
 800539e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80053a2:	0a1b      	lsrs	r3, r3, #8
 80053a4:	f003 030f 	and.w	r3, r3, #15
 80053a8:	61fb      	str	r3, [r7, #28]
 80053aa:	e005      	b.n	80053b8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80053ac:	4b2d      	ldr	r3, [pc, #180]	@ (8005464 <HAL_RCC_GetSysClockFreq+0x108>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	091b      	lsrs	r3, r3, #4
 80053b2:	f003 030f 	and.w	r3, r3, #15
 80053b6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80053b8:	4a2b      	ldr	r2, [pc, #172]	@ (8005468 <HAL_RCC_GetSysClockFreq+0x10c>)
 80053ba:	69fb      	ldr	r3, [r7, #28]
 80053bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80053c0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80053c2:	693b      	ldr	r3, [r7, #16]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d10d      	bne.n	80053e4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80053c8:	69fb      	ldr	r3, [r7, #28]
 80053ca:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80053cc:	e00a      	b.n	80053e4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80053ce:	693b      	ldr	r3, [r7, #16]
 80053d0:	2b04      	cmp	r3, #4
 80053d2:	d102      	bne.n	80053da <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80053d4:	4b25      	ldr	r3, [pc, #148]	@ (800546c <HAL_RCC_GetSysClockFreq+0x110>)
 80053d6:	61bb      	str	r3, [r7, #24]
 80053d8:	e004      	b.n	80053e4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80053da:	693b      	ldr	r3, [r7, #16]
 80053dc:	2b08      	cmp	r3, #8
 80053de:	d101      	bne.n	80053e4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80053e0:	4b23      	ldr	r3, [pc, #140]	@ (8005470 <HAL_RCC_GetSysClockFreq+0x114>)
 80053e2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80053e4:	693b      	ldr	r3, [r7, #16]
 80053e6:	2b0c      	cmp	r3, #12
 80053e8:	d134      	bne.n	8005454 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80053ea:	4b1e      	ldr	r3, [pc, #120]	@ (8005464 <HAL_RCC_GetSysClockFreq+0x108>)
 80053ec:	68db      	ldr	r3, [r3, #12]
 80053ee:	f003 0303 	and.w	r3, r3, #3
 80053f2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	2b02      	cmp	r3, #2
 80053f8:	d003      	beq.n	8005402 <HAL_RCC_GetSysClockFreq+0xa6>
 80053fa:	68bb      	ldr	r3, [r7, #8]
 80053fc:	2b03      	cmp	r3, #3
 80053fe:	d003      	beq.n	8005408 <HAL_RCC_GetSysClockFreq+0xac>
 8005400:	e005      	b.n	800540e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005402:	4b1a      	ldr	r3, [pc, #104]	@ (800546c <HAL_RCC_GetSysClockFreq+0x110>)
 8005404:	617b      	str	r3, [r7, #20]
      break;
 8005406:	e005      	b.n	8005414 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005408:	4b19      	ldr	r3, [pc, #100]	@ (8005470 <HAL_RCC_GetSysClockFreq+0x114>)
 800540a:	617b      	str	r3, [r7, #20]
      break;
 800540c:	e002      	b.n	8005414 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800540e:	69fb      	ldr	r3, [r7, #28]
 8005410:	617b      	str	r3, [r7, #20]
      break;
 8005412:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005414:	4b13      	ldr	r3, [pc, #76]	@ (8005464 <HAL_RCC_GetSysClockFreq+0x108>)
 8005416:	68db      	ldr	r3, [r3, #12]
 8005418:	091b      	lsrs	r3, r3, #4
 800541a:	f003 0307 	and.w	r3, r3, #7
 800541e:	3301      	adds	r3, #1
 8005420:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005422:	4b10      	ldr	r3, [pc, #64]	@ (8005464 <HAL_RCC_GetSysClockFreq+0x108>)
 8005424:	68db      	ldr	r3, [r3, #12]
 8005426:	0a1b      	lsrs	r3, r3, #8
 8005428:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800542c:	697a      	ldr	r2, [r7, #20]
 800542e:	fb03 f202 	mul.w	r2, r3, r2
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	fbb2 f3f3 	udiv	r3, r2, r3
 8005438:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800543a:	4b0a      	ldr	r3, [pc, #40]	@ (8005464 <HAL_RCC_GetSysClockFreq+0x108>)
 800543c:	68db      	ldr	r3, [r3, #12]
 800543e:	0e5b      	lsrs	r3, r3, #25
 8005440:	f003 0303 	and.w	r3, r3, #3
 8005444:	3301      	adds	r3, #1
 8005446:	005b      	lsls	r3, r3, #1
 8005448:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800544a:	697a      	ldr	r2, [r7, #20]
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005452:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005454:	69bb      	ldr	r3, [r7, #24]
}
 8005456:	4618      	mov	r0, r3
 8005458:	3724      	adds	r7, #36	@ 0x24
 800545a:	46bd      	mov	sp, r7
 800545c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005460:	4770      	bx	lr
 8005462:	bf00      	nop
 8005464:	40021000 	.word	0x40021000
 8005468:	0800c018 	.word	0x0800c018
 800546c:	00f42400 	.word	0x00f42400
 8005470:	007a1200 	.word	0x007a1200

08005474 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005474:	b480      	push	{r7}
 8005476:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005478:	4b03      	ldr	r3, [pc, #12]	@ (8005488 <HAL_RCC_GetHCLKFreq+0x14>)
 800547a:	681b      	ldr	r3, [r3, #0]
}
 800547c:	4618      	mov	r0, r3
 800547e:	46bd      	mov	sp, r7
 8005480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005484:	4770      	bx	lr
 8005486:	bf00      	nop
 8005488:	20000004 	.word	0x20000004

0800548c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800548c:	b580      	push	{r7, lr}
 800548e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005490:	f7ff fff0 	bl	8005474 <HAL_RCC_GetHCLKFreq>
 8005494:	4602      	mov	r2, r0
 8005496:	4b06      	ldr	r3, [pc, #24]	@ (80054b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005498:	689b      	ldr	r3, [r3, #8]
 800549a:	0a1b      	lsrs	r3, r3, #8
 800549c:	f003 0307 	and.w	r3, r3, #7
 80054a0:	4904      	ldr	r1, [pc, #16]	@ (80054b4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80054a2:	5ccb      	ldrb	r3, [r1, r3]
 80054a4:	f003 031f 	and.w	r3, r3, #31
 80054a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	bd80      	pop	{r7, pc}
 80054b0:	40021000 	.word	0x40021000
 80054b4:	0800c010 	.word	0x0800c010

080054b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80054bc:	f7ff ffda 	bl	8005474 <HAL_RCC_GetHCLKFreq>
 80054c0:	4602      	mov	r2, r0
 80054c2:	4b06      	ldr	r3, [pc, #24]	@ (80054dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80054c4:	689b      	ldr	r3, [r3, #8]
 80054c6:	0adb      	lsrs	r3, r3, #11
 80054c8:	f003 0307 	and.w	r3, r3, #7
 80054cc:	4904      	ldr	r1, [pc, #16]	@ (80054e0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80054ce:	5ccb      	ldrb	r3, [r1, r3]
 80054d0:	f003 031f 	and.w	r3, r3, #31
 80054d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80054d8:	4618      	mov	r0, r3
 80054da:	bd80      	pop	{r7, pc}
 80054dc:	40021000 	.word	0x40021000
 80054e0:	0800c010 	.word	0x0800c010

080054e4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b086      	sub	sp, #24
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80054ec:	2300      	movs	r3, #0
 80054ee:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80054f0:	4b2a      	ldr	r3, [pc, #168]	@ (800559c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80054f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d003      	beq.n	8005504 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80054fc:	f7ff f9b6 	bl	800486c <HAL_PWREx_GetVoltageRange>
 8005500:	6178      	str	r0, [r7, #20]
 8005502:	e014      	b.n	800552e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005504:	4b25      	ldr	r3, [pc, #148]	@ (800559c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005506:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005508:	4a24      	ldr	r2, [pc, #144]	@ (800559c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800550a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800550e:	6593      	str	r3, [r2, #88]	@ 0x58
 8005510:	4b22      	ldr	r3, [pc, #136]	@ (800559c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005512:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005514:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005518:	60fb      	str	r3, [r7, #12]
 800551a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800551c:	f7ff f9a6 	bl	800486c <HAL_PWREx_GetVoltageRange>
 8005520:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005522:	4b1e      	ldr	r3, [pc, #120]	@ (800559c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005524:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005526:	4a1d      	ldr	r2, [pc, #116]	@ (800559c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8005528:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800552c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800552e:	697b      	ldr	r3, [r7, #20]
 8005530:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005534:	d10b      	bne.n	800554e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	2b80      	cmp	r3, #128	@ 0x80
 800553a:	d919      	bls.n	8005570 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2ba0      	cmp	r3, #160	@ 0xa0
 8005540:	d902      	bls.n	8005548 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005542:	2302      	movs	r3, #2
 8005544:	613b      	str	r3, [r7, #16]
 8005546:	e013      	b.n	8005570 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005548:	2301      	movs	r3, #1
 800554a:	613b      	str	r3, [r7, #16]
 800554c:	e010      	b.n	8005570 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2b80      	cmp	r3, #128	@ 0x80
 8005552:	d902      	bls.n	800555a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8005554:	2303      	movs	r3, #3
 8005556:	613b      	str	r3, [r7, #16]
 8005558:	e00a      	b.n	8005570 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	2b80      	cmp	r3, #128	@ 0x80
 800555e:	d102      	bne.n	8005566 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005560:	2302      	movs	r3, #2
 8005562:	613b      	str	r3, [r7, #16]
 8005564:	e004      	b.n	8005570 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2b70      	cmp	r3, #112	@ 0x70
 800556a:	d101      	bne.n	8005570 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800556c:	2301      	movs	r3, #1
 800556e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005570:	4b0b      	ldr	r3, [pc, #44]	@ (80055a0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f023 0207 	bic.w	r2, r3, #7
 8005578:	4909      	ldr	r1, [pc, #36]	@ (80055a0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800557a:	693b      	ldr	r3, [r7, #16]
 800557c:	4313      	orrs	r3, r2
 800557e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005580:	4b07      	ldr	r3, [pc, #28]	@ (80055a0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f003 0307 	and.w	r3, r3, #7
 8005588:	693a      	ldr	r2, [r7, #16]
 800558a:	429a      	cmp	r2, r3
 800558c:	d001      	beq.n	8005592 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800558e:	2301      	movs	r3, #1
 8005590:	e000      	b.n	8005594 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8005592:	2300      	movs	r3, #0
}
 8005594:	4618      	mov	r0, r3
 8005596:	3718      	adds	r7, #24
 8005598:	46bd      	mov	sp, r7
 800559a:	bd80      	pop	{r7, pc}
 800559c:	40021000 	.word	0x40021000
 80055a0:	40022000 	.word	0x40022000

080055a4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b086      	sub	sp, #24
 80055a8:	af00      	add	r7, sp, #0
 80055aa:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80055ac:	2300      	movs	r3, #0
 80055ae:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80055b0:	2300      	movs	r3, #0
 80055b2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d031      	beq.n	8005624 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055c4:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80055c8:	d01a      	beq.n	8005600 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80055ca:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80055ce:	d814      	bhi.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0x56>
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d009      	beq.n	80055e8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80055d4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80055d8:	d10f      	bne.n	80055fa <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80055da:	4b5d      	ldr	r3, [pc, #372]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80055dc:	68db      	ldr	r3, [r3, #12]
 80055de:	4a5c      	ldr	r2, [pc, #368]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80055e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055e4:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80055e6:	e00c      	b.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	3304      	adds	r3, #4
 80055ec:	2100      	movs	r1, #0
 80055ee:	4618      	mov	r0, r3
 80055f0:	f000 f9de 	bl	80059b0 <RCCEx_PLLSAI1_Config>
 80055f4:	4603      	mov	r3, r0
 80055f6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80055f8:	e003      	b.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80055fa:	2301      	movs	r3, #1
 80055fc:	74fb      	strb	r3, [r7, #19]
      break;
 80055fe:	e000      	b.n	8005602 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8005600:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005602:	7cfb      	ldrb	r3, [r7, #19]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d10b      	bne.n	8005620 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005608:	4b51      	ldr	r3, [pc, #324]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800560a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800560e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005616:	494e      	ldr	r1, [pc, #312]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005618:	4313      	orrs	r3, r2
 800561a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800561e:	e001      	b.n	8005624 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005620:	7cfb      	ldrb	r3, [r7, #19]
 8005622:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800562c:	2b00      	cmp	r3, #0
 800562e:	f000 809e 	beq.w	800576e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005632:	2300      	movs	r3, #0
 8005634:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005636:	4b46      	ldr	r3, [pc, #280]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005638:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800563a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800563e:	2b00      	cmp	r3, #0
 8005640:	d101      	bne.n	8005646 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8005642:	2301      	movs	r3, #1
 8005644:	e000      	b.n	8005648 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8005646:	2300      	movs	r3, #0
 8005648:	2b00      	cmp	r3, #0
 800564a:	d00d      	beq.n	8005668 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800564c:	4b40      	ldr	r3, [pc, #256]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800564e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005650:	4a3f      	ldr	r2, [pc, #252]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005652:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005656:	6593      	str	r3, [r2, #88]	@ 0x58
 8005658:	4b3d      	ldr	r3, [pc, #244]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800565a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800565c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005660:	60bb      	str	r3, [r7, #8]
 8005662:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005664:	2301      	movs	r3, #1
 8005666:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005668:	4b3a      	ldr	r3, [pc, #232]	@ (8005754 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4a39      	ldr	r2, [pc, #228]	@ (8005754 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800566e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005672:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005674:	f7fc fd3c 	bl	80020f0 <HAL_GetTick>
 8005678:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800567a:	e009      	b.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800567c:	f7fc fd38 	bl	80020f0 <HAL_GetTick>
 8005680:	4602      	mov	r2, r0
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	1ad3      	subs	r3, r2, r3
 8005686:	2b02      	cmp	r3, #2
 8005688:	d902      	bls.n	8005690 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 800568a:	2303      	movs	r3, #3
 800568c:	74fb      	strb	r3, [r7, #19]
        break;
 800568e:	e005      	b.n	800569c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005690:	4b30      	ldr	r3, [pc, #192]	@ (8005754 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005698:	2b00      	cmp	r3, #0
 800569a:	d0ef      	beq.n	800567c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 800569c:	7cfb      	ldrb	r3, [r7, #19]
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d15a      	bne.n	8005758 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80056a2:	4b2b      	ldr	r3, [pc, #172]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80056a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056a8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80056ac:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80056ae:	697b      	ldr	r3, [r7, #20]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d01e      	beq.n	80056f2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80056b8:	697a      	ldr	r2, [r7, #20]
 80056ba:	429a      	cmp	r2, r3
 80056bc:	d019      	beq.n	80056f2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80056be:	4b24      	ldr	r3, [pc, #144]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80056c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056c8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80056ca:	4b21      	ldr	r3, [pc, #132]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80056cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056d0:	4a1f      	ldr	r2, [pc, #124]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80056d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80056d6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80056da:	4b1d      	ldr	r3, [pc, #116]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80056dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80056e0:	4a1b      	ldr	r2, [pc, #108]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80056e2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80056e6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80056ea:	4a19      	ldr	r2, [pc, #100]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80056ec:	697b      	ldr	r3, [r7, #20]
 80056ee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80056f2:	697b      	ldr	r3, [r7, #20]
 80056f4:	f003 0301 	and.w	r3, r3, #1
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d016      	beq.n	800572a <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056fc:	f7fc fcf8 	bl	80020f0 <HAL_GetTick>
 8005700:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005702:	e00b      	b.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005704:	f7fc fcf4 	bl	80020f0 <HAL_GetTick>
 8005708:	4602      	mov	r2, r0
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	1ad3      	subs	r3, r2, r3
 800570e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005712:	4293      	cmp	r3, r2
 8005714:	d902      	bls.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8005716:	2303      	movs	r3, #3
 8005718:	74fb      	strb	r3, [r7, #19]
            break;
 800571a:	e006      	b.n	800572a <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800571c:	4b0c      	ldr	r3, [pc, #48]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800571e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005722:	f003 0302 	and.w	r3, r3, #2
 8005726:	2b00      	cmp	r3, #0
 8005728:	d0ec      	beq.n	8005704 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 800572a:	7cfb      	ldrb	r3, [r7, #19]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d10b      	bne.n	8005748 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005730:	4b07      	ldr	r3, [pc, #28]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005732:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005736:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800573e:	4904      	ldr	r1, [pc, #16]	@ (8005750 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8005740:	4313      	orrs	r3, r2
 8005742:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005746:	e009      	b.n	800575c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005748:	7cfb      	ldrb	r3, [r7, #19]
 800574a:	74bb      	strb	r3, [r7, #18]
 800574c:	e006      	b.n	800575c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800574e:	bf00      	nop
 8005750:	40021000 	.word	0x40021000
 8005754:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005758:	7cfb      	ldrb	r3, [r7, #19]
 800575a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800575c:	7c7b      	ldrb	r3, [r7, #17]
 800575e:	2b01      	cmp	r3, #1
 8005760:	d105      	bne.n	800576e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005762:	4b8a      	ldr	r3, [pc, #552]	@ (800598c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005764:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005766:	4a89      	ldr	r2, [pc, #548]	@ (800598c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005768:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800576c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	681b      	ldr	r3, [r3, #0]
 8005772:	f003 0301 	and.w	r3, r3, #1
 8005776:	2b00      	cmp	r3, #0
 8005778:	d00a      	beq.n	8005790 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800577a:	4b84      	ldr	r3, [pc, #528]	@ (800598c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800577c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005780:	f023 0203 	bic.w	r2, r3, #3
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	6a1b      	ldr	r3, [r3, #32]
 8005788:	4980      	ldr	r1, [pc, #512]	@ (800598c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800578a:	4313      	orrs	r3, r2
 800578c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	f003 0302 	and.w	r3, r3, #2
 8005798:	2b00      	cmp	r3, #0
 800579a:	d00a      	beq.n	80057b2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800579c:	4b7b      	ldr	r3, [pc, #492]	@ (800598c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800579e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057a2:	f023 020c 	bic.w	r2, r3, #12
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057aa:	4978      	ldr	r1, [pc, #480]	@ (800598c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80057ac:	4313      	orrs	r3, r2
 80057ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f003 0320 	and.w	r3, r3, #32
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d00a      	beq.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80057be:	4b73      	ldr	r3, [pc, #460]	@ (800598c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80057c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057c4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057cc:	496f      	ldr	r1, [pc, #444]	@ (800598c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80057ce:	4313      	orrs	r3, r2
 80057d0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d00a      	beq.n	80057f6 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80057e0:	4b6a      	ldr	r3, [pc, #424]	@ (800598c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80057e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057e6:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80057ee:	4967      	ldr	r1, [pc, #412]	@ (800598c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80057f0:	4313      	orrs	r3, r2
 80057f2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d00a      	beq.n	8005818 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005802:	4b62      	ldr	r3, [pc, #392]	@ (800598c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005804:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005808:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005810:	495e      	ldr	r1, [pc, #376]	@ (800598c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005812:	4313      	orrs	r3, r2
 8005814:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005820:	2b00      	cmp	r3, #0
 8005822:	d00a      	beq.n	800583a <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005824:	4b59      	ldr	r3, [pc, #356]	@ (800598c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005826:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800582a:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005832:	4956      	ldr	r1, [pc, #344]	@ (800598c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005834:	4313      	orrs	r3, r2
 8005836:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005842:	2b00      	cmp	r3, #0
 8005844:	d00a      	beq.n	800585c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005846:	4b51      	ldr	r3, [pc, #324]	@ (800598c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005848:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800584c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005854:	494d      	ldr	r1, [pc, #308]	@ (800598c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005856:	4313      	orrs	r3, r2
 8005858:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005864:	2b00      	cmp	r3, #0
 8005866:	d028      	beq.n	80058ba <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005868:	4b48      	ldr	r3, [pc, #288]	@ (800598c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800586a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800586e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005876:	4945      	ldr	r1, [pc, #276]	@ (800598c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005878:	4313      	orrs	r3, r2
 800587a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005882:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005886:	d106      	bne.n	8005896 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005888:	4b40      	ldr	r3, [pc, #256]	@ (800598c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800588a:	68db      	ldr	r3, [r3, #12]
 800588c:	4a3f      	ldr	r2, [pc, #252]	@ (800598c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800588e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005892:	60d3      	str	r3, [r2, #12]
 8005894:	e011      	b.n	80058ba <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800589a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800589e:	d10c      	bne.n	80058ba <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	3304      	adds	r3, #4
 80058a4:	2101      	movs	r1, #1
 80058a6:	4618      	mov	r0, r3
 80058a8:	f000 f882 	bl	80059b0 <RCCEx_PLLSAI1_Config>
 80058ac:	4603      	mov	r3, r0
 80058ae:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80058b0:	7cfb      	ldrb	r3, [r7, #19]
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d001      	beq.n	80058ba <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 80058b6:	7cfb      	ldrb	r3, [r7, #19]
 80058b8:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d028      	beq.n	8005918 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80058c6:	4b31      	ldr	r3, [pc, #196]	@ (800598c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80058c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058cc:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058d4:	492d      	ldr	r1, [pc, #180]	@ (800598c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80058d6:	4313      	orrs	r3, r2
 80058d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058e0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80058e4:	d106      	bne.n	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80058e6:	4b29      	ldr	r3, [pc, #164]	@ (800598c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80058e8:	68db      	ldr	r3, [r3, #12]
 80058ea:	4a28      	ldr	r2, [pc, #160]	@ (800598c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80058ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80058f0:	60d3      	str	r3, [r2, #12]
 80058f2:	e011      	b.n	8005918 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80058f8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80058fc:	d10c      	bne.n	8005918 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	3304      	adds	r3, #4
 8005902:	2101      	movs	r1, #1
 8005904:	4618      	mov	r0, r3
 8005906:	f000 f853 	bl	80059b0 <RCCEx_PLLSAI1_Config>
 800590a:	4603      	mov	r3, r0
 800590c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800590e:	7cfb      	ldrb	r3, [r7, #19]
 8005910:	2b00      	cmp	r3, #0
 8005912:	d001      	beq.n	8005918 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8005914:	7cfb      	ldrb	r3, [r7, #19]
 8005916:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005920:	2b00      	cmp	r3, #0
 8005922:	d01c      	beq.n	800595e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005924:	4b19      	ldr	r3, [pc, #100]	@ (800598c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005926:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800592a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005932:	4916      	ldr	r1, [pc, #88]	@ (800598c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8005934:	4313      	orrs	r3, r2
 8005936:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800593e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005942:	d10c      	bne.n	800595e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	3304      	adds	r3, #4
 8005948:	2102      	movs	r1, #2
 800594a:	4618      	mov	r0, r3
 800594c:	f000 f830 	bl	80059b0 <RCCEx_PLLSAI1_Config>
 8005950:	4603      	mov	r3, r0
 8005952:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005954:	7cfb      	ldrb	r3, [r7, #19]
 8005956:	2b00      	cmp	r3, #0
 8005958:	d001      	beq.n	800595e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 800595a:	7cfb      	ldrb	r3, [r7, #19]
 800595c:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005966:	2b00      	cmp	r3, #0
 8005968:	d00a      	beq.n	8005980 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800596a:	4b08      	ldr	r3, [pc, #32]	@ (800598c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800596c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005970:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005978:	4904      	ldr	r1, [pc, #16]	@ (800598c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800597a:	4313      	orrs	r3, r2
 800597c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005980:	7cbb      	ldrb	r3, [r7, #18]
}
 8005982:	4618      	mov	r0, r3
 8005984:	3718      	adds	r7, #24
 8005986:	46bd      	mov	sp, r7
 8005988:	bd80      	pop	{r7, pc}
 800598a:	bf00      	nop
 800598c:	40021000 	.word	0x40021000

08005990 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8005990:	b480      	push	{r7}
 8005992:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8005994:	4b05      	ldr	r3, [pc, #20]	@ (80059ac <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	4a04      	ldr	r2, [pc, #16]	@ (80059ac <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800599a:	f043 0304 	orr.w	r3, r3, #4
 800599e:	6013      	str	r3, [r2, #0]
}
 80059a0:	bf00      	nop
 80059a2:	46bd      	mov	sp, r7
 80059a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a8:	4770      	bx	lr
 80059aa:	bf00      	nop
 80059ac:	40021000 	.word	0x40021000

080059b0 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b084      	sub	sp, #16
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
 80059b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80059ba:	2300      	movs	r3, #0
 80059bc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80059be:	4b74      	ldr	r3, [pc, #464]	@ (8005b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 80059c0:	68db      	ldr	r3, [r3, #12]
 80059c2:	f003 0303 	and.w	r3, r3, #3
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d018      	beq.n	80059fc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80059ca:	4b71      	ldr	r3, [pc, #452]	@ (8005b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 80059cc:	68db      	ldr	r3, [r3, #12]
 80059ce:	f003 0203 	and.w	r2, r3, #3
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	429a      	cmp	r2, r3
 80059d8:	d10d      	bne.n	80059f6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
       ||
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d009      	beq.n	80059f6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80059e2:	4b6b      	ldr	r3, [pc, #428]	@ (8005b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 80059e4:	68db      	ldr	r3, [r3, #12]
 80059e6:	091b      	lsrs	r3, r3, #4
 80059e8:	f003 0307 	and.w	r3, r3, #7
 80059ec:	1c5a      	adds	r2, r3, #1
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	685b      	ldr	r3, [r3, #4]
       ||
 80059f2:	429a      	cmp	r2, r3
 80059f4:	d047      	beq.n	8005a86 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80059f6:	2301      	movs	r3, #1
 80059f8:	73fb      	strb	r3, [r7, #15]
 80059fa:	e044      	b.n	8005a86 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	2b03      	cmp	r3, #3
 8005a02:	d018      	beq.n	8005a36 <RCCEx_PLLSAI1_Config+0x86>
 8005a04:	2b03      	cmp	r3, #3
 8005a06:	d825      	bhi.n	8005a54 <RCCEx_PLLSAI1_Config+0xa4>
 8005a08:	2b01      	cmp	r3, #1
 8005a0a:	d002      	beq.n	8005a12 <RCCEx_PLLSAI1_Config+0x62>
 8005a0c:	2b02      	cmp	r3, #2
 8005a0e:	d009      	beq.n	8005a24 <RCCEx_PLLSAI1_Config+0x74>
 8005a10:	e020      	b.n	8005a54 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005a12:	4b5f      	ldr	r3, [pc, #380]	@ (8005b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f003 0302 	and.w	r3, r3, #2
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d11d      	bne.n	8005a5a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005a1e:	2301      	movs	r3, #1
 8005a20:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005a22:	e01a      	b.n	8005a5a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005a24:	4b5a      	ldr	r3, [pc, #360]	@ (8005b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d116      	bne.n	8005a5e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005a30:	2301      	movs	r3, #1
 8005a32:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005a34:	e013      	b.n	8005a5e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005a36:	4b56      	ldr	r3, [pc, #344]	@ (8005b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d10f      	bne.n	8005a62 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005a42:	4b53      	ldr	r3, [pc, #332]	@ (8005b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d109      	bne.n	8005a62 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005a4e:	2301      	movs	r3, #1
 8005a50:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005a52:	e006      	b.n	8005a62 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005a54:	2301      	movs	r3, #1
 8005a56:	73fb      	strb	r3, [r7, #15]
      break;
 8005a58:	e004      	b.n	8005a64 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005a5a:	bf00      	nop
 8005a5c:	e002      	b.n	8005a64 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005a5e:	bf00      	nop
 8005a60:	e000      	b.n	8005a64 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005a62:	bf00      	nop
    }

    if(status == HAL_OK)
 8005a64:	7bfb      	ldrb	r3, [r7, #15]
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d10d      	bne.n	8005a86 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005a6a:	4b49      	ldr	r3, [pc, #292]	@ (8005b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a6c:	68db      	ldr	r3, [r3, #12]
 8005a6e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6819      	ldr	r1, [r3, #0]
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	685b      	ldr	r3, [r3, #4]
 8005a7a:	3b01      	subs	r3, #1
 8005a7c:	011b      	lsls	r3, r3, #4
 8005a7e:	430b      	orrs	r3, r1
 8005a80:	4943      	ldr	r1, [pc, #268]	@ (8005b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a82:	4313      	orrs	r3, r2
 8005a84:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005a86:	7bfb      	ldrb	r3, [r7, #15]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d17c      	bne.n	8005b86 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005a8c:	4b40      	ldr	r3, [pc, #256]	@ (8005b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	4a3f      	ldr	r2, [pc, #252]	@ (8005b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005a92:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005a96:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a98:	f7fc fb2a 	bl	80020f0 <HAL_GetTick>
 8005a9c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005a9e:	e009      	b.n	8005ab4 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005aa0:	f7fc fb26 	bl	80020f0 <HAL_GetTick>
 8005aa4:	4602      	mov	r2, r0
 8005aa6:	68bb      	ldr	r3, [r7, #8]
 8005aa8:	1ad3      	subs	r3, r2, r3
 8005aaa:	2b02      	cmp	r3, #2
 8005aac:	d902      	bls.n	8005ab4 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005aae:	2303      	movs	r3, #3
 8005ab0:	73fb      	strb	r3, [r7, #15]
        break;
 8005ab2:	e005      	b.n	8005ac0 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005ab4:	4b36      	ldr	r3, [pc, #216]	@ (8005b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d1ef      	bne.n	8005aa0 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005ac0:	7bfb      	ldrb	r3, [r7, #15]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d15f      	bne.n	8005b86 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d110      	bne.n	8005aee <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005acc:	4b30      	ldr	r3, [pc, #192]	@ (8005b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ace:	691b      	ldr	r3, [r3, #16]
 8005ad0:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8005ad4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005ad8:	687a      	ldr	r2, [r7, #4]
 8005ada:	6892      	ldr	r2, [r2, #8]
 8005adc:	0211      	lsls	r1, r2, #8
 8005ade:	687a      	ldr	r2, [r7, #4]
 8005ae0:	68d2      	ldr	r2, [r2, #12]
 8005ae2:	06d2      	lsls	r2, r2, #27
 8005ae4:	430a      	orrs	r2, r1
 8005ae6:	492a      	ldr	r1, [pc, #168]	@ (8005b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	610b      	str	r3, [r1, #16]
 8005aec:	e027      	b.n	8005b3e <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005aee:	683b      	ldr	r3, [r7, #0]
 8005af0:	2b01      	cmp	r3, #1
 8005af2:	d112      	bne.n	8005b1a <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005af4:	4b26      	ldr	r3, [pc, #152]	@ (8005b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005af6:	691b      	ldr	r3, [r3, #16]
 8005af8:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005afc:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005b00:	687a      	ldr	r2, [r7, #4]
 8005b02:	6892      	ldr	r2, [r2, #8]
 8005b04:	0211      	lsls	r1, r2, #8
 8005b06:	687a      	ldr	r2, [r7, #4]
 8005b08:	6912      	ldr	r2, [r2, #16]
 8005b0a:	0852      	lsrs	r2, r2, #1
 8005b0c:	3a01      	subs	r2, #1
 8005b0e:	0552      	lsls	r2, r2, #21
 8005b10:	430a      	orrs	r2, r1
 8005b12:	491f      	ldr	r1, [pc, #124]	@ (8005b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b14:	4313      	orrs	r3, r2
 8005b16:	610b      	str	r3, [r1, #16]
 8005b18:	e011      	b.n	8005b3e <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005b1a:	4b1d      	ldr	r3, [pc, #116]	@ (8005b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b1c:	691b      	ldr	r3, [r3, #16]
 8005b1e:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005b22:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005b26:	687a      	ldr	r2, [r7, #4]
 8005b28:	6892      	ldr	r2, [r2, #8]
 8005b2a:	0211      	lsls	r1, r2, #8
 8005b2c:	687a      	ldr	r2, [r7, #4]
 8005b2e:	6952      	ldr	r2, [r2, #20]
 8005b30:	0852      	lsrs	r2, r2, #1
 8005b32:	3a01      	subs	r2, #1
 8005b34:	0652      	lsls	r2, r2, #25
 8005b36:	430a      	orrs	r2, r1
 8005b38:	4915      	ldr	r1, [pc, #84]	@ (8005b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b3a:	4313      	orrs	r3, r2
 8005b3c:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005b3e:	4b14      	ldr	r3, [pc, #80]	@ (8005b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	4a13      	ldr	r2, [pc, #76]	@ (8005b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b44:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005b48:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b4a:	f7fc fad1 	bl	80020f0 <HAL_GetTick>
 8005b4e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005b50:	e009      	b.n	8005b66 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005b52:	f7fc facd 	bl	80020f0 <HAL_GetTick>
 8005b56:	4602      	mov	r2, r0
 8005b58:	68bb      	ldr	r3, [r7, #8]
 8005b5a:	1ad3      	subs	r3, r2, r3
 8005b5c:	2b02      	cmp	r3, #2
 8005b5e:	d902      	bls.n	8005b66 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8005b60:	2303      	movs	r3, #3
 8005b62:	73fb      	strb	r3, [r7, #15]
          break;
 8005b64:	e005      	b.n	8005b72 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005b66:	4b0a      	ldr	r3, [pc, #40]	@ (8005b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d0ef      	beq.n	8005b52 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8005b72:	7bfb      	ldrb	r3, [r7, #15]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d106      	bne.n	8005b86 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005b78:	4b05      	ldr	r3, [pc, #20]	@ (8005b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b7a:	691a      	ldr	r2, [r3, #16]
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	699b      	ldr	r3, [r3, #24]
 8005b80:	4903      	ldr	r1, [pc, #12]	@ (8005b90 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005b82:	4313      	orrs	r3, r2
 8005b84:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005b86:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b88:	4618      	mov	r0, r3
 8005b8a:	3710      	adds	r7, #16
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	bd80      	pop	{r7, pc}
 8005b90:	40021000 	.word	0x40021000

08005b94 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b082      	sub	sp, #8
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d101      	bne.n	8005ba6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	e049      	b.n	8005c3a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005bac:	b2db      	uxtb	r3, r3
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d106      	bne.n	8005bc0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005bba:	6878      	ldr	r0, [r7, #4]
 8005bbc:	f7fb ffd0 	bl	8001b60 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2202      	movs	r2, #2
 8005bc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681a      	ldr	r2, [r3, #0]
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	3304      	adds	r3, #4
 8005bd0:	4619      	mov	r1, r3
 8005bd2:	4610      	mov	r0, r2
 8005bd4:	f000 fcd8 	bl	8006588 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2201      	movs	r2, #1
 8005bdc:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2201      	movs	r2, #1
 8005be4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2201      	movs	r2, #1
 8005bec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2201      	movs	r2, #1
 8005bf4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2201      	movs	r2, #1
 8005c04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2201      	movs	r2, #1
 8005c14:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2201      	movs	r2, #1
 8005c24:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2201      	movs	r2, #1
 8005c34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005c38:	2300      	movs	r3, #0
}
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	3708      	adds	r7, #8
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	bd80      	pop	{r7, pc}
	...

08005c44 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005c44:	b480      	push	{r7}
 8005c46:	b085      	sub	sp, #20
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c52:	b2db      	uxtb	r3, r3
 8005c54:	2b01      	cmp	r3, #1
 8005c56:	d001      	beq.n	8005c5c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005c58:	2301      	movs	r3, #1
 8005c5a:	e03b      	b.n	8005cd4 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2202      	movs	r2, #2
 8005c60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	681b      	ldr	r3, [r3, #0]
 8005c68:	68da      	ldr	r2, [r3, #12]
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f042 0201 	orr.w	r2, r2, #1
 8005c72:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	4a19      	ldr	r2, [pc, #100]	@ (8005ce0 <HAL_TIM_Base_Start_IT+0x9c>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d009      	beq.n	8005c92 <HAL_TIM_Base_Start_IT+0x4e>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c86:	d004      	beq.n	8005c92 <HAL_TIM_Base_Start_IT+0x4e>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	4a15      	ldr	r2, [pc, #84]	@ (8005ce4 <HAL_TIM_Base_Start_IT+0xa0>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d115      	bne.n	8005cbe <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	689a      	ldr	r2, [r3, #8]
 8005c98:	4b13      	ldr	r3, [pc, #76]	@ (8005ce8 <HAL_TIM_Base_Start_IT+0xa4>)
 8005c9a:	4013      	ands	r3, r2
 8005c9c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	2b06      	cmp	r3, #6
 8005ca2:	d015      	beq.n	8005cd0 <HAL_TIM_Base_Start_IT+0x8c>
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005caa:	d011      	beq.n	8005cd0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	681a      	ldr	r2, [r3, #0]
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f042 0201 	orr.w	r2, r2, #1
 8005cba:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cbc:	e008      	b.n	8005cd0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	681a      	ldr	r2, [r3, #0]
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f042 0201 	orr.w	r2, r2, #1
 8005ccc:	601a      	str	r2, [r3, #0]
 8005cce:	e000      	b.n	8005cd2 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cd0:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005cd2:	2300      	movs	r3, #0
}
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	3714      	adds	r7, #20
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cde:	4770      	bx	lr
 8005ce0:	40012c00 	.word	0x40012c00
 8005ce4:	40014000 	.word	0x40014000
 8005ce8:	00010007 	.word	0x00010007

08005cec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005cec:	b580      	push	{r7, lr}
 8005cee:	b082      	sub	sp, #8
 8005cf0:	af00      	add	r7, sp, #0
 8005cf2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d101      	bne.n	8005cfe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005cfa:	2301      	movs	r3, #1
 8005cfc:	e049      	b.n	8005d92 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d04:	b2db      	uxtb	r3, r3
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d106      	bne.n	8005d18 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005d12:	6878      	ldr	r0, [r7, #4]
 8005d14:	f000 f841 	bl	8005d9a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2202      	movs	r2, #2
 8005d1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681a      	ldr	r2, [r3, #0]
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	3304      	adds	r3, #4
 8005d28:	4619      	mov	r1, r3
 8005d2a:	4610      	mov	r0, r2
 8005d2c:	f000 fc2c 	bl	8006588 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2201      	movs	r2, #1
 8005d34:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2201      	movs	r2, #1
 8005d3c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2201      	movs	r2, #1
 8005d44:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2201      	movs	r2, #1
 8005d4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2201      	movs	r2, #1
 8005d54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2201      	movs	r2, #1
 8005d5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2201      	movs	r2, #1
 8005d64:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2201      	movs	r2, #1
 8005d6c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2201      	movs	r2, #1
 8005d74:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2201      	movs	r2, #1
 8005d7c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2201      	movs	r2, #1
 8005d84:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005d90:	2300      	movs	r3, #0
}
 8005d92:	4618      	mov	r0, r3
 8005d94:	3708      	adds	r7, #8
 8005d96:	46bd      	mov	sp, r7
 8005d98:	bd80      	pop	{r7, pc}

08005d9a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005d9a:	b480      	push	{r7}
 8005d9c:	b083      	sub	sp, #12
 8005d9e:	af00      	add	r7, sp, #0
 8005da0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005da2:	bf00      	nop
 8005da4:	370c      	adds	r7, #12
 8005da6:	46bd      	mov	sp, r7
 8005da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dac:	4770      	bx	lr
	...

08005db0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005db0:	b580      	push	{r7, lr}
 8005db2:	b084      	sub	sp, #16
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
 8005db8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005dba:	683b      	ldr	r3, [r7, #0]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d109      	bne.n	8005dd4 <HAL_TIM_PWM_Start+0x24>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005dc6:	b2db      	uxtb	r3, r3
 8005dc8:	2b01      	cmp	r3, #1
 8005dca:	bf14      	ite	ne
 8005dcc:	2301      	movne	r3, #1
 8005dce:	2300      	moveq	r3, #0
 8005dd0:	b2db      	uxtb	r3, r3
 8005dd2:	e03c      	b.n	8005e4e <HAL_TIM_PWM_Start+0x9e>
 8005dd4:	683b      	ldr	r3, [r7, #0]
 8005dd6:	2b04      	cmp	r3, #4
 8005dd8:	d109      	bne.n	8005dee <HAL_TIM_PWM_Start+0x3e>
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005de0:	b2db      	uxtb	r3, r3
 8005de2:	2b01      	cmp	r3, #1
 8005de4:	bf14      	ite	ne
 8005de6:	2301      	movne	r3, #1
 8005de8:	2300      	moveq	r3, #0
 8005dea:	b2db      	uxtb	r3, r3
 8005dec:	e02f      	b.n	8005e4e <HAL_TIM_PWM_Start+0x9e>
 8005dee:	683b      	ldr	r3, [r7, #0]
 8005df0:	2b08      	cmp	r3, #8
 8005df2:	d109      	bne.n	8005e08 <HAL_TIM_PWM_Start+0x58>
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005dfa:	b2db      	uxtb	r3, r3
 8005dfc:	2b01      	cmp	r3, #1
 8005dfe:	bf14      	ite	ne
 8005e00:	2301      	movne	r3, #1
 8005e02:	2300      	moveq	r3, #0
 8005e04:	b2db      	uxtb	r3, r3
 8005e06:	e022      	b.n	8005e4e <HAL_TIM_PWM_Start+0x9e>
 8005e08:	683b      	ldr	r3, [r7, #0]
 8005e0a:	2b0c      	cmp	r3, #12
 8005e0c:	d109      	bne.n	8005e22 <HAL_TIM_PWM_Start+0x72>
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e14:	b2db      	uxtb	r3, r3
 8005e16:	2b01      	cmp	r3, #1
 8005e18:	bf14      	ite	ne
 8005e1a:	2301      	movne	r3, #1
 8005e1c:	2300      	moveq	r3, #0
 8005e1e:	b2db      	uxtb	r3, r3
 8005e20:	e015      	b.n	8005e4e <HAL_TIM_PWM_Start+0x9e>
 8005e22:	683b      	ldr	r3, [r7, #0]
 8005e24:	2b10      	cmp	r3, #16
 8005e26:	d109      	bne.n	8005e3c <HAL_TIM_PWM_Start+0x8c>
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005e2e:	b2db      	uxtb	r3, r3
 8005e30:	2b01      	cmp	r3, #1
 8005e32:	bf14      	ite	ne
 8005e34:	2301      	movne	r3, #1
 8005e36:	2300      	moveq	r3, #0
 8005e38:	b2db      	uxtb	r3, r3
 8005e3a:	e008      	b.n	8005e4e <HAL_TIM_PWM_Start+0x9e>
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005e42:	b2db      	uxtb	r3, r3
 8005e44:	2b01      	cmp	r3, #1
 8005e46:	bf14      	ite	ne
 8005e48:	2301      	movne	r3, #1
 8005e4a:	2300      	moveq	r3, #0
 8005e4c:	b2db      	uxtb	r3, r3
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d001      	beq.n	8005e56 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8005e52:	2301      	movs	r3, #1
 8005e54:	e07e      	b.n	8005f54 <HAL_TIM_PWM_Start+0x1a4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e56:	683b      	ldr	r3, [r7, #0]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d104      	bne.n	8005e66 <HAL_TIM_PWM_Start+0xb6>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	2202      	movs	r2, #2
 8005e60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005e64:	e023      	b.n	8005eae <HAL_TIM_PWM_Start+0xfe>
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	2b04      	cmp	r3, #4
 8005e6a:	d104      	bne.n	8005e76 <HAL_TIM_PWM_Start+0xc6>
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	2202      	movs	r2, #2
 8005e70:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005e74:	e01b      	b.n	8005eae <HAL_TIM_PWM_Start+0xfe>
 8005e76:	683b      	ldr	r3, [r7, #0]
 8005e78:	2b08      	cmp	r3, #8
 8005e7a:	d104      	bne.n	8005e86 <HAL_TIM_PWM_Start+0xd6>
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	2202      	movs	r2, #2
 8005e80:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005e84:	e013      	b.n	8005eae <HAL_TIM_PWM_Start+0xfe>
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	2b0c      	cmp	r3, #12
 8005e8a:	d104      	bne.n	8005e96 <HAL_TIM_PWM_Start+0xe6>
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	2202      	movs	r2, #2
 8005e90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005e94:	e00b      	b.n	8005eae <HAL_TIM_PWM_Start+0xfe>
 8005e96:	683b      	ldr	r3, [r7, #0]
 8005e98:	2b10      	cmp	r3, #16
 8005e9a:	d104      	bne.n	8005ea6 <HAL_TIM_PWM_Start+0xf6>
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2202      	movs	r2, #2
 8005ea0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005ea4:	e003      	b.n	8005eae <HAL_TIM_PWM_Start+0xfe>
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	2202      	movs	r2, #2
 8005eaa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	2201      	movs	r2, #1
 8005eb4:	6839      	ldr	r1, [r7, #0]
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	f000 feee 	bl	8006c98 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	4a26      	ldr	r2, [pc, #152]	@ (8005f5c <HAL_TIM_PWM_Start+0x1ac>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d009      	beq.n	8005eda <HAL_TIM_PWM_Start+0x12a>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	4a25      	ldr	r2, [pc, #148]	@ (8005f60 <HAL_TIM_PWM_Start+0x1b0>)
 8005ecc:	4293      	cmp	r3, r2
 8005ece:	d004      	beq.n	8005eda <HAL_TIM_PWM_Start+0x12a>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	4a23      	ldr	r2, [pc, #140]	@ (8005f64 <HAL_TIM_PWM_Start+0x1b4>)
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d101      	bne.n	8005ede <HAL_TIM_PWM_Start+0x12e>
 8005eda:	2301      	movs	r3, #1
 8005edc:	e000      	b.n	8005ee0 <HAL_TIM_PWM_Start+0x130>
 8005ede:	2300      	movs	r3, #0
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d007      	beq.n	8005ef4 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005ef2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	4a18      	ldr	r2, [pc, #96]	@ (8005f5c <HAL_TIM_PWM_Start+0x1ac>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d009      	beq.n	8005f12 <HAL_TIM_PWM_Start+0x162>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f06:	d004      	beq.n	8005f12 <HAL_TIM_PWM_Start+0x162>
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	4a14      	ldr	r2, [pc, #80]	@ (8005f60 <HAL_TIM_PWM_Start+0x1b0>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d115      	bne.n	8005f3e <HAL_TIM_PWM_Start+0x18e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	689a      	ldr	r2, [r3, #8]
 8005f18:	4b13      	ldr	r3, [pc, #76]	@ (8005f68 <HAL_TIM_PWM_Start+0x1b8>)
 8005f1a:	4013      	ands	r3, r2
 8005f1c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	2b06      	cmp	r3, #6
 8005f22:	d015      	beq.n	8005f50 <HAL_TIM_PWM_Start+0x1a0>
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f2a:	d011      	beq.n	8005f50 <HAL_TIM_PWM_Start+0x1a0>
    {
      __HAL_TIM_ENABLE(htim);
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	681a      	ldr	r2, [r3, #0]
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f042 0201 	orr.w	r2, r2, #1
 8005f3a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f3c:	e008      	b.n	8005f50 <HAL_TIM_PWM_Start+0x1a0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	681a      	ldr	r2, [r3, #0]
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f042 0201 	orr.w	r2, r2, #1
 8005f4c:	601a      	str	r2, [r3, #0]
 8005f4e:	e000      	b.n	8005f52 <HAL_TIM_PWM_Start+0x1a2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005f50:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005f52:	2300      	movs	r3, #0
}
 8005f54:	4618      	mov	r0, r3
 8005f56:	3710      	adds	r7, #16
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	bd80      	pop	{r7, pc}
 8005f5c:	40012c00 	.word	0x40012c00
 8005f60:	40014000 	.word	0x40014000
 8005f64:	40014400 	.word	0x40014400
 8005f68:	00010007 	.word	0x00010007

08005f6c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	b084      	sub	sp, #16
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	68db      	ldr	r3, [r3, #12]
 8005f7a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	681b      	ldr	r3, [r3, #0]
 8005f80:	691b      	ldr	r3, [r3, #16]
 8005f82:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005f84:	68bb      	ldr	r3, [r7, #8]
 8005f86:	f003 0302 	and.w	r3, r3, #2
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d020      	beq.n	8005fd0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005f8e:	68fb      	ldr	r3, [r7, #12]
 8005f90:	f003 0302 	and.w	r3, r3, #2
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d01b      	beq.n	8005fd0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	f06f 0202 	mvn.w	r2, #2
 8005fa0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	2201      	movs	r2, #1
 8005fa6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	699b      	ldr	r3, [r3, #24]
 8005fae:	f003 0303 	and.w	r3, r3, #3
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d003      	beq.n	8005fbe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005fb6:	6878      	ldr	r0, [r7, #4]
 8005fb8:	f000 fac7 	bl	800654a <HAL_TIM_IC_CaptureCallback>
 8005fbc:	e005      	b.n	8005fca <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fbe:	6878      	ldr	r0, [r7, #4]
 8005fc0:	f000 fab9 	bl	8006536 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fc4:	6878      	ldr	r0, [r7, #4]
 8005fc6:	f000 faca 	bl	800655e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005fd0:	68bb      	ldr	r3, [r7, #8]
 8005fd2:	f003 0304 	and.w	r3, r3, #4
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d020      	beq.n	800601c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	f003 0304 	and.w	r3, r3, #4
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d01b      	beq.n	800601c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f06f 0204 	mvn.w	r2, #4
 8005fec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2202      	movs	r2, #2
 8005ff2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	699b      	ldr	r3, [r3, #24]
 8005ffa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d003      	beq.n	800600a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006002:	6878      	ldr	r0, [r7, #4]
 8006004:	f000 faa1 	bl	800654a <HAL_TIM_IC_CaptureCallback>
 8006008:	e005      	b.n	8006016 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800600a:	6878      	ldr	r0, [r7, #4]
 800600c:	f000 fa93 	bl	8006536 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006010:	6878      	ldr	r0, [r7, #4]
 8006012:	f000 faa4 	bl	800655e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2200      	movs	r2, #0
 800601a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	f003 0308 	and.w	r3, r3, #8
 8006022:	2b00      	cmp	r3, #0
 8006024:	d020      	beq.n	8006068 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	f003 0308 	and.w	r3, r3, #8
 800602c:	2b00      	cmp	r3, #0
 800602e:	d01b      	beq.n	8006068 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f06f 0208 	mvn.w	r2, #8
 8006038:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2204      	movs	r2, #4
 800603e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	69db      	ldr	r3, [r3, #28]
 8006046:	f003 0303 	and.w	r3, r3, #3
 800604a:	2b00      	cmp	r3, #0
 800604c:	d003      	beq.n	8006056 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800604e:	6878      	ldr	r0, [r7, #4]
 8006050:	f000 fa7b 	bl	800654a <HAL_TIM_IC_CaptureCallback>
 8006054:	e005      	b.n	8006062 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006056:	6878      	ldr	r0, [r7, #4]
 8006058:	f000 fa6d 	bl	8006536 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800605c:	6878      	ldr	r0, [r7, #4]
 800605e:	f000 fa7e 	bl	800655e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2200      	movs	r2, #0
 8006066:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006068:	68bb      	ldr	r3, [r7, #8]
 800606a:	f003 0310 	and.w	r3, r3, #16
 800606e:	2b00      	cmp	r3, #0
 8006070:	d020      	beq.n	80060b4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	f003 0310 	and.w	r3, r3, #16
 8006078:	2b00      	cmp	r3, #0
 800607a:	d01b      	beq.n	80060b4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f06f 0210 	mvn.w	r2, #16
 8006084:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	2208      	movs	r2, #8
 800608a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	69db      	ldr	r3, [r3, #28]
 8006092:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006096:	2b00      	cmp	r3, #0
 8006098:	d003      	beq.n	80060a2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800609a:	6878      	ldr	r0, [r7, #4]
 800609c:	f000 fa55 	bl	800654a <HAL_TIM_IC_CaptureCallback>
 80060a0:	e005      	b.n	80060ae <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060a2:	6878      	ldr	r0, [r7, #4]
 80060a4:	f000 fa47 	bl	8006536 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060a8:	6878      	ldr	r0, [r7, #4]
 80060aa:	f000 fa58 	bl	800655e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	2200      	movs	r2, #0
 80060b2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80060b4:	68bb      	ldr	r3, [r7, #8]
 80060b6:	f003 0301 	and.w	r3, r3, #1
 80060ba:	2b00      	cmp	r3, #0
 80060bc:	d00c      	beq.n	80060d8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	f003 0301 	and.w	r3, r3, #1
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	d007      	beq.n	80060d8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f06f 0201 	mvn.w	r2, #1
 80060d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80060d2:	6878      	ldr	r0, [r7, #4]
 80060d4:	f7fa ffe2 	bl	800109c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060de:	2b00      	cmp	r3, #0
 80060e0:	d104      	bne.n	80060ec <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d00c      	beq.n	8006106 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d007      	beq.n	8006106 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80060fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006100:	6878      	ldr	r0, [r7, #4]
 8006102:	f000 fed7 	bl	8006eb4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006106:	68bb      	ldr	r3, [r7, #8]
 8006108:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800610c:	2b00      	cmp	r3, #0
 800610e:	d00c      	beq.n	800612a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006116:	2b00      	cmp	r3, #0
 8006118:	d007      	beq.n	800612a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006122:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006124:	6878      	ldr	r0, [r7, #4]
 8006126:	f000 fecf 	bl	8006ec8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800612a:	68bb      	ldr	r3, [r7, #8]
 800612c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006130:	2b00      	cmp	r3, #0
 8006132:	d00c      	beq.n	800614e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800613a:	2b00      	cmp	r3, #0
 800613c:	d007      	beq.n	800614e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006146:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006148:	6878      	ldr	r0, [r7, #4]
 800614a:	f000 fa12 	bl	8006572 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800614e:	68bb      	ldr	r3, [r7, #8]
 8006150:	f003 0320 	and.w	r3, r3, #32
 8006154:	2b00      	cmp	r3, #0
 8006156:	d00c      	beq.n	8006172 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	f003 0320 	and.w	r3, r3, #32
 800615e:	2b00      	cmp	r3, #0
 8006160:	d007      	beq.n	8006172 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f06f 0220 	mvn.w	r2, #32
 800616a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800616c:	6878      	ldr	r0, [r7, #4]
 800616e:	f000 fe97 	bl	8006ea0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006172:	bf00      	nop
 8006174:	3710      	adds	r7, #16
 8006176:	46bd      	mov	sp, r7
 8006178:	bd80      	pop	{r7, pc}
	...

0800617c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800617c:	b580      	push	{r7, lr}
 800617e:	b086      	sub	sp, #24
 8006180:	af00      	add	r7, sp, #0
 8006182:	60f8      	str	r0, [r7, #12]
 8006184:	60b9      	str	r1, [r7, #8]
 8006186:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006188:	2300      	movs	r3, #0
 800618a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006192:	2b01      	cmp	r3, #1
 8006194:	d101      	bne.n	800619a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006196:	2302      	movs	r3, #2
 8006198:	e0ff      	b.n	800639a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	2201      	movs	r2, #1
 800619e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	2b14      	cmp	r3, #20
 80061a6:	f200 80f0 	bhi.w	800638a <HAL_TIM_PWM_ConfigChannel+0x20e>
 80061aa:	a201      	add	r2, pc, #4	@ (adr r2, 80061b0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80061ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061b0:	08006205 	.word	0x08006205
 80061b4:	0800638b 	.word	0x0800638b
 80061b8:	0800638b 	.word	0x0800638b
 80061bc:	0800638b 	.word	0x0800638b
 80061c0:	08006245 	.word	0x08006245
 80061c4:	0800638b 	.word	0x0800638b
 80061c8:	0800638b 	.word	0x0800638b
 80061cc:	0800638b 	.word	0x0800638b
 80061d0:	08006287 	.word	0x08006287
 80061d4:	0800638b 	.word	0x0800638b
 80061d8:	0800638b 	.word	0x0800638b
 80061dc:	0800638b 	.word	0x0800638b
 80061e0:	080062c7 	.word	0x080062c7
 80061e4:	0800638b 	.word	0x0800638b
 80061e8:	0800638b 	.word	0x0800638b
 80061ec:	0800638b 	.word	0x0800638b
 80061f0:	08006309 	.word	0x08006309
 80061f4:	0800638b 	.word	0x0800638b
 80061f8:	0800638b 	.word	0x0800638b
 80061fc:	0800638b 	.word	0x0800638b
 8006200:	08006349 	.word	0x08006349
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	68b9      	ldr	r1, [r7, #8]
 800620a:	4618      	mov	r0, r3
 800620c:	f000 fa2c 	bl	8006668 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	699a      	ldr	r2, [r3, #24]
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f042 0208 	orr.w	r2, r2, #8
 800621e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	699a      	ldr	r2, [r3, #24]
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f022 0204 	bic.w	r2, r2, #4
 800622e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006230:	68fb      	ldr	r3, [r7, #12]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	6999      	ldr	r1, [r3, #24]
 8006236:	68bb      	ldr	r3, [r7, #8]
 8006238:	691a      	ldr	r2, [r3, #16]
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	430a      	orrs	r2, r1
 8006240:	619a      	str	r2, [r3, #24]
      break;
 8006242:	e0a5      	b.n	8006390 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	68b9      	ldr	r1, [r7, #8]
 800624a:	4618      	mov	r0, r3
 800624c:	f000 fa88 	bl	8006760 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	699a      	ldr	r2, [r3, #24]
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800625e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	699a      	ldr	r2, [r3, #24]
 8006266:	68fb      	ldr	r3, [r7, #12]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800626e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	6999      	ldr	r1, [r3, #24]
 8006276:	68bb      	ldr	r3, [r7, #8]
 8006278:	691b      	ldr	r3, [r3, #16]
 800627a:	021a      	lsls	r2, r3, #8
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	430a      	orrs	r2, r1
 8006282:	619a      	str	r2, [r3, #24]
      break;
 8006284:	e084      	b.n	8006390 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	68b9      	ldr	r1, [r7, #8]
 800628c:	4618      	mov	r0, r3
 800628e:	f000 fae1 	bl	8006854 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	69da      	ldr	r2, [r3, #28]
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f042 0208 	orr.w	r2, r2, #8
 80062a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	69da      	ldr	r2, [r3, #28]
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f022 0204 	bic.w	r2, r2, #4
 80062b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	69d9      	ldr	r1, [r3, #28]
 80062b8:	68bb      	ldr	r3, [r7, #8]
 80062ba:	691a      	ldr	r2, [r3, #16]
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	430a      	orrs	r2, r1
 80062c2:	61da      	str	r2, [r3, #28]
      break;
 80062c4:	e064      	b.n	8006390 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	68b9      	ldr	r1, [r7, #8]
 80062cc:	4618      	mov	r0, r3
 80062ce:	f000 fb39 	bl	8006944 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	69da      	ldr	r2, [r3, #28]
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80062e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	69da      	ldr	r2, [r3, #28]
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80062f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	69d9      	ldr	r1, [r3, #28]
 80062f8:	68bb      	ldr	r3, [r7, #8]
 80062fa:	691b      	ldr	r3, [r3, #16]
 80062fc:	021a      	lsls	r2, r3, #8
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	430a      	orrs	r2, r1
 8006304:	61da      	str	r2, [r3, #28]
      break;
 8006306:	e043      	b.n	8006390 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	68b9      	ldr	r1, [r7, #8]
 800630e:	4618      	mov	r0, r3
 8006310:	f000 fb76 	bl	8006a00 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800631a:	68fb      	ldr	r3, [r7, #12]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f042 0208 	orr.w	r2, r2, #8
 8006322:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	681b      	ldr	r3, [r3, #0]
 800632e:	f022 0204 	bic.w	r2, r2, #4
 8006332:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800633a:	68bb      	ldr	r3, [r7, #8]
 800633c:	691a      	ldr	r2, [r3, #16]
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	430a      	orrs	r2, r1
 8006344:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006346:	e023      	b.n	8006390 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	68b9      	ldr	r1, [r7, #8]
 800634e:	4618      	mov	r0, r3
 8006350:	f000 fbae 	bl	8006ab0 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006362:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006372:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800637a:	68bb      	ldr	r3, [r7, #8]
 800637c:	691b      	ldr	r3, [r3, #16]
 800637e:	021a      	lsls	r2, r3, #8
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	430a      	orrs	r2, r1
 8006386:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8006388:	e002      	b.n	8006390 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800638a:	2301      	movs	r3, #1
 800638c:	75fb      	strb	r3, [r7, #23]
      break;
 800638e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	2200      	movs	r2, #0
 8006394:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006398:	7dfb      	ldrb	r3, [r7, #23]
}
 800639a:	4618      	mov	r0, r3
 800639c:	3718      	adds	r7, #24
 800639e:	46bd      	mov	sp, r7
 80063a0:	bd80      	pop	{r7, pc}
 80063a2:	bf00      	nop

080063a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80063a4:	b580      	push	{r7, lr}
 80063a6:	b084      	sub	sp, #16
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
 80063ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80063ae:	2300      	movs	r3, #0
 80063b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80063b8:	2b01      	cmp	r3, #1
 80063ba:	d101      	bne.n	80063c0 <HAL_TIM_ConfigClockSource+0x1c>
 80063bc:	2302      	movs	r3, #2
 80063be:	e0b6      	b.n	800652e <HAL_TIM_ConfigClockSource+0x18a>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2201      	movs	r2, #1
 80063c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2202      	movs	r2, #2
 80063cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	689b      	ldr	r3, [r3, #8]
 80063d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80063d8:	68bb      	ldr	r3, [r7, #8]
 80063da:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80063de:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80063e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80063e4:	68bb      	ldr	r3, [r7, #8]
 80063e6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80063ea:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	68ba      	ldr	r2, [r7, #8]
 80063f2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80063fc:	d03e      	beq.n	800647c <HAL_TIM_ConfigClockSource+0xd8>
 80063fe:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006402:	f200 8087 	bhi.w	8006514 <HAL_TIM_ConfigClockSource+0x170>
 8006406:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800640a:	f000 8086 	beq.w	800651a <HAL_TIM_ConfigClockSource+0x176>
 800640e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006412:	d87f      	bhi.n	8006514 <HAL_TIM_ConfigClockSource+0x170>
 8006414:	2b70      	cmp	r3, #112	@ 0x70
 8006416:	d01a      	beq.n	800644e <HAL_TIM_ConfigClockSource+0xaa>
 8006418:	2b70      	cmp	r3, #112	@ 0x70
 800641a:	d87b      	bhi.n	8006514 <HAL_TIM_ConfigClockSource+0x170>
 800641c:	2b60      	cmp	r3, #96	@ 0x60
 800641e:	d050      	beq.n	80064c2 <HAL_TIM_ConfigClockSource+0x11e>
 8006420:	2b60      	cmp	r3, #96	@ 0x60
 8006422:	d877      	bhi.n	8006514 <HAL_TIM_ConfigClockSource+0x170>
 8006424:	2b50      	cmp	r3, #80	@ 0x50
 8006426:	d03c      	beq.n	80064a2 <HAL_TIM_ConfigClockSource+0xfe>
 8006428:	2b50      	cmp	r3, #80	@ 0x50
 800642a:	d873      	bhi.n	8006514 <HAL_TIM_ConfigClockSource+0x170>
 800642c:	2b40      	cmp	r3, #64	@ 0x40
 800642e:	d058      	beq.n	80064e2 <HAL_TIM_ConfigClockSource+0x13e>
 8006430:	2b40      	cmp	r3, #64	@ 0x40
 8006432:	d86f      	bhi.n	8006514 <HAL_TIM_ConfigClockSource+0x170>
 8006434:	2b30      	cmp	r3, #48	@ 0x30
 8006436:	d064      	beq.n	8006502 <HAL_TIM_ConfigClockSource+0x15e>
 8006438:	2b30      	cmp	r3, #48	@ 0x30
 800643a:	d86b      	bhi.n	8006514 <HAL_TIM_ConfigClockSource+0x170>
 800643c:	2b20      	cmp	r3, #32
 800643e:	d060      	beq.n	8006502 <HAL_TIM_ConfigClockSource+0x15e>
 8006440:	2b20      	cmp	r3, #32
 8006442:	d867      	bhi.n	8006514 <HAL_TIM_ConfigClockSource+0x170>
 8006444:	2b00      	cmp	r3, #0
 8006446:	d05c      	beq.n	8006502 <HAL_TIM_ConfigClockSource+0x15e>
 8006448:	2b10      	cmp	r3, #16
 800644a:	d05a      	beq.n	8006502 <HAL_TIM_ConfigClockSource+0x15e>
 800644c:	e062      	b.n	8006514 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006452:	683b      	ldr	r3, [r7, #0]
 8006454:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006456:	683b      	ldr	r3, [r7, #0]
 8006458:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800645e:	f000 fbfb 	bl	8006c58 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	689b      	ldr	r3, [r3, #8]
 8006468:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006470:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	68ba      	ldr	r2, [r7, #8]
 8006478:	609a      	str	r2, [r3, #8]
      break;
 800647a:	e04f      	b.n	800651c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006480:	683b      	ldr	r3, [r7, #0]
 8006482:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8006484:	683b      	ldr	r3, [r7, #0]
 8006486:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800648c:	f000 fbe4 	bl	8006c58 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	689a      	ldr	r2, [r3, #8]
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800649e:	609a      	str	r2, [r3, #8]
      break;
 80064a0:	e03c      	b.n	800651c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80064a6:	683b      	ldr	r3, [r7, #0]
 80064a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80064aa:	683b      	ldr	r3, [r7, #0]
 80064ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80064ae:	461a      	mov	r2, r3
 80064b0:	f000 fb58 	bl	8006b64 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	2150      	movs	r1, #80	@ 0x50
 80064ba:	4618      	mov	r0, r3
 80064bc:	f000 fbb1 	bl	8006c22 <TIM_ITRx_SetConfig>
      break;
 80064c0:	e02c      	b.n	800651c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80064ca:	683b      	ldr	r3, [r7, #0]
 80064cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80064ce:	461a      	mov	r2, r3
 80064d0:	f000 fb77 	bl	8006bc2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	2160      	movs	r1, #96	@ 0x60
 80064da:	4618      	mov	r0, r3
 80064dc:	f000 fba1 	bl	8006c22 <TIM_ITRx_SetConfig>
      break;
 80064e0:	e01c      	b.n	800651c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80064ea:	683b      	ldr	r3, [r7, #0]
 80064ec:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80064ee:	461a      	mov	r2, r3
 80064f0:	f000 fb38 	bl	8006b64 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	2140      	movs	r1, #64	@ 0x40
 80064fa:	4618      	mov	r0, r3
 80064fc:	f000 fb91 	bl	8006c22 <TIM_ITRx_SetConfig>
      break;
 8006500:	e00c      	b.n	800651c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681a      	ldr	r2, [r3, #0]
 8006506:	683b      	ldr	r3, [r7, #0]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	4619      	mov	r1, r3
 800650c:	4610      	mov	r0, r2
 800650e:	f000 fb88 	bl	8006c22 <TIM_ITRx_SetConfig>
      break;
 8006512:	e003      	b.n	800651c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8006514:	2301      	movs	r3, #1
 8006516:	73fb      	strb	r3, [r7, #15]
      break;
 8006518:	e000      	b.n	800651c <HAL_TIM_ConfigClockSource+0x178>
      break;
 800651a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2201      	movs	r2, #1
 8006520:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	2200      	movs	r2, #0
 8006528:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800652c:	7bfb      	ldrb	r3, [r7, #15]
}
 800652e:	4618      	mov	r0, r3
 8006530:	3710      	adds	r7, #16
 8006532:	46bd      	mov	sp, r7
 8006534:	bd80      	pop	{r7, pc}

08006536 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006536:	b480      	push	{r7}
 8006538:	b083      	sub	sp, #12
 800653a:	af00      	add	r7, sp, #0
 800653c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800653e:	bf00      	nop
 8006540:	370c      	adds	r7, #12
 8006542:	46bd      	mov	sp, r7
 8006544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006548:	4770      	bx	lr

0800654a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800654a:	b480      	push	{r7}
 800654c:	b083      	sub	sp, #12
 800654e:	af00      	add	r7, sp, #0
 8006550:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006552:	bf00      	nop
 8006554:	370c      	adds	r7, #12
 8006556:	46bd      	mov	sp, r7
 8006558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655c:	4770      	bx	lr

0800655e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800655e:	b480      	push	{r7}
 8006560:	b083      	sub	sp, #12
 8006562:	af00      	add	r7, sp, #0
 8006564:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006566:	bf00      	nop
 8006568:	370c      	adds	r7, #12
 800656a:	46bd      	mov	sp, r7
 800656c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006570:	4770      	bx	lr

08006572 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006572:	b480      	push	{r7}
 8006574:	b083      	sub	sp, #12
 8006576:	af00      	add	r7, sp, #0
 8006578:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800657a:	bf00      	nop
 800657c:	370c      	adds	r7, #12
 800657e:	46bd      	mov	sp, r7
 8006580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006584:	4770      	bx	lr
	...

08006588 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006588:	b480      	push	{r7}
 800658a:	b085      	sub	sp, #20
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
 8006590:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	4a30      	ldr	r2, [pc, #192]	@ (800665c <TIM_Base_SetConfig+0xd4>)
 800659c:	4293      	cmp	r3, r2
 800659e:	d003      	beq.n	80065a8 <TIM_Base_SetConfig+0x20>
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065a6:	d108      	bne.n	80065ba <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	685b      	ldr	r3, [r3, #4]
 80065b4:	68fa      	ldr	r2, [r7, #12]
 80065b6:	4313      	orrs	r3, r2
 80065b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	4a27      	ldr	r2, [pc, #156]	@ (800665c <TIM_Base_SetConfig+0xd4>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d00b      	beq.n	80065da <TIM_Base_SetConfig+0x52>
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065c8:	d007      	beq.n	80065da <TIM_Base_SetConfig+0x52>
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	4a24      	ldr	r2, [pc, #144]	@ (8006660 <TIM_Base_SetConfig+0xd8>)
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d003      	beq.n	80065da <TIM_Base_SetConfig+0x52>
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	4a23      	ldr	r2, [pc, #140]	@ (8006664 <TIM_Base_SetConfig+0xdc>)
 80065d6:	4293      	cmp	r3, r2
 80065d8:	d108      	bne.n	80065ec <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80065e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	68db      	ldr	r3, [r3, #12]
 80065e6:	68fa      	ldr	r2, [r7, #12]
 80065e8:	4313      	orrs	r3, r2
 80065ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80065f2:	683b      	ldr	r3, [r7, #0]
 80065f4:	695b      	ldr	r3, [r3, #20]
 80065f6:	4313      	orrs	r3, r2
 80065f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80065fa:	687b      	ldr	r3, [r7, #4]
 80065fc:	68fa      	ldr	r2, [r7, #12]
 80065fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	689a      	ldr	r2, [r3, #8]
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	681a      	ldr	r2, [r3, #0]
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	4a12      	ldr	r2, [pc, #72]	@ (800665c <TIM_Base_SetConfig+0xd4>)
 8006614:	4293      	cmp	r3, r2
 8006616:	d007      	beq.n	8006628 <TIM_Base_SetConfig+0xa0>
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	4a11      	ldr	r2, [pc, #68]	@ (8006660 <TIM_Base_SetConfig+0xd8>)
 800661c:	4293      	cmp	r3, r2
 800661e:	d003      	beq.n	8006628 <TIM_Base_SetConfig+0xa0>
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	4a10      	ldr	r2, [pc, #64]	@ (8006664 <TIM_Base_SetConfig+0xdc>)
 8006624:	4293      	cmp	r3, r2
 8006626:	d103      	bne.n	8006630 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006628:	683b      	ldr	r3, [r7, #0]
 800662a:	691a      	ldr	r2, [r3, #16]
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2201      	movs	r2, #1
 8006634:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	691b      	ldr	r3, [r3, #16]
 800663a:	f003 0301 	and.w	r3, r3, #1
 800663e:	2b01      	cmp	r3, #1
 8006640:	d105      	bne.n	800664e <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	691b      	ldr	r3, [r3, #16]
 8006646:	f023 0201 	bic.w	r2, r3, #1
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	611a      	str	r2, [r3, #16]
  }
}
 800664e:	bf00      	nop
 8006650:	3714      	adds	r7, #20
 8006652:	46bd      	mov	sp, r7
 8006654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006658:	4770      	bx	lr
 800665a:	bf00      	nop
 800665c:	40012c00 	.word	0x40012c00
 8006660:	40014000 	.word	0x40014000
 8006664:	40014400 	.word	0x40014400

08006668 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006668:	b480      	push	{r7}
 800666a:	b087      	sub	sp, #28
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
 8006670:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6a1b      	ldr	r3, [r3, #32]
 8006676:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6a1b      	ldr	r3, [r3, #32]
 800667c:	f023 0201 	bic.w	r2, r3, #1
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	685b      	ldr	r3, [r3, #4]
 8006688:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	699b      	ldr	r3, [r3, #24]
 800668e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006696:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800669a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	f023 0303 	bic.w	r3, r3, #3
 80066a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	68fa      	ldr	r2, [r7, #12]
 80066aa:	4313      	orrs	r3, r2
 80066ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80066ae:	697b      	ldr	r3, [r7, #20]
 80066b0:	f023 0302 	bic.w	r3, r3, #2
 80066b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80066b6:	683b      	ldr	r3, [r7, #0]
 80066b8:	689b      	ldr	r3, [r3, #8]
 80066ba:	697a      	ldr	r2, [r7, #20]
 80066bc:	4313      	orrs	r3, r2
 80066be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	4a24      	ldr	r2, [pc, #144]	@ (8006754 <TIM_OC1_SetConfig+0xec>)
 80066c4:	4293      	cmp	r3, r2
 80066c6:	d007      	beq.n	80066d8 <TIM_OC1_SetConfig+0x70>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	4a23      	ldr	r2, [pc, #140]	@ (8006758 <TIM_OC1_SetConfig+0xf0>)
 80066cc:	4293      	cmp	r3, r2
 80066ce:	d003      	beq.n	80066d8 <TIM_OC1_SetConfig+0x70>
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	4a22      	ldr	r2, [pc, #136]	@ (800675c <TIM_OC1_SetConfig+0xf4>)
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d10c      	bne.n	80066f2 <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80066d8:	697b      	ldr	r3, [r7, #20]
 80066da:	f023 0308 	bic.w	r3, r3, #8
 80066de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	68db      	ldr	r3, [r3, #12]
 80066e4:	697a      	ldr	r2, [r7, #20]
 80066e6:	4313      	orrs	r3, r2
 80066e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80066ea:	697b      	ldr	r3, [r7, #20]
 80066ec:	f023 0304 	bic.w	r3, r3, #4
 80066f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	4a17      	ldr	r2, [pc, #92]	@ (8006754 <TIM_OC1_SetConfig+0xec>)
 80066f6:	4293      	cmp	r3, r2
 80066f8:	d007      	beq.n	800670a <TIM_OC1_SetConfig+0xa2>
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	4a16      	ldr	r2, [pc, #88]	@ (8006758 <TIM_OC1_SetConfig+0xf0>)
 80066fe:	4293      	cmp	r3, r2
 8006700:	d003      	beq.n	800670a <TIM_OC1_SetConfig+0xa2>
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	4a15      	ldr	r2, [pc, #84]	@ (800675c <TIM_OC1_SetConfig+0xf4>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d111      	bne.n	800672e <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800670a:	693b      	ldr	r3, [r7, #16]
 800670c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006710:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006712:	693b      	ldr	r3, [r7, #16]
 8006714:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006718:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800671a:	683b      	ldr	r3, [r7, #0]
 800671c:	695b      	ldr	r3, [r3, #20]
 800671e:	693a      	ldr	r2, [r7, #16]
 8006720:	4313      	orrs	r3, r2
 8006722:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	699b      	ldr	r3, [r3, #24]
 8006728:	693a      	ldr	r2, [r7, #16]
 800672a:	4313      	orrs	r3, r2
 800672c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	693a      	ldr	r2, [r7, #16]
 8006732:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	68fa      	ldr	r2, [r7, #12]
 8006738:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	685a      	ldr	r2, [r3, #4]
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	697a      	ldr	r2, [r7, #20]
 8006746:	621a      	str	r2, [r3, #32]
}
 8006748:	bf00      	nop
 800674a:	371c      	adds	r7, #28
 800674c:	46bd      	mov	sp, r7
 800674e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006752:	4770      	bx	lr
 8006754:	40012c00 	.word	0x40012c00
 8006758:	40014000 	.word	0x40014000
 800675c:	40014400 	.word	0x40014400

08006760 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006760:	b480      	push	{r7}
 8006762:	b087      	sub	sp, #28
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
 8006768:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6a1b      	ldr	r3, [r3, #32]
 800676e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6a1b      	ldr	r3, [r3, #32]
 8006774:	f023 0210 	bic.w	r2, r3, #16
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	685b      	ldr	r3, [r3, #4]
 8006780:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	699b      	ldr	r3, [r3, #24]
 8006786:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800678e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006792:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800679a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800679c:	683b      	ldr	r3, [r7, #0]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	021b      	lsls	r3, r3, #8
 80067a2:	68fa      	ldr	r2, [r7, #12]
 80067a4:	4313      	orrs	r3, r2
 80067a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80067a8:	697b      	ldr	r3, [r7, #20]
 80067aa:	f023 0320 	bic.w	r3, r3, #32
 80067ae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	689b      	ldr	r3, [r3, #8]
 80067b4:	011b      	lsls	r3, r3, #4
 80067b6:	697a      	ldr	r2, [r7, #20]
 80067b8:	4313      	orrs	r3, r2
 80067ba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	4a22      	ldr	r2, [pc, #136]	@ (8006848 <TIM_OC2_SetConfig+0xe8>)
 80067c0:	4293      	cmp	r3, r2
 80067c2:	d10d      	bne.n	80067e0 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80067c4:	697b      	ldr	r3, [r7, #20]
 80067c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80067ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	68db      	ldr	r3, [r3, #12]
 80067d0:	011b      	lsls	r3, r3, #4
 80067d2:	697a      	ldr	r2, [r7, #20]
 80067d4:	4313      	orrs	r3, r2
 80067d6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80067d8:	697b      	ldr	r3, [r7, #20]
 80067da:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80067de:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	4a19      	ldr	r2, [pc, #100]	@ (8006848 <TIM_OC2_SetConfig+0xe8>)
 80067e4:	4293      	cmp	r3, r2
 80067e6:	d007      	beq.n	80067f8 <TIM_OC2_SetConfig+0x98>
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	4a18      	ldr	r2, [pc, #96]	@ (800684c <TIM_OC2_SetConfig+0xec>)
 80067ec:	4293      	cmp	r3, r2
 80067ee:	d003      	beq.n	80067f8 <TIM_OC2_SetConfig+0x98>
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	4a17      	ldr	r2, [pc, #92]	@ (8006850 <TIM_OC2_SetConfig+0xf0>)
 80067f4:	4293      	cmp	r3, r2
 80067f6:	d113      	bne.n	8006820 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80067f8:	693b      	ldr	r3, [r7, #16]
 80067fa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80067fe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006800:	693b      	ldr	r3, [r7, #16]
 8006802:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006806:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	695b      	ldr	r3, [r3, #20]
 800680c:	009b      	lsls	r3, r3, #2
 800680e:	693a      	ldr	r2, [r7, #16]
 8006810:	4313      	orrs	r3, r2
 8006812:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	699b      	ldr	r3, [r3, #24]
 8006818:	009b      	lsls	r3, r3, #2
 800681a:	693a      	ldr	r2, [r7, #16]
 800681c:	4313      	orrs	r3, r2
 800681e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	693a      	ldr	r2, [r7, #16]
 8006824:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	68fa      	ldr	r2, [r7, #12]
 800682a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	685a      	ldr	r2, [r3, #4]
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	697a      	ldr	r2, [r7, #20]
 8006838:	621a      	str	r2, [r3, #32]
}
 800683a:	bf00      	nop
 800683c:	371c      	adds	r7, #28
 800683e:	46bd      	mov	sp, r7
 8006840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006844:	4770      	bx	lr
 8006846:	bf00      	nop
 8006848:	40012c00 	.word	0x40012c00
 800684c:	40014000 	.word	0x40014000
 8006850:	40014400 	.word	0x40014400

08006854 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006854:	b480      	push	{r7}
 8006856:	b087      	sub	sp, #28
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
 800685c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6a1b      	ldr	r3, [r3, #32]
 8006862:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6a1b      	ldr	r3, [r3, #32]
 8006868:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	685b      	ldr	r3, [r3, #4]
 8006874:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	69db      	ldr	r3, [r3, #28]
 800687a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006882:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006886:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	f023 0303 	bic.w	r3, r3, #3
 800688e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006890:	683b      	ldr	r3, [r7, #0]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	68fa      	ldr	r2, [r7, #12]
 8006896:	4313      	orrs	r3, r2
 8006898:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800689a:	697b      	ldr	r3, [r7, #20]
 800689c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80068a0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80068a2:	683b      	ldr	r3, [r7, #0]
 80068a4:	689b      	ldr	r3, [r3, #8]
 80068a6:	021b      	lsls	r3, r3, #8
 80068a8:	697a      	ldr	r2, [r7, #20]
 80068aa:	4313      	orrs	r3, r2
 80068ac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	4a21      	ldr	r2, [pc, #132]	@ (8006938 <TIM_OC3_SetConfig+0xe4>)
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d10d      	bne.n	80068d2 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80068b6:	697b      	ldr	r3, [r7, #20]
 80068b8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80068bc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80068be:	683b      	ldr	r3, [r7, #0]
 80068c0:	68db      	ldr	r3, [r3, #12]
 80068c2:	021b      	lsls	r3, r3, #8
 80068c4:	697a      	ldr	r2, [r7, #20]
 80068c6:	4313      	orrs	r3, r2
 80068c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80068ca:	697b      	ldr	r3, [r7, #20]
 80068cc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80068d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	4a18      	ldr	r2, [pc, #96]	@ (8006938 <TIM_OC3_SetConfig+0xe4>)
 80068d6:	4293      	cmp	r3, r2
 80068d8:	d007      	beq.n	80068ea <TIM_OC3_SetConfig+0x96>
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	4a17      	ldr	r2, [pc, #92]	@ (800693c <TIM_OC3_SetConfig+0xe8>)
 80068de:	4293      	cmp	r3, r2
 80068e0:	d003      	beq.n	80068ea <TIM_OC3_SetConfig+0x96>
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	4a16      	ldr	r2, [pc, #88]	@ (8006940 <TIM_OC3_SetConfig+0xec>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d113      	bne.n	8006912 <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80068ea:	693b      	ldr	r3, [r7, #16]
 80068ec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80068f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80068f2:	693b      	ldr	r3, [r7, #16]
 80068f4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80068f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	695b      	ldr	r3, [r3, #20]
 80068fe:	011b      	lsls	r3, r3, #4
 8006900:	693a      	ldr	r2, [r7, #16]
 8006902:	4313      	orrs	r3, r2
 8006904:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006906:	683b      	ldr	r3, [r7, #0]
 8006908:	699b      	ldr	r3, [r3, #24]
 800690a:	011b      	lsls	r3, r3, #4
 800690c:	693a      	ldr	r2, [r7, #16]
 800690e:	4313      	orrs	r3, r2
 8006910:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	693a      	ldr	r2, [r7, #16]
 8006916:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	68fa      	ldr	r2, [r7, #12]
 800691c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	685a      	ldr	r2, [r3, #4]
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	697a      	ldr	r2, [r7, #20]
 800692a:	621a      	str	r2, [r3, #32]
}
 800692c:	bf00      	nop
 800692e:	371c      	adds	r7, #28
 8006930:	46bd      	mov	sp, r7
 8006932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006936:	4770      	bx	lr
 8006938:	40012c00 	.word	0x40012c00
 800693c:	40014000 	.word	0x40014000
 8006940:	40014400 	.word	0x40014400

08006944 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006944:	b480      	push	{r7}
 8006946:	b087      	sub	sp, #28
 8006948:	af00      	add	r7, sp, #0
 800694a:	6078      	str	r0, [r7, #4]
 800694c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6a1b      	ldr	r3, [r3, #32]
 8006952:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6a1b      	ldr	r3, [r3, #32]
 8006958:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	685b      	ldr	r3, [r3, #4]
 8006964:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	69db      	ldr	r3, [r3, #28]
 800696a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006972:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006976:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800697e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006980:	683b      	ldr	r3, [r7, #0]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	021b      	lsls	r3, r3, #8
 8006986:	68fa      	ldr	r2, [r7, #12]
 8006988:	4313      	orrs	r3, r2
 800698a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800698c:	693b      	ldr	r3, [r7, #16]
 800698e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006992:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	689b      	ldr	r3, [r3, #8]
 8006998:	031b      	lsls	r3, r3, #12
 800699a:	693a      	ldr	r2, [r7, #16]
 800699c:	4313      	orrs	r3, r2
 800699e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	4a14      	ldr	r2, [pc, #80]	@ (80069f4 <TIM_OC4_SetConfig+0xb0>)
 80069a4:	4293      	cmp	r3, r2
 80069a6:	d007      	beq.n	80069b8 <TIM_OC4_SetConfig+0x74>
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	4a13      	ldr	r2, [pc, #76]	@ (80069f8 <TIM_OC4_SetConfig+0xb4>)
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d003      	beq.n	80069b8 <TIM_OC4_SetConfig+0x74>
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	4a12      	ldr	r2, [pc, #72]	@ (80069fc <TIM_OC4_SetConfig+0xb8>)
 80069b4:	4293      	cmp	r3, r2
 80069b6:	d109      	bne.n	80069cc <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80069b8:	697b      	ldr	r3, [r7, #20]
 80069ba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80069be:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	695b      	ldr	r3, [r3, #20]
 80069c4:	019b      	lsls	r3, r3, #6
 80069c6:	697a      	ldr	r2, [r7, #20]
 80069c8:	4313      	orrs	r3, r2
 80069ca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	697a      	ldr	r2, [r7, #20]
 80069d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	68fa      	ldr	r2, [r7, #12]
 80069d6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	685a      	ldr	r2, [r3, #4]
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	693a      	ldr	r2, [r7, #16]
 80069e4:	621a      	str	r2, [r3, #32]
}
 80069e6:	bf00      	nop
 80069e8:	371c      	adds	r7, #28
 80069ea:	46bd      	mov	sp, r7
 80069ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f0:	4770      	bx	lr
 80069f2:	bf00      	nop
 80069f4:	40012c00 	.word	0x40012c00
 80069f8:	40014000 	.word	0x40014000
 80069fc:	40014400 	.word	0x40014400

08006a00 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006a00:	b480      	push	{r7}
 8006a02:	b087      	sub	sp, #28
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
 8006a08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6a1b      	ldr	r3, [r3, #32]
 8006a0e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	6a1b      	ldr	r3, [r3, #32]
 8006a14:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	685b      	ldr	r3, [r3, #4]
 8006a20:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006a2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	68fa      	ldr	r2, [r7, #12]
 8006a3a:	4313      	orrs	r3, r2
 8006a3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006a3e:	693b      	ldr	r3, [r7, #16]
 8006a40:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006a44:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006a46:	683b      	ldr	r3, [r7, #0]
 8006a48:	689b      	ldr	r3, [r3, #8]
 8006a4a:	041b      	lsls	r3, r3, #16
 8006a4c:	693a      	ldr	r2, [r7, #16]
 8006a4e:	4313      	orrs	r3, r2
 8006a50:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	4a13      	ldr	r2, [pc, #76]	@ (8006aa4 <TIM_OC5_SetConfig+0xa4>)
 8006a56:	4293      	cmp	r3, r2
 8006a58:	d007      	beq.n	8006a6a <TIM_OC5_SetConfig+0x6a>
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	4a12      	ldr	r2, [pc, #72]	@ (8006aa8 <TIM_OC5_SetConfig+0xa8>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d003      	beq.n	8006a6a <TIM_OC5_SetConfig+0x6a>
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	4a11      	ldr	r2, [pc, #68]	@ (8006aac <TIM_OC5_SetConfig+0xac>)
 8006a66:	4293      	cmp	r3, r2
 8006a68:	d109      	bne.n	8006a7e <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006a6a:	697b      	ldr	r3, [r7, #20]
 8006a6c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006a70:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006a72:	683b      	ldr	r3, [r7, #0]
 8006a74:	695b      	ldr	r3, [r3, #20]
 8006a76:	021b      	lsls	r3, r3, #8
 8006a78:	697a      	ldr	r2, [r7, #20]
 8006a7a:	4313      	orrs	r3, r2
 8006a7c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	697a      	ldr	r2, [r7, #20]
 8006a82:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	68fa      	ldr	r2, [r7, #12]
 8006a88:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	685a      	ldr	r2, [r3, #4]
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	693a      	ldr	r2, [r7, #16]
 8006a96:	621a      	str	r2, [r3, #32]
}
 8006a98:	bf00      	nop
 8006a9a:	371c      	adds	r7, #28
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa2:	4770      	bx	lr
 8006aa4:	40012c00 	.word	0x40012c00
 8006aa8:	40014000 	.word	0x40014000
 8006aac:	40014400 	.word	0x40014400

08006ab0 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006ab0:	b480      	push	{r7}
 8006ab2:	b087      	sub	sp, #28
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
 8006ab8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6a1b      	ldr	r3, [r3, #32]
 8006abe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	6a1b      	ldr	r3, [r3, #32]
 8006ac4:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	685b      	ldr	r3, [r3, #4]
 8006ad0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ad6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006ade:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006ae2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	021b      	lsls	r3, r3, #8
 8006aea:	68fa      	ldr	r2, [r7, #12]
 8006aec:	4313      	orrs	r3, r2
 8006aee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006af0:	693b      	ldr	r3, [r7, #16]
 8006af2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006af6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	689b      	ldr	r3, [r3, #8]
 8006afc:	051b      	lsls	r3, r3, #20
 8006afe:	693a      	ldr	r2, [r7, #16]
 8006b00:	4313      	orrs	r3, r2
 8006b02:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	4a14      	ldr	r2, [pc, #80]	@ (8006b58 <TIM_OC6_SetConfig+0xa8>)
 8006b08:	4293      	cmp	r3, r2
 8006b0a:	d007      	beq.n	8006b1c <TIM_OC6_SetConfig+0x6c>
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	4a13      	ldr	r2, [pc, #76]	@ (8006b5c <TIM_OC6_SetConfig+0xac>)
 8006b10:	4293      	cmp	r3, r2
 8006b12:	d003      	beq.n	8006b1c <TIM_OC6_SetConfig+0x6c>
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	4a12      	ldr	r2, [pc, #72]	@ (8006b60 <TIM_OC6_SetConfig+0xb0>)
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	d109      	bne.n	8006b30 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006b1c:	697b      	ldr	r3, [r7, #20]
 8006b1e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006b22:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006b24:	683b      	ldr	r3, [r7, #0]
 8006b26:	695b      	ldr	r3, [r3, #20]
 8006b28:	029b      	lsls	r3, r3, #10
 8006b2a:	697a      	ldr	r2, [r7, #20]
 8006b2c:	4313      	orrs	r3, r2
 8006b2e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	697a      	ldr	r2, [r7, #20]
 8006b34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	68fa      	ldr	r2, [r7, #12]
 8006b3a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006b3c:	683b      	ldr	r3, [r7, #0]
 8006b3e:	685a      	ldr	r2, [r3, #4]
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	693a      	ldr	r2, [r7, #16]
 8006b48:	621a      	str	r2, [r3, #32]
}
 8006b4a:	bf00      	nop
 8006b4c:	371c      	adds	r7, #28
 8006b4e:	46bd      	mov	sp, r7
 8006b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b54:	4770      	bx	lr
 8006b56:	bf00      	nop
 8006b58:	40012c00 	.word	0x40012c00
 8006b5c:	40014000 	.word	0x40014000
 8006b60:	40014400 	.word	0x40014400

08006b64 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006b64:	b480      	push	{r7}
 8006b66:	b087      	sub	sp, #28
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	60f8      	str	r0, [r7, #12]
 8006b6c:	60b9      	str	r1, [r7, #8]
 8006b6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006b70:	68fb      	ldr	r3, [r7, #12]
 8006b72:	6a1b      	ldr	r3, [r3, #32]
 8006b74:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	6a1b      	ldr	r3, [r3, #32]
 8006b7a:	f023 0201 	bic.w	r2, r3, #1
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	699b      	ldr	r3, [r3, #24]
 8006b86:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006b88:	693b      	ldr	r3, [r7, #16]
 8006b8a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006b8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	011b      	lsls	r3, r3, #4
 8006b94:	693a      	ldr	r2, [r7, #16]
 8006b96:	4313      	orrs	r3, r2
 8006b98:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006b9a:	697b      	ldr	r3, [r7, #20]
 8006b9c:	f023 030a 	bic.w	r3, r3, #10
 8006ba0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006ba2:	697a      	ldr	r2, [r7, #20]
 8006ba4:	68bb      	ldr	r3, [r7, #8]
 8006ba6:	4313      	orrs	r3, r2
 8006ba8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	693a      	ldr	r2, [r7, #16]
 8006bae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	697a      	ldr	r2, [r7, #20]
 8006bb4:	621a      	str	r2, [r3, #32]
}
 8006bb6:	bf00      	nop
 8006bb8:	371c      	adds	r7, #28
 8006bba:	46bd      	mov	sp, r7
 8006bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bc0:	4770      	bx	lr

08006bc2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006bc2:	b480      	push	{r7}
 8006bc4:	b087      	sub	sp, #28
 8006bc6:	af00      	add	r7, sp, #0
 8006bc8:	60f8      	str	r0, [r7, #12]
 8006bca:	60b9      	str	r1, [r7, #8]
 8006bcc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	6a1b      	ldr	r3, [r3, #32]
 8006bd2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	6a1b      	ldr	r3, [r3, #32]
 8006bd8:	f023 0210 	bic.w	r2, r3, #16
 8006bdc:	68fb      	ldr	r3, [r7, #12]
 8006bde:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006be0:	68fb      	ldr	r3, [r7, #12]
 8006be2:	699b      	ldr	r3, [r3, #24]
 8006be4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006be6:	693b      	ldr	r3, [r7, #16]
 8006be8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006bec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	031b      	lsls	r3, r3, #12
 8006bf2:	693a      	ldr	r2, [r7, #16]
 8006bf4:	4313      	orrs	r3, r2
 8006bf6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006bf8:	697b      	ldr	r3, [r7, #20]
 8006bfa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006bfe:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006c00:	68bb      	ldr	r3, [r7, #8]
 8006c02:	011b      	lsls	r3, r3, #4
 8006c04:	697a      	ldr	r2, [r7, #20]
 8006c06:	4313      	orrs	r3, r2
 8006c08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
 8006c0c:	693a      	ldr	r2, [r7, #16]
 8006c0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	697a      	ldr	r2, [r7, #20]
 8006c14:	621a      	str	r2, [r3, #32]
}
 8006c16:	bf00      	nop
 8006c18:	371c      	adds	r7, #28
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c20:	4770      	bx	lr

08006c22 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006c22:	b480      	push	{r7}
 8006c24:	b085      	sub	sp, #20
 8006c26:	af00      	add	r7, sp, #0
 8006c28:	6078      	str	r0, [r7, #4]
 8006c2a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	689b      	ldr	r3, [r3, #8]
 8006c30:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c38:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006c3a:	683a      	ldr	r2, [r7, #0]
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	4313      	orrs	r3, r2
 8006c40:	f043 0307 	orr.w	r3, r3, #7
 8006c44:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	68fa      	ldr	r2, [r7, #12]
 8006c4a:	609a      	str	r2, [r3, #8]
}
 8006c4c:	bf00      	nop
 8006c4e:	3714      	adds	r7, #20
 8006c50:	46bd      	mov	sp, r7
 8006c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c56:	4770      	bx	lr

08006c58 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006c58:	b480      	push	{r7}
 8006c5a:	b087      	sub	sp, #28
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	60f8      	str	r0, [r7, #12]
 8006c60:	60b9      	str	r1, [r7, #8]
 8006c62:	607a      	str	r2, [r7, #4]
 8006c64:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	689b      	ldr	r3, [r3, #8]
 8006c6a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c6c:	697b      	ldr	r3, [r7, #20]
 8006c6e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006c72:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006c74:	683b      	ldr	r3, [r7, #0]
 8006c76:	021a      	lsls	r2, r3, #8
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	431a      	orrs	r2, r3
 8006c7c:	68bb      	ldr	r3, [r7, #8]
 8006c7e:	4313      	orrs	r3, r2
 8006c80:	697a      	ldr	r2, [r7, #20]
 8006c82:	4313      	orrs	r3, r2
 8006c84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	697a      	ldr	r2, [r7, #20]
 8006c8a:	609a      	str	r2, [r3, #8]
}
 8006c8c:	bf00      	nop
 8006c8e:	371c      	adds	r7, #28
 8006c90:	46bd      	mov	sp, r7
 8006c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c96:	4770      	bx	lr

08006c98 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b087      	sub	sp, #28
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	60f8      	str	r0, [r7, #12]
 8006ca0:	60b9      	str	r1, [r7, #8]
 8006ca2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006ca4:	68bb      	ldr	r3, [r7, #8]
 8006ca6:	f003 031f 	and.w	r3, r3, #31
 8006caa:	2201      	movs	r2, #1
 8006cac:	fa02 f303 	lsl.w	r3, r2, r3
 8006cb0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	6a1a      	ldr	r2, [r3, #32]
 8006cb6:	697b      	ldr	r3, [r7, #20]
 8006cb8:	43db      	mvns	r3, r3
 8006cba:	401a      	ands	r2, r3
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	6a1a      	ldr	r2, [r3, #32]
 8006cc4:	68bb      	ldr	r3, [r7, #8]
 8006cc6:	f003 031f 	and.w	r3, r3, #31
 8006cca:	6879      	ldr	r1, [r7, #4]
 8006ccc:	fa01 f303 	lsl.w	r3, r1, r3
 8006cd0:	431a      	orrs	r2, r3
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	621a      	str	r2, [r3, #32]
}
 8006cd6:	bf00      	nop
 8006cd8:	371c      	adds	r7, #28
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ce0:	4770      	bx	lr
	...

08006ce4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006ce4:	b480      	push	{r7}
 8006ce6:	b085      	sub	sp, #20
 8006ce8:	af00      	add	r7, sp, #0
 8006cea:	6078      	str	r0, [r7, #4]
 8006cec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006cf4:	2b01      	cmp	r3, #1
 8006cf6:	d101      	bne.n	8006cfc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006cf8:	2302      	movs	r3, #2
 8006cfa:	e04f      	b.n	8006d9c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	2201      	movs	r2, #1
 8006d00:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	2202      	movs	r2, #2
 8006d08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	685b      	ldr	r3, [r3, #4]
 8006d12:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	689b      	ldr	r3, [r3, #8]
 8006d1a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	4a21      	ldr	r2, [pc, #132]	@ (8006da8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d108      	bne.n	8006d38 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006d2c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	685b      	ldr	r3, [r3, #4]
 8006d32:	68fa      	ldr	r2, [r7, #12]
 8006d34:	4313      	orrs	r3, r2
 8006d36:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d3e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006d40:	683b      	ldr	r3, [r7, #0]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	68fa      	ldr	r2, [r7, #12]
 8006d46:	4313      	orrs	r3, r2
 8006d48:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	68fa      	ldr	r2, [r7, #12]
 8006d50:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	4a14      	ldr	r2, [pc, #80]	@ (8006da8 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8006d58:	4293      	cmp	r3, r2
 8006d5a:	d009      	beq.n	8006d70 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d64:	d004      	beq.n	8006d70 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	4a10      	ldr	r2, [pc, #64]	@ (8006dac <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006d6c:	4293      	cmp	r3, r2
 8006d6e:	d10c      	bne.n	8006d8a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006d70:	68bb      	ldr	r3, [r7, #8]
 8006d72:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006d76:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	689b      	ldr	r3, [r3, #8]
 8006d7c:	68ba      	ldr	r2, [r7, #8]
 8006d7e:	4313      	orrs	r3, r2
 8006d80:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	681b      	ldr	r3, [r3, #0]
 8006d86:	68ba      	ldr	r2, [r7, #8]
 8006d88:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	2201      	movs	r2, #1
 8006d8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	2200      	movs	r2, #0
 8006d96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006d9a:	2300      	movs	r3, #0
}
 8006d9c:	4618      	mov	r0, r3
 8006d9e:	3714      	adds	r7, #20
 8006da0:	46bd      	mov	sp, r7
 8006da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da6:	4770      	bx	lr
 8006da8:	40012c00 	.word	0x40012c00
 8006dac:	40014000 	.word	0x40014000

08006db0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006db0:	b480      	push	{r7}
 8006db2:	b085      	sub	sp, #20
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
 8006db8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006dba:	2300      	movs	r3, #0
 8006dbc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006dc4:	2b01      	cmp	r3, #1
 8006dc6:	d101      	bne.n	8006dcc <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006dc8:	2302      	movs	r3, #2
 8006dca:	e060      	b.n	8006e8e <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2201      	movs	r2, #1
 8006dd0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006dda:	683b      	ldr	r3, [r7, #0]
 8006ddc:	68db      	ldr	r3, [r3, #12]
 8006dde:	4313      	orrs	r3, r2
 8006de0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	689b      	ldr	r3, [r3, #8]
 8006dec:	4313      	orrs	r3, r2
 8006dee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006df6:	683b      	ldr	r3, [r7, #0]
 8006df8:	685b      	ldr	r3, [r3, #4]
 8006dfa:	4313      	orrs	r3, r2
 8006dfc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006e04:	683b      	ldr	r3, [r7, #0]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	4313      	orrs	r3, r2
 8006e0a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006e12:	683b      	ldr	r3, [r7, #0]
 8006e14:	691b      	ldr	r3, [r3, #16]
 8006e16:	4313      	orrs	r3, r2
 8006e18:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006e20:	683b      	ldr	r3, [r7, #0]
 8006e22:	695b      	ldr	r3, [r3, #20]
 8006e24:	4313      	orrs	r3, r2
 8006e26:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006e2e:	683b      	ldr	r3, [r7, #0]
 8006e30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e32:	4313      	orrs	r3, r2
 8006e34:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8006e3c:	683b      	ldr	r3, [r7, #0]
 8006e3e:	699b      	ldr	r3, [r3, #24]
 8006e40:	041b      	lsls	r3, r3, #16
 8006e42:	4313      	orrs	r3, r2
 8006e44:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	4a14      	ldr	r2, [pc, #80]	@ (8006e9c <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8006e4c:	4293      	cmp	r3, r2
 8006e4e:	d115      	bne.n	8006e7c <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006e50:	68fb      	ldr	r3, [r7, #12]
 8006e52:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8006e56:	683b      	ldr	r3, [r7, #0]
 8006e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e5a:	051b      	lsls	r3, r3, #20
 8006e5c:	4313      	orrs	r3, r2
 8006e5e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8006e66:	683b      	ldr	r3, [r7, #0]
 8006e68:	69db      	ldr	r3, [r3, #28]
 8006e6a:	4313      	orrs	r3, r2
 8006e6c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8006e74:	683b      	ldr	r3, [r7, #0]
 8006e76:	6a1b      	ldr	r3, [r3, #32]
 8006e78:	4313      	orrs	r3, r2
 8006e7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	68fa      	ldr	r2, [r7, #12]
 8006e82:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	2200      	movs	r2, #0
 8006e88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006e8c:	2300      	movs	r3, #0
}
 8006e8e:	4618      	mov	r0, r3
 8006e90:	3714      	adds	r7, #20
 8006e92:	46bd      	mov	sp, r7
 8006e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e98:	4770      	bx	lr
 8006e9a:	bf00      	nop
 8006e9c:	40012c00 	.word	0x40012c00

08006ea0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006ea0:	b480      	push	{r7}
 8006ea2:	b083      	sub	sp, #12
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006ea8:	bf00      	nop
 8006eaa:	370c      	adds	r7, #12
 8006eac:	46bd      	mov	sp, r7
 8006eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb2:	4770      	bx	lr

08006eb4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006eb4:	b480      	push	{r7}
 8006eb6:	b083      	sub	sp, #12
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006ebc:	bf00      	nop
 8006ebe:	370c      	adds	r7, #12
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec6:	4770      	bx	lr

08006ec8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006ec8:	b480      	push	{r7}
 8006eca:	b083      	sub	sp, #12
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006ed0:	bf00      	nop
 8006ed2:	370c      	adds	r7, #12
 8006ed4:	46bd      	mov	sp, r7
 8006ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eda:	4770      	bx	lr

08006edc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006edc:	b580      	push	{r7, lr}
 8006ede:	b082      	sub	sp, #8
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d101      	bne.n	8006eee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006eea:	2301      	movs	r3, #1
 8006eec:	e040      	b.n	8006f70 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d106      	bne.n	8006f04 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2200      	movs	r2, #0
 8006efa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006efe:	6878      	ldr	r0, [r7, #4]
 8006f00:	f7fa fee0 	bl	8001cc4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	2224      	movs	r2, #36	@ 0x24
 8006f08:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	681a      	ldr	r2, [r3, #0]
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	f022 0201 	bic.w	r2, r2, #1
 8006f18:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d002      	beq.n	8006f28 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006f22:	6878      	ldr	r0, [r7, #4]
 8006f24:	f000 fade 	bl	80074e4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006f28:	6878      	ldr	r0, [r7, #4]
 8006f2a:	f000 f8af 	bl	800708c <UART_SetConfig>
 8006f2e:	4603      	mov	r3, r0
 8006f30:	2b01      	cmp	r3, #1
 8006f32:	d101      	bne.n	8006f38 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006f34:	2301      	movs	r3, #1
 8006f36:	e01b      	b.n	8006f70 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	685a      	ldr	r2, [r3, #4]
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	681b      	ldr	r3, [r3, #0]
 8006f42:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006f46:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	689a      	ldr	r2, [r3, #8]
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006f56:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	681a      	ldr	r2, [r3, #0]
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	f042 0201 	orr.w	r2, r2, #1
 8006f66:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006f68:	6878      	ldr	r0, [r7, #4]
 8006f6a:	f000 fb5d 	bl	8007628 <UART_CheckIdleState>
 8006f6e:	4603      	mov	r3, r0
}
 8006f70:	4618      	mov	r0, r3
 8006f72:	3708      	adds	r7, #8
 8006f74:	46bd      	mov	sp, r7
 8006f76:	bd80      	pop	{r7, pc}

08006f78 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f78:	b580      	push	{r7, lr}
 8006f7a:	b08a      	sub	sp, #40	@ 0x28
 8006f7c:	af02      	add	r7, sp, #8
 8006f7e:	60f8      	str	r0, [r7, #12]
 8006f80:	60b9      	str	r1, [r7, #8]
 8006f82:	603b      	str	r3, [r7, #0]
 8006f84:	4613      	mov	r3, r2
 8006f86:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006f8c:	2b20      	cmp	r3, #32
 8006f8e:	d177      	bne.n	8007080 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f90:	68bb      	ldr	r3, [r7, #8]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d002      	beq.n	8006f9c <HAL_UART_Transmit+0x24>
 8006f96:	88fb      	ldrh	r3, [r7, #6]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d101      	bne.n	8006fa0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006f9c:	2301      	movs	r3, #1
 8006f9e:	e070      	b.n	8007082 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	2221      	movs	r2, #33	@ 0x21
 8006fac:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006fae:	f7fb f89f 	bl	80020f0 <HAL_GetTick>
 8006fb2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	88fa      	ldrh	r2, [r7, #6]
 8006fb8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	88fa      	ldrh	r2, [r7, #6]
 8006fc0:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	689b      	ldr	r3, [r3, #8]
 8006fc8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006fcc:	d108      	bne.n	8006fe0 <HAL_UART_Transmit+0x68>
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	691b      	ldr	r3, [r3, #16]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d104      	bne.n	8006fe0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006fda:	68bb      	ldr	r3, [r7, #8]
 8006fdc:	61bb      	str	r3, [r7, #24]
 8006fde:	e003      	b.n	8006fe8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006fe0:	68bb      	ldr	r3, [r7, #8]
 8006fe2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006fe8:	e02f      	b.n	800704a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006fea:	683b      	ldr	r3, [r7, #0]
 8006fec:	9300      	str	r3, [sp, #0]
 8006fee:	697b      	ldr	r3, [r7, #20]
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	2180      	movs	r1, #128	@ 0x80
 8006ff4:	68f8      	ldr	r0, [r7, #12]
 8006ff6:	f000 fbbf 	bl	8007778 <UART_WaitOnFlagUntilTimeout>
 8006ffa:	4603      	mov	r3, r0
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d004      	beq.n	800700a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	2220      	movs	r2, #32
 8007004:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8007006:	2303      	movs	r3, #3
 8007008:	e03b      	b.n	8007082 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 800700a:	69fb      	ldr	r3, [r7, #28]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d10b      	bne.n	8007028 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007010:	69bb      	ldr	r3, [r7, #24]
 8007012:	881a      	ldrh	r2, [r3, #0]
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800701c:	b292      	uxth	r2, r2
 800701e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007020:	69bb      	ldr	r3, [r7, #24]
 8007022:	3302      	adds	r3, #2
 8007024:	61bb      	str	r3, [r7, #24]
 8007026:	e007      	b.n	8007038 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007028:	69fb      	ldr	r3, [r7, #28]
 800702a:	781a      	ldrb	r2, [r3, #0]
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007032:	69fb      	ldr	r3, [r7, #28]
 8007034:	3301      	adds	r3, #1
 8007036:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007038:	68fb      	ldr	r3, [r7, #12]
 800703a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800703e:	b29b      	uxth	r3, r3
 8007040:	3b01      	subs	r3, #1
 8007042:	b29a      	uxth	r2, r3
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007050:	b29b      	uxth	r3, r3
 8007052:	2b00      	cmp	r3, #0
 8007054:	d1c9      	bne.n	8006fea <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007056:	683b      	ldr	r3, [r7, #0]
 8007058:	9300      	str	r3, [sp, #0]
 800705a:	697b      	ldr	r3, [r7, #20]
 800705c:	2200      	movs	r2, #0
 800705e:	2140      	movs	r1, #64	@ 0x40
 8007060:	68f8      	ldr	r0, [r7, #12]
 8007062:	f000 fb89 	bl	8007778 <UART_WaitOnFlagUntilTimeout>
 8007066:	4603      	mov	r3, r0
 8007068:	2b00      	cmp	r3, #0
 800706a:	d004      	beq.n	8007076 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	2220      	movs	r2, #32
 8007070:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8007072:	2303      	movs	r3, #3
 8007074:	e005      	b.n	8007082 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	2220      	movs	r2, #32
 800707a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800707c:	2300      	movs	r3, #0
 800707e:	e000      	b.n	8007082 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8007080:	2302      	movs	r3, #2
  }
}
 8007082:	4618      	mov	r0, r3
 8007084:	3720      	adds	r7, #32
 8007086:	46bd      	mov	sp, r7
 8007088:	bd80      	pop	{r7, pc}
	...

0800708c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800708c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007090:	b08a      	sub	sp, #40	@ 0x28
 8007092:	af00      	add	r7, sp, #0
 8007094:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007096:	2300      	movs	r3, #0
 8007098:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	689a      	ldr	r2, [r3, #8]
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	691b      	ldr	r3, [r3, #16]
 80070a4:	431a      	orrs	r2, r3
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	695b      	ldr	r3, [r3, #20]
 80070aa:	431a      	orrs	r2, r3
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	69db      	ldr	r3, [r3, #28]
 80070b0:	4313      	orrs	r3, r2
 80070b2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	681a      	ldr	r2, [r3, #0]
 80070ba:	4bb4      	ldr	r3, [pc, #720]	@ (800738c <UART_SetConfig+0x300>)
 80070bc:	4013      	ands	r3, r2
 80070be:	68fa      	ldr	r2, [r7, #12]
 80070c0:	6812      	ldr	r2, [r2, #0]
 80070c2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80070c4:	430b      	orrs	r3, r1
 80070c6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	685b      	ldr	r3, [r3, #4]
 80070ce:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	68da      	ldr	r2, [r3, #12]
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	430a      	orrs	r2, r1
 80070dc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	699b      	ldr	r3, [r3, #24]
 80070e2:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	4aa9      	ldr	r2, [pc, #676]	@ (8007390 <UART_SetConfig+0x304>)
 80070ea:	4293      	cmp	r3, r2
 80070ec:	d004      	beq.n	80070f8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	6a1b      	ldr	r3, [r3, #32]
 80070f2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80070f4:	4313      	orrs	r3, r2
 80070f6:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	689b      	ldr	r3, [r3, #8]
 80070fe:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007108:	430a      	orrs	r2, r1
 800710a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	4aa0      	ldr	r2, [pc, #640]	@ (8007394 <UART_SetConfig+0x308>)
 8007112:	4293      	cmp	r3, r2
 8007114:	d126      	bne.n	8007164 <UART_SetConfig+0xd8>
 8007116:	4ba0      	ldr	r3, [pc, #640]	@ (8007398 <UART_SetConfig+0x30c>)
 8007118:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800711c:	f003 0303 	and.w	r3, r3, #3
 8007120:	2b03      	cmp	r3, #3
 8007122:	d81b      	bhi.n	800715c <UART_SetConfig+0xd0>
 8007124:	a201      	add	r2, pc, #4	@ (adr r2, 800712c <UART_SetConfig+0xa0>)
 8007126:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800712a:	bf00      	nop
 800712c:	0800713d 	.word	0x0800713d
 8007130:	0800714d 	.word	0x0800714d
 8007134:	08007145 	.word	0x08007145
 8007138:	08007155 	.word	0x08007155
 800713c:	2301      	movs	r3, #1
 800713e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007142:	e080      	b.n	8007246 <UART_SetConfig+0x1ba>
 8007144:	2302      	movs	r3, #2
 8007146:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800714a:	e07c      	b.n	8007246 <UART_SetConfig+0x1ba>
 800714c:	2304      	movs	r3, #4
 800714e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007152:	e078      	b.n	8007246 <UART_SetConfig+0x1ba>
 8007154:	2308      	movs	r3, #8
 8007156:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800715a:	e074      	b.n	8007246 <UART_SetConfig+0x1ba>
 800715c:	2310      	movs	r3, #16
 800715e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007162:	e070      	b.n	8007246 <UART_SetConfig+0x1ba>
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	4a8c      	ldr	r2, [pc, #560]	@ (800739c <UART_SetConfig+0x310>)
 800716a:	4293      	cmp	r3, r2
 800716c:	d138      	bne.n	80071e0 <UART_SetConfig+0x154>
 800716e:	4b8a      	ldr	r3, [pc, #552]	@ (8007398 <UART_SetConfig+0x30c>)
 8007170:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007174:	f003 030c 	and.w	r3, r3, #12
 8007178:	2b0c      	cmp	r3, #12
 800717a:	d82d      	bhi.n	80071d8 <UART_SetConfig+0x14c>
 800717c:	a201      	add	r2, pc, #4	@ (adr r2, 8007184 <UART_SetConfig+0xf8>)
 800717e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007182:	bf00      	nop
 8007184:	080071b9 	.word	0x080071b9
 8007188:	080071d9 	.word	0x080071d9
 800718c:	080071d9 	.word	0x080071d9
 8007190:	080071d9 	.word	0x080071d9
 8007194:	080071c9 	.word	0x080071c9
 8007198:	080071d9 	.word	0x080071d9
 800719c:	080071d9 	.word	0x080071d9
 80071a0:	080071d9 	.word	0x080071d9
 80071a4:	080071c1 	.word	0x080071c1
 80071a8:	080071d9 	.word	0x080071d9
 80071ac:	080071d9 	.word	0x080071d9
 80071b0:	080071d9 	.word	0x080071d9
 80071b4:	080071d1 	.word	0x080071d1
 80071b8:	2300      	movs	r3, #0
 80071ba:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80071be:	e042      	b.n	8007246 <UART_SetConfig+0x1ba>
 80071c0:	2302      	movs	r3, #2
 80071c2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80071c6:	e03e      	b.n	8007246 <UART_SetConfig+0x1ba>
 80071c8:	2304      	movs	r3, #4
 80071ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80071ce:	e03a      	b.n	8007246 <UART_SetConfig+0x1ba>
 80071d0:	2308      	movs	r3, #8
 80071d2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80071d6:	e036      	b.n	8007246 <UART_SetConfig+0x1ba>
 80071d8:	2310      	movs	r3, #16
 80071da:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80071de:	e032      	b.n	8007246 <UART_SetConfig+0x1ba>
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	4a6a      	ldr	r2, [pc, #424]	@ (8007390 <UART_SetConfig+0x304>)
 80071e6:	4293      	cmp	r3, r2
 80071e8:	d12a      	bne.n	8007240 <UART_SetConfig+0x1b4>
 80071ea:	4b6b      	ldr	r3, [pc, #428]	@ (8007398 <UART_SetConfig+0x30c>)
 80071ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071f0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80071f4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80071f8:	d01a      	beq.n	8007230 <UART_SetConfig+0x1a4>
 80071fa:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80071fe:	d81b      	bhi.n	8007238 <UART_SetConfig+0x1ac>
 8007200:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007204:	d00c      	beq.n	8007220 <UART_SetConfig+0x194>
 8007206:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800720a:	d815      	bhi.n	8007238 <UART_SetConfig+0x1ac>
 800720c:	2b00      	cmp	r3, #0
 800720e:	d003      	beq.n	8007218 <UART_SetConfig+0x18c>
 8007210:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007214:	d008      	beq.n	8007228 <UART_SetConfig+0x19c>
 8007216:	e00f      	b.n	8007238 <UART_SetConfig+0x1ac>
 8007218:	2300      	movs	r3, #0
 800721a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800721e:	e012      	b.n	8007246 <UART_SetConfig+0x1ba>
 8007220:	2302      	movs	r3, #2
 8007222:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007226:	e00e      	b.n	8007246 <UART_SetConfig+0x1ba>
 8007228:	2304      	movs	r3, #4
 800722a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800722e:	e00a      	b.n	8007246 <UART_SetConfig+0x1ba>
 8007230:	2308      	movs	r3, #8
 8007232:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8007236:	e006      	b.n	8007246 <UART_SetConfig+0x1ba>
 8007238:	2310      	movs	r3, #16
 800723a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800723e:	e002      	b.n	8007246 <UART_SetConfig+0x1ba>
 8007240:	2310      	movs	r3, #16
 8007242:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	4a51      	ldr	r2, [pc, #324]	@ (8007390 <UART_SetConfig+0x304>)
 800724c:	4293      	cmp	r3, r2
 800724e:	d17a      	bne.n	8007346 <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007250:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007254:	2b08      	cmp	r3, #8
 8007256:	d824      	bhi.n	80072a2 <UART_SetConfig+0x216>
 8007258:	a201      	add	r2, pc, #4	@ (adr r2, 8007260 <UART_SetConfig+0x1d4>)
 800725a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800725e:	bf00      	nop
 8007260:	08007285 	.word	0x08007285
 8007264:	080072a3 	.word	0x080072a3
 8007268:	0800728d 	.word	0x0800728d
 800726c:	080072a3 	.word	0x080072a3
 8007270:	08007293 	.word	0x08007293
 8007274:	080072a3 	.word	0x080072a3
 8007278:	080072a3 	.word	0x080072a3
 800727c:	080072a3 	.word	0x080072a3
 8007280:	0800729b 	.word	0x0800729b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007284:	f7fe f902 	bl	800548c <HAL_RCC_GetPCLK1Freq>
 8007288:	61f8      	str	r0, [r7, #28]
        break;
 800728a:	e010      	b.n	80072ae <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800728c:	4b44      	ldr	r3, [pc, #272]	@ (80073a0 <UART_SetConfig+0x314>)
 800728e:	61fb      	str	r3, [r7, #28]
        break;
 8007290:	e00d      	b.n	80072ae <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007292:	f7fe f863 	bl	800535c <HAL_RCC_GetSysClockFreq>
 8007296:	61f8      	str	r0, [r7, #28]
        break;
 8007298:	e009      	b.n	80072ae <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800729a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800729e:	61fb      	str	r3, [r7, #28]
        break;
 80072a0:	e005      	b.n	80072ae <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 80072a2:	2300      	movs	r3, #0
 80072a4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80072a6:	2301      	movs	r3, #1
 80072a8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80072ac:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80072ae:	69fb      	ldr	r3, [r7, #28]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	f000 8107 	beq.w	80074c4 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	685a      	ldr	r2, [r3, #4]
 80072ba:	4613      	mov	r3, r2
 80072bc:	005b      	lsls	r3, r3, #1
 80072be:	4413      	add	r3, r2
 80072c0:	69fa      	ldr	r2, [r7, #28]
 80072c2:	429a      	cmp	r2, r3
 80072c4:	d305      	bcc.n	80072d2 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	685b      	ldr	r3, [r3, #4]
 80072ca:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80072cc:	69fa      	ldr	r2, [r7, #28]
 80072ce:	429a      	cmp	r2, r3
 80072d0:	d903      	bls.n	80072da <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 80072d2:	2301      	movs	r3, #1
 80072d4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80072d8:	e0f4      	b.n	80074c4 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80072da:	69fb      	ldr	r3, [r7, #28]
 80072dc:	2200      	movs	r2, #0
 80072de:	461c      	mov	r4, r3
 80072e0:	4615      	mov	r5, r2
 80072e2:	f04f 0200 	mov.w	r2, #0
 80072e6:	f04f 0300 	mov.w	r3, #0
 80072ea:	022b      	lsls	r3, r5, #8
 80072ec:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80072f0:	0222      	lsls	r2, r4, #8
 80072f2:	68f9      	ldr	r1, [r7, #12]
 80072f4:	6849      	ldr	r1, [r1, #4]
 80072f6:	0849      	lsrs	r1, r1, #1
 80072f8:	2000      	movs	r0, #0
 80072fa:	4688      	mov	r8, r1
 80072fc:	4681      	mov	r9, r0
 80072fe:	eb12 0a08 	adds.w	sl, r2, r8
 8007302:	eb43 0b09 	adc.w	fp, r3, r9
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	685b      	ldr	r3, [r3, #4]
 800730a:	2200      	movs	r2, #0
 800730c:	603b      	str	r3, [r7, #0]
 800730e:	607a      	str	r2, [r7, #4]
 8007310:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007314:	4650      	mov	r0, sl
 8007316:	4659      	mov	r1, fp
 8007318:	f7f9 fcb6 	bl	8000c88 <__aeabi_uldivmod>
 800731c:	4602      	mov	r2, r0
 800731e:	460b      	mov	r3, r1
 8007320:	4613      	mov	r3, r2
 8007322:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007324:	69bb      	ldr	r3, [r7, #24]
 8007326:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800732a:	d308      	bcc.n	800733e <UART_SetConfig+0x2b2>
 800732c:	69bb      	ldr	r3, [r7, #24]
 800732e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007332:	d204      	bcs.n	800733e <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	69ba      	ldr	r2, [r7, #24]
 800733a:	60da      	str	r2, [r3, #12]
 800733c:	e0c2      	b.n	80074c4 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 800733e:	2301      	movs	r3, #1
 8007340:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007344:	e0be      	b.n	80074c4 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	69db      	ldr	r3, [r3, #28]
 800734a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800734e:	d16a      	bne.n	8007426 <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8007350:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8007354:	2b08      	cmp	r3, #8
 8007356:	d834      	bhi.n	80073c2 <UART_SetConfig+0x336>
 8007358:	a201      	add	r2, pc, #4	@ (adr r2, 8007360 <UART_SetConfig+0x2d4>)
 800735a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800735e:	bf00      	nop
 8007360:	08007385 	.word	0x08007385
 8007364:	080073a5 	.word	0x080073a5
 8007368:	080073ad 	.word	0x080073ad
 800736c:	080073c3 	.word	0x080073c3
 8007370:	080073b3 	.word	0x080073b3
 8007374:	080073c3 	.word	0x080073c3
 8007378:	080073c3 	.word	0x080073c3
 800737c:	080073c3 	.word	0x080073c3
 8007380:	080073bb 	.word	0x080073bb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007384:	f7fe f882 	bl	800548c <HAL_RCC_GetPCLK1Freq>
 8007388:	61f8      	str	r0, [r7, #28]
        break;
 800738a:	e020      	b.n	80073ce <UART_SetConfig+0x342>
 800738c:	efff69f3 	.word	0xefff69f3
 8007390:	40008000 	.word	0x40008000
 8007394:	40013800 	.word	0x40013800
 8007398:	40021000 	.word	0x40021000
 800739c:	40004400 	.word	0x40004400
 80073a0:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80073a4:	f7fe f888 	bl	80054b8 <HAL_RCC_GetPCLK2Freq>
 80073a8:	61f8      	str	r0, [r7, #28]
        break;
 80073aa:	e010      	b.n	80073ce <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80073ac:	4b4c      	ldr	r3, [pc, #304]	@ (80074e0 <UART_SetConfig+0x454>)
 80073ae:	61fb      	str	r3, [r7, #28]
        break;
 80073b0:	e00d      	b.n	80073ce <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80073b2:	f7fd ffd3 	bl	800535c <HAL_RCC_GetSysClockFreq>
 80073b6:	61f8      	str	r0, [r7, #28]
        break;
 80073b8:	e009      	b.n	80073ce <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80073ba:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80073be:	61fb      	str	r3, [r7, #28]
        break;
 80073c0:	e005      	b.n	80073ce <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 80073c2:	2300      	movs	r3, #0
 80073c4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80073c6:	2301      	movs	r3, #1
 80073c8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80073cc:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80073ce:	69fb      	ldr	r3, [r7, #28]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d077      	beq.n	80074c4 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80073d4:	69fb      	ldr	r3, [r7, #28]
 80073d6:	005a      	lsls	r2, r3, #1
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	685b      	ldr	r3, [r3, #4]
 80073dc:	085b      	lsrs	r3, r3, #1
 80073de:	441a      	add	r2, r3
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	685b      	ldr	r3, [r3, #4]
 80073e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80073e8:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80073ea:	69bb      	ldr	r3, [r7, #24]
 80073ec:	2b0f      	cmp	r3, #15
 80073ee:	d916      	bls.n	800741e <UART_SetConfig+0x392>
 80073f0:	69bb      	ldr	r3, [r7, #24]
 80073f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80073f6:	d212      	bcs.n	800741e <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80073f8:	69bb      	ldr	r3, [r7, #24]
 80073fa:	b29b      	uxth	r3, r3
 80073fc:	f023 030f 	bic.w	r3, r3, #15
 8007400:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007402:	69bb      	ldr	r3, [r7, #24]
 8007404:	085b      	lsrs	r3, r3, #1
 8007406:	b29b      	uxth	r3, r3
 8007408:	f003 0307 	and.w	r3, r3, #7
 800740c:	b29a      	uxth	r2, r3
 800740e:	8afb      	ldrh	r3, [r7, #22]
 8007410:	4313      	orrs	r3, r2
 8007412:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	8afa      	ldrh	r2, [r7, #22]
 800741a:	60da      	str	r2, [r3, #12]
 800741c:	e052      	b.n	80074c4 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 800741e:	2301      	movs	r3, #1
 8007420:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8007424:	e04e      	b.n	80074c4 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007426:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800742a:	2b08      	cmp	r3, #8
 800742c:	d827      	bhi.n	800747e <UART_SetConfig+0x3f2>
 800742e:	a201      	add	r2, pc, #4	@ (adr r2, 8007434 <UART_SetConfig+0x3a8>)
 8007430:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007434:	08007459 	.word	0x08007459
 8007438:	08007461 	.word	0x08007461
 800743c:	08007469 	.word	0x08007469
 8007440:	0800747f 	.word	0x0800747f
 8007444:	0800746f 	.word	0x0800746f
 8007448:	0800747f 	.word	0x0800747f
 800744c:	0800747f 	.word	0x0800747f
 8007450:	0800747f 	.word	0x0800747f
 8007454:	08007477 	.word	0x08007477
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007458:	f7fe f818 	bl	800548c <HAL_RCC_GetPCLK1Freq>
 800745c:	61f8      	str	r0, [r7, #28]
        break;
 800745e:	e014      	b.n	800748a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007460:	f7fe f82a 	bl	80054b8 <HAL_RCC_GetPCLK2Freq>
 8007464:	61f8      	str	r0, [r7, #28]
        break;
 8007466:	e010      	b.n	800748a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007468:	4b1d      	ldr	r3, [pc, #116]	@ (80074e0 <UART_SetConfig+0x454>)
 800746a:	61fb      	str	r3, [r7, #28]
        break;
 800746c:	e00d      	b.n	800748a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800746e:	f7fd ff75 	bl	800535c <HAL_RCC_GetSysClockFreq>
 8007472:	61f8      	str	r0, [r7, #28]
        break;
 8007474:	e009      	b.n	800748a <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007476:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800747a:	61fb      	str	r3, [r7, #28]
        break;
 800747c:	e005      	b.n	800748a <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 800747e:	2300      	movs	r3, #0
 8007480:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007482:	2301      	movs	r3, #1
 8007484:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8007488:	bf00      	nop
    }

    if (pclk != 0U)
 800748a:	69fb      	ldr	r3, [r7, #28]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d019      	beq.n	80074c4 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	685b      	ldr	r3, [r3, #4]
 8007494:	085a      	lsrs	r2, r3, #1
 8007496:	69fb      	ldr	r3, [r7, #28]
 8007498:	441a      	add	r2, r3
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	685b      	ldr	r3, [r3, #4]
 800749e:	fbb2 f3f3 	udiv	r3, r2, r3
 80074a2:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80074a4:	69bb      	ldr	r3, [r7, #24]
 80074a6:	2b0f      	cmp	r3, #15
 80074a8:	d909      	bls.n	80074be <UART_SetConfig+0x432>
 80074aa:	69bb      	ldr	r3, [r7, #24]
 80074ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80074b0:	d205      	bcs.n	80074be <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80074b2:	69bb      	ldr	r3, [r7, #24]
 80074b4:	b29a      	uxth	r2, r3
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	60da      	str	r2, [r3, #12]
 80074bc:	e002      	b.n	80074c4 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80074be:	2301      	movs	r3, #1
 80074c0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	2200      	movs	r2, #0
 80074c8:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	2200      	movs	r2, #0
 80074ce:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80074d0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80074d4:	4618      	mov	r0, r3
 80074d6:	3728      	adds	r7, #40	@ 0x28
 80074d8:	46bd      	mov	sp, r7
 80074da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80074de:	bf00      	nop
 80074e0:	00f42400 	.word	0x00f42400

080074e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80074e4:	b480      	push	{r7}
 80074e6:	b083      	sub	sp, #12
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074f0:	f003 0308 	and.w	r3, r3, #8
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d00a      	beq.n	800750e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	685b      	ldr	r3, [r3, #4]
 80074fe:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	430a      	orrs	r2, r1
 800750c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007512:	f003 0301 	and.w	r3, r3, #1
 8007516:	2b00      	cmp	r3, #0
 8007518:	d00a      	beq.n	8007530 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	685b      	ldr	r3, [r3, #4]
 8007520:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	430a      	orrs	r2, r1
 800752e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007534:	f003 0302 	and.w	r3, r3, #2
 8007538:	2b00      	cmp	r3, #0
 800753a:	d00a      	beq.n	8007552 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	685b      	ldr	r3, [r3, #4]
 8007542:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	430a      	orrs	r2, r1
 8007550:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007556:	f003 0304 	and.w	r3, r3, #4
 800755a:	2b00      	cmp	r3, #0
 800755c:	d00a      	beq.n	8007574 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	685b      	ldr	r3, [r3, #4]
 8007564:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	430a      	orrs	r2, r1
 8007572:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007578:	f003 0310 	and.w	r3, r3, #16
 800757c:	2b00      	cmp	r3, #0
 800757e:	d00a      	beq.n	8007596 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	689b      	ldr	r3, [r3, #8]
 8007586:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	430a      	orrs	r2, r1
 8007594:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800759a:	f003 0320 	and.w	r3, r3, #32
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d00a      	beq.n	80075b8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	689b      	ldr	r3, [r3, #8]
 80075a8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	430a      	orrs	r2, r1
 80075b6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d01a      	beq.n	80075fa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	685b      	ldr	r3, [r3, #4]
 80075ca:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	430a      	orrs	r2, r1
 80075d8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80075e2:	d10a      	bne.n	80075fa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	685b      	ldr	r3, [r3, #4]
 80075ea:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	430a      	orrs	r2, r1
 80075f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80075fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007602:	2b00      	cmp	r3, #0
 8007604:	d00a      	beq.n	800761c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	685b      	ldr	r3, [r3, #4]
 800760c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	430a      	orrs	r2, r1
 800761a:	605a      	str	r2, [r3, #4]
  }
}
 800761c:	bf00      	nop
 800761e:	370c      	adds	r7, #12
 8007620:	46bd      	mov	sp, r7
 8007622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007626:	4770      	bx	lr

08007628 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007628:	b580      	push	{r7, lr}
 800762a:	b098      	sub	sp, #96	@ 0x60
 800762c:	af02      	add	r7, sp, #8
 800762e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	2200      	movs	r2, #0
 8007634:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007638:	f7fa fd5a 	bl	80020f0 <HAL_GetTick>
 800763c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f003 0308 	and.w	r3, r3, #8
 8007648:	2b08      	cmp	r3, #8
 800764a:	d12e      	bne.n	80076aa <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800764c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007650:	9300      	str	r3, [sp, #0]
 8007652:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007654:	2200      	movs	r2, #0
 8007656:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800765a:	6878      	ldr	r0, [r7, #4]
 800765c:	f000 f88c 	bl	8007778 <UART_WaitOnFlagUntilTimeout>
 8007660:	4603      	mov	r3, r0
 8007662:	2b00      	cmp	r3, #0
 8007664:	d021      	beq.n	80076aa <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8007666:	687b      	ldr	r3, [r7, #4]
 8007668:	681b      	ldr	r3, [r3, #0]
 800766a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800766c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800766e:	e853 3f00 	ldrex	r3, [r3]
 8007672:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007674:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007676:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800767a:	653b      	str	r3, [r7, #80]	@ 0x50
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	461a      	mov	r2, r3
 8007682:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007684:	647b      	str	r3, [r7, #68]	@ 0x44
 8007686:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007688:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800768a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800768c:	e841 2300 	strex	r3, r2, [r1]
 8007690:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007692:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007694:	2b00      	cmp	r3, #0
 8007696:	d1e6      	bne.n	8007666 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2220      	movs	r2, #32
 800769c:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	2200      	movs	r2, #0
 80076a2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80076a6:	2303      	movs	r3, #3
 80076a8:	e062      	b.n	8007770 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	681b      	ldr	r3, [r3, #0]
 80076b0:	f003 0304 	and.w	r3, r3, #4
 80076b4:	2b04      	cmp	r3, #4
 80076b6:	d149      	bne.n	800774c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80076b8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80076bc:	9300      	str	r3, [sp, #0]
 80076be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80076c0:	2200      	movs	r2, #0
 80076c2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80076c6:	6878      	ldr	r0, [r7, #4]
 80076c8:	f000 f856 	bl	8007778 <UART_WaitOnFlagUntilTimeout>
 80076cc:	4603      	mov	r3, r0
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d03c      	beq.n	800774c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076da:	e853 3f00 	ldrex	r3, [r3]
 80076de:	623b      	str	r3, [r7, #32]
   return(result);
 80076e0:	6a3b      	ldr	r3, [r7, #32]
 80076e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80076e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	461a      	mov	r2, r3
 80076ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076f0:	633b      	str	r3, [r7, #48]	@ 0x30
 80076f2:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076f4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80076f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80076f8:	e841 2300 	strex	r3, r2, [r1]
 80076fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80076fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007700:	2b00      	cmp	r3, #0
 8007702:	d1e6      	bne.n	80076d2 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	3308      	adds	r3, #8
 800770a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800770c:	693b      	ldr	r3, [r7, #16]
 800770e:	e853 3f00 	ldrex	r3, [r3]
 8007712:	60fb      	str	r3, [r7, #12]
   return(result);
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	f023 0301 	bic.w	r3, r3, #1
 800771a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	3308      	adds	r3, #8
 8007722:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007724:	61fa      	str	r2, [r7, #28]
 8007726:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007728:	69b9      	ldr	r1, [r7, #24]
 800772a:	69fa      	ldr	r2, [r7, #28]
 800772c:	e841 2300 	strex	r3, r2, [r1]
 8007730:	617b      	str	r3, [r7, #20]
   return(result);
 8007732:	697b      	ldr	r3, [r7, #20]
 8007734:	2b00      	cmp	r3, #0
 8007736:	d1e5      	bne.n	8007704 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2220      	movs	r2, #32
 800773c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	2200      	movs	r2, #0
 8007744:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007748:	2303      	movs	r3, #3
 800774a:	e011      	b.n	8007770 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	2220      	movs	r2, #32
 8007750:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2220      	movs	r2, #32
 8007756:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	2200      	movs	r2, #0
 800775e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2200      	movs	r2, #0
 8007764:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	2200      	movs	r2, #0
 800776a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800776e:	2300      	movs	r3, #0
}
 8007770:	4618      	mov	r0, r3
 8007772:	3758      	adds	r7, #88	@ 0x58
 8007774:	46bd      	mov	sp, r7
 8007776:	bd80      	pop	{r7, pc}

08007778 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007778:	b580      	push	{r7, lr}
 800777a:	b084      	sub	sp, #16
 800777c:	af00      	add	r7, sp, #0
 800777e:	60f8      	str	r0, [r7, #12]
 8007780:	60b9      	str	r1, [r7, #8]
 8007782:	603b      	str	r3, [r7, #0]
 8007784:	4613      	mov	r3, r2
 8007786:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007788:	e04f      	b.n	800782a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800778a:	69bb      	ldr	r3, [r7, #24]
 800778c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007790:	d04b      	beq.n	800782a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007792:	f7fa fcad 	bl	80020f0 <HAL_GetTick>
 8007796:	4602      	mov	r2, r0
 8007798:	683b      	ldr	r3, [r7, #0]
 800779a:	1ad3      	subs	r3, r2, r3
 800779c:	69ba      	ldr	r2, [r7, #24]
 800779e:	429a      	cmp	r2, r3
 80077a0:	d302      	bcc.n	80077a8 <UART_WaitOnFlagUntilTimeout+0x30>
 80077a2:	69bb      	ldr	r3, [r7, #24]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d101      	bne.n	80077ac <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80077a8:	2303      	movs	r3, #3
 80077aa:	e04e      	b.n	800784a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	f003 0304 	and.w	r3, r3, #4
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d037      	beq.n	800782a <UART_WaitOnFlagUntilTimeout+0xb2>
 80077ba:	68bb      	ldr	r3, [r7, #8]
 80077bc:	2b80      	cmp	r3, #128	@ 0x80
 80077be:	d034      	beq.n	800782a <UART_WaitOnFlagUntilTimeout+0xb2>
 80077c0:	68bb      	ldr	r3, [r7, #8]
 80077c2:	2b40      	cmp	r3, #64	@ 0x40
 80077c4:	d031      	beq.n	800782a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	69db      	ldr	r3, [r3, #28]
 80077cc:	f003 0308 	and.w	r3, r3, #8
 80077d0:	2b08      	cmp	r3, #8
 80077d2:	d110      	bne.n	80077f6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	2208      	movs	r2, #8
 80077da:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80077dc:	68f8      	ldr	r0, [r7, #12]
 80077de:	f000 f838 	bl	8007852 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	2208      	movs	r2, #8
 80077e6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	2200      	movs	r2, #0
 80077ee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 80077f2:	2301      	movs	r3, #1
 80077f4:	e029      	b.n	800784a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	69db      	ldr	r3, [r3, #28]
 80077fc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007800:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007804:	d111      	bne.n	800782a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	681b      	ldr	r3, [r3, #0]
 800780a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800780e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007810:	68f8      	ldr	r0, [r7, #12]
 8007812:	f000 f81e 	bl	8007852 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007816:	68fb      	ldr	r3, [r7, #12]
 8007818:	2220      	movs	r2, #32
 800781a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	2200      	movs	r2, #0
 8007822:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8007826:	2303      	movs	r3, #3
 8007828:	e00f      	b.n	800784a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	69da      	ldr	r2, [r3, #28]
 8007830:	68bb      	ldr	r3, [r7, #8]
 8007832:	4013      	ands	r3, r2
 8007834:	68ba      	ldr	r2, [r7, #8]
 8007836:	429a      	cmp	r2, r3
 8007838:	bf0c      	ite	eq
 800783a:	2301      	moveq	r3, #1
 800783c:	2300      	movne	r3, #0
 800783e:	b2db      	uxtb	r3, r3
 8007840:	461a      	mov	r2, r3
 8007842:	79fb      	ldrb	r3, [r7, #7]
 8007844:	429a      	cmp	r2, r3
 8007846:	d0a0      	beq.n	800778a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007848:	2300      	movs	r3, #0
}
 800784a:	4618      	mov	r0, r3
 800784c:	3710      	adds	r7, #16
 800784e:	46bd      	mov	sp, r7
 8007850:	bd80      	pop	{r7, pc}

08007852 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007852:	b480      	push	{r7}
 8007854:	b095      	sub	sp, #84	@ 0x54
 8007856:	af00      	add	r7, sp, #0
 8007858:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007860:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007862:	e853 3f00 	ldrex	r3, [r3]
 8007866:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007868:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800786a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800786e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	461a      	mov	r2, r3
 8007876:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007878:	643b      	str	r3, [r7, #64]	@ 0x40
 800787a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800787c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800787e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007880:	e841 2300 	strex	r3, r2, [r1]
 8007884:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007886:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007888:	2b00      	cmp	r3, #0
 800788a:	d1e6      	bne.n	800785a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	3308      	adds	r3, #8
 8007892:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007894:	6a3b      	ldr	r3, [r7, #32]
 8007896:	e853 3f00 	ldrex	r3, [r3]
 800789a:	61fb      	str	r3, [r7, #28]
   return(result);
 800789c:	69fb      	ldr	r3, [r7, #28]
 800789e:	f023 0301 	bic.w	r3, r3, #1
 80078a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	3308      	adds	r3, #8
 80078aa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80078ac:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80078ae:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078b0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80078b2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80078b4:	e841 2300 	strex	r3, r2, [r1]
 80078b8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80078ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078bc:	2b00      	cmp	r3, #0
 80078be:	d1e5      	bne.n	800788c <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80078c4:	2b01      	cmp	r3, #1
 80078c6:	d118      	bne.n	80078fa <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	e853 3f00 	ldrex	r3, [r3]
 80078d4:	60bb      	str	r3, [r7, #8]
   return(result);
 80078d6:	68bb      	ldr	r3, [r7, #8]
 80078d8:	f023 0310 	bic.w	r3, r3, #16
 80078dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	461a      	mov	r2, r3
 80078e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80078e6:	61bb      	str	r3, [r7, #24]
 80078e8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078ea:	6979      	ldr	r1, [r7, #20]
 80078ec:	69ba      	ldr	r2, [r7, #24]
 80078ee:	e841 2300 	strex	r3, r2, [r1]
 80078f2:	613b      	str	r3, [r7, #16]
   return(result);
 80078f4:	693b      	ldr	r3, [r7, #16]
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d1e6      	bne.n	80078c8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	2220      	movs	r2, #32
 80078fe:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2200      	movs	r2, #0
 8007906:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2200      	movs	r2, #0
 800790c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800790e:	bf00      	nop
 8007910:	3754      	adds	r7, #84	@ 0x54
 8007912:	46bd      	mov	sp, r7
 8007914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007918:	4770      	bx	lr

0800791a <__cvt>:
 800791a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800791e:	ec57 6b10 	vmov	r6, r7, d0
 8007922:	2f00      	cmp	r7, #0
 8007924:	460c      	mov	r4, r1
 8007926:	4619      	mov	r1, r3
 8007928:	463b      	mov	r3, r7
 800792a:	bfbb      	ittet	lt
 800792c:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007930:	461f      	movlt	r7, r3
 8007932:	2300      	movge	r3, #0
 8007934:	232d      	movlt	r3, #45	@ 0x2d
 8007936:	700b      	strb	r3, [r1, #0]
 8007938:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800793a:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800793e:	4691      	mov	r9, r2
 8007940:	f023 0820 	bic.w	r8, r3, #32
 8007944:	bfbc      	itt	lt
 8007946:	4632      	movlt	r2, r6
 8007948:	4616      	movlt	r6, r2
 800794a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800794e:	d005      	beq.n	800795c <__cvt+0x42>
 8007950:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007954:	d100      	bne.n	8007958 <__cvt+0x3e>
 8007956:	3401      	adds	r4, #1
 8007958:	2102      	movs	r1, #2
 800795a:	e000      	b.n	800795e <__cvt+0x44>
 800795c:	2103      	movs	r1, #3
 800795e:	ab03      	add	r3, sp, #12
 8007960:	9301      	str	r3, [sp, #4]
 8007962:	ab02      	add	r3, sp, #8
 8007964:	9300      	str	r3, [sp, #0]
 8007966:	ec47 6b10 	vmov	d0, r6, r7
 800796a:	4653      	mov	r3, sl
 800796c:	4622      	mov	r2, r4
 800796e:	f001 f86f 	bl	8008a50 <_dtoa_r>
 8007972:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007976:	4605      	mov	r5, r0
 8007978:	d119      	bne.n	80079ae <__cvt+0x94>
 800797a:	f019 0f01 	tst.w	r9, #1
 800797e:	d00e      	beq.n	800799e <__cvt+0x84>
 8007980:	eb00 0904 	add.w	r9, r0, r4
 8007984:	2200      	movs	r2, #0
 8007986:	2300      	movs	r3, #0
 8007988:	4630      	mov	r0, r6
 800798a:	4639      	mov	r1, r7
 800798c:	f7f9 f89c 	bl	8000ac8 <__aeabi_dcmpeq>
 8007990:	b108      	cbz	r0, 8007996 <__cvt+0x7c>
 8007992:	f8cd 900c 	str.w	r9, [sp, #12]
 8007996:	2230      	movs	r2, #48	@ 0x30
 8007998:	9b03      	ldr	r3, [sp, #12]
 800799a:	454b      	cmp	r3, r9
 800799c:	d31e      	bcc.n	80079dc <__cvt+0xc2>
 800799e:	9b03      	ldr	r3, [sp, #12]
 80079a0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80079a2:	1b5b      	subs	r3, r3, r5
 80079a4:	4628      	mov	r0, r5
 80079a6:	6013      	str	r3, [r2, #0]
 80079a8:	b004      	add	sp, #16
 80079aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079ae:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80079b2:	eb00 0904 	add.w	r9, r0, r4
 80079b6:	d1e5      	bne.n	8007984 <__cvt+0x6a>
 80079b8:	7803      	ldrb	r3, [r0, #0]
 80079ba:	2b30      	cmp	r3, #48	@ 0x30
 80079bc:	d10a      	bne.n	80079d4 <__cvt+0xba>
 80079be:	2200      	movs	r2, #0
 80079c0:	2300      	movs	r3, #0
 80079c2:	4630      	mov	r0, r6
 80079c4:	4639      	mov	r1, r7
 80079c6:	f7f9 f87f 	bl	8000ac8 <__aeabi_dcmpeq>
 80079ca:	b918      	cbnz	r0, 80079d4 <__cvt+0xba>
 80079cc:	f1c4 0401 	rsb	r4, r4, #1
 80079d0:	f8ca 4000 	str.w	r4, [sl]
 80079d4:	f8da 3000 	ldr.w	r3, [sl]
 80079d8:	4499      	add	r9, r3
 80079da:	e7d3      	b.n	8007984 <__cvt+0x6a>
 80079dc:	1c59      	adds	r1, r3, #1
 80079de:	9103      	str	r1, [sp, #12]
 80079e0:	701a      	strb	r2, [r3, #0]
 80079e2:	e7d9      	b.n	8007998 <__cvt+0x7e>

080079e4 <__exponent>:
 80079e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80079e6:	2900      	cmp	r1, #0
 80079e8:	bfba      	itte	lt
 80079ea:	4249      	neglt	r1, r1
 80079ec:	232d      	movlt	r3, #45	@ 0x2d
 80079ee:	232b      	movge	r3, #43	@ 0x2b
 80079f0:	2909      	cmp	r1, #9
 80079f2:	7002      	strb	r2, [r0, #0]
 80079f4:	7043      	strb	r3, [r0, #1]
 80079f6:	dd29      	ble.n	8007a4c <__exponent+0x68>
 80079f8:	f10d 0307 	add.w	r3, sp, #7
 80079fc:	461d      	mov	r5, r3
 80079fe:	270a      	movs	r7, #10
 8007a00:	461a      	mov	r2, r3
 8007a02:	fbb1 f6f7 	udiv	r6, r1, r7
 8007a06:	fb07 1416 	mls	r4, r7, r6, r1
 8007a0a:	3430      	adds	r4, #48	@ 0x30
 8007a0c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007a10:	460c      	mov	r4, r1
 8007a12:	2c63      	cmp	r4, #99	@ 0x63
 8007a14:	f103 33ff 	add.w	r3, r3, #4294967295
 8007a18:	4631      	mov	r1, r6
 8007a1a:	dcf1      	bgt.n	8007a00 <__exponent+0x1c>
 8007a1c:	3130      	adds	r1, #48	@ 0x30
 8007a1e:	1e94      	subs	r4, r2, #2
 8007a20:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007a24:	1c41      	adds	r1, r0, #1
 8007a26:	4623      	mov	r3, r4
 8007a28:	42ab      	cmp	r3, r5
 8007a2a:	d30a      	bcc.n	8007a42 <__exponent+0x5e>
 8007a2c:	f10d 0309 	add.w	r3, sp, #9
 8007a30:	1a9b      	subs	r3, r3, r2
 8007a32:	42ac      	cmp	r4, r5
 8007a34:	bf88      	it	hi
 8007a36:	2300      	movhi	r3, #0
 8007a38:	3302      	adds	r3, #2
 8007a3a:	4403      	add	r3, r0
 8007a3c:	1a18      	subs	r0, r3, r0
 8007a3e:	b003      	add	sp, #12
 8007a40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007a42:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007a46:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007a4a:	e7ed      	b.n	8007a28 <__exponent+0x44>
 8007a4c:	2330      	movs	r3, #48	@ 0x30
 8007a4e:	3130      	adds	r1, #48	@ 0x30
 8007a50:	7083      	strb	r3, [r0, #2]
 8007a52:	70c1      	strb	r1, [r0, #3]
 8007a54:	1d03      	adds	r3, r0, #4
 8007a56:	e7f1      	b.n	8007a3c <__exponent+0x58>

08007a58 <_printf_float>:
 8007a58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a5c:	b08d      	sub	sp, #52	@ 0x34
 8007a5e:	460c      	mov	r4, r1
 8007a60:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007a64:	4616      	mov	r6, r2
 8007a66:	461f      	mov	r7, r3
 8007a68:	4605      	mov	r5, r0
 8007a6a:	f000 fee9 	bl	8008840 <_localeconv_r>
 8007a6e:	6803      	ldr	r3, [r0, #0]
 8007a70:	9304      	str	r3, [sp, #16]
 8007a72:	4618      	mov	r0, r3
 8007a74:	f7f8 fbfc 	bl	8000270 <strlen>
 8007a78:	2300      	movs	r3, #0
 8007a7a:	930a      	str	r3, [sp, #40]	@ 0x28
 8007a7c:	f8d8 3000 	ldr.w	r3, [r8]
 8007a80:	9005      	str	r0, [sp, #20]
 8007a82:	3307      	adds	r3, #7
 8007a84:	f023 0307 	bic.w	r3, r3, #7
 8007a88:	f103 0208 	add.w	r2, r3, #8
 8007a8c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007a90:	f8d4 b000 	ldr.w	fp, [r4]
 8007a94:	f8c8 2000 	str.w	r2, [r8]
 8007a98:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007a9c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007aa0:	9307      	str	r3, [sp, #28]
 8007aa2:	f8cd 8018 	str.w	r8, [sp, #24]
 8007aa6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007aaa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007aae:	4b9c      	ldr	r3, [pc, #624]	@ (8007d20 <_printf_float+0x2c8>)
 8007ab0:	f04f 32ff 	mov.w	r2, #4294967295
 8007ab4:	f7f9 f83a 	bl	8000b2c <__aeabi_dcmpun>
 8007ab8:	bb70      	cbnz	r0, 8007b18 <_printf_float+0xc0>
 8007aba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007abe:	4b98      	ldr	r3, [pc, #608]	@ (8007d20 <_printf_float+0x2c8>)
 8007ac0:	f04f 32ff 	mov.w	r2, #4294967295
 8007ac4:	f7f9 f814 	bl	8000af0 <__aeabi_dcmple>
 8007ac8:	bb30      	cbnz	r0, 8007b18 <_printf_float+0xc0>
 8007aca:	2200      	movs	r2, #0
 8007acc:	2300      	movs	r3, #0
 8007ace:	4640      	mov	r0, r8
 8007ad0:	4649      	mov	r1, r9
 8007ad2:	f7f9 f803 	bl	8000adc <__aeabi_dcmplt>
 8007ad6:	b110      	cbz	r0, 8007ade <_printf_float+0x86>
 8007ad8:	232d      	movs	r3, #45	@ 0x2d
 8007ada:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007ade:	4a91      	ldr	r2, [pc, #580]	@ (8007d24 <_printf_float+0x2cc>)
 8007ae0:	4b91      	ldr	r3, [pc, #580]	@ (8007d28 <_printf_float+0x2d0>)
 8007ae2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007ae6:	bf8c      	ite	hi
 8007ae8:	4690      	movhi	r8, r2
 8007aea:	4698      	movls	r8, r3
 8007aec:	2303      	movs	r3, #3
 8007aee:	6123      	str	r3, [r4, #16]
 8007af0:	f02b 0304 	bic.w	r3, fp, #4
 8007af4:	6023      	str	r3, [r4, #0]
 8007af6:	f04f 0900 	mov.w	r9, #0
 8007afa:	9700      	str	r7, [sp, #0]
 8007afc:	4633      	mov	r3, r6
 8007afe:	aa0b      	add	r2, sp, #44	@ 0x2c
 8007b00:	4621      	mov	r1, r4
 8007b02:	4628      	mov	r0, r5
 8007b04:	f000 f9d2 	bl	8007eac <_printf_common>
 8007b08:	3001      	adds	r0, #1
 8007b0a:	f040 808d 	bne.w	8007c28 <_printf_float+0x1d0>
 8007b0e:	f04f 30ff 	mov.w	r0, #4294967295
 8007b12:	b00d      	add	sp, #52	@ 0x34
 8007b14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b18:	4642      	mov	r2, r8
 8007b1a:	464b      	mov	r3, r9
 8007b1c:	4640      	mov	r0, r8
 8007b1e:	4649      	mov	r1, r9
 8007b20:	f7f9 f804 	bl	8000b2c <__aeabi_dcmpun>
 8007b24:	b140      	cbz	r0, 8007b38 <_printf_float+0xe0>
 8007b26:	464b      	mov	r3, r9
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	bfbc      	itt	lt
 8007b2c:	232d      	movlt	r3, #45	@ 0x2d
 8007b2e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8007b32:	4a7e      	ldr	r2, [pc, #504]	@ (8007d2c <_printf_float+0x2d4>)
 8007b34:	4b7e      	ldr	r3, [pc, #504]	@ (8007d30 <_printf_float+0x2d8>)
 8007b36:	e7d4      	b.n	8007ae2 <_printf_float+0x8a>
 8007b38:	6863      	ldr	r3, [r4, #4]
 8007b3a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8007b3e:	9206      	str	r2, [sp, #24]
 8007b40:	1c5a      	adds	r2, r3, #1
 8007b42:	d13b      	bne.n	8007bbc <_printf_float+0x164>
 8007b44:	2306      	movs	r3, #6
 8007b46:	6063      	str	r3, [r4, #4]
 8007b48:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	6022      	str	r2, [r4, #0]
 8007b50:	9303      	str	r3, [sp, #12]
 8007b52:	ab0a      	add	r3, sp, #40	@ 0x28
 8007b54:	e9cd a301 	strd	sl, r3, [sp, #4]
 8007b58:	ab09      	add	r3, sp, #36	@ 0x24
 8007b5a:	9300      	str	r3, [sp, #0]
 8007b5c:	6861      	ldr	r1, [r4, #4]
 8007b5e:	ec49 8b10 	vmov	d0, r8, r9
 8007b62:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8007b66:	4628      	mov	r0, r5
 8007b68:	f7ff fed7 	bl	800791a <__cvt>
 8007b6c:	9b06      	ldr	r3, [sp, #24]
 8007b6e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8007b70:	2b47      	cmp	r3, #71	@ 0x47
 8007b72:	4680      	mov	r8, r0
 8007b74:	d129      	bne.n	8007bca <_printf_float+0x172>
 8007b76:	1cc8      	adds	r0, r1, #3
 8007b78:	db02      	blt.n	8007b80 <_printf_float+0x128>
 8007b7a:	6863      	ldr	r3, [r4, #4]
 8007b7c:	4299      	cmp	r1, r3
 8007b7e:	dd41      	ble.n	8007c04 <_printf_float+0x1ac>
 8007b80:	f1aa 0a02 	sub.w	sl, sl, #2
 8007b84:	fa5f fa8a 	uxtb.w	sl, sl
 8007b88:	3901      	subs	r1, #1
 8007b8a:	4652      	mov	r2, sl
 8007b8c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007b90:	9109      	str	r1, [sp, #36]	@ 0x24
 8007b92:	f7ff ff27 	bl	80079e4 <__exponent>
 8007b96:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007b98:	1813      	adds	r3, r2, r0
 8007b9a:	2a01      	cmp	r2, #1
 8007b9c:	4681      	mov	r9, r0
 8007b9e:	6123      	str	r3, [r4, #16]
 8007ba0:	dc02      	bgt.n	8007ba8 <_printf_float+0x150>
 8007ba2:	6822      	ldr	r2, [r4, #0]
 8007ba4:	07d2      	lsls	r2, r2, #31
 8007ba6:	d501      	bpl.n	8007bac <_printf_float+0x154>
 8007ba8:	3301      	adds	r3, #1
 8007baa:	6123      	str	r3, [r4, #16]
 8007bac:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d0a2      	beq.n	8007afa <_printf_float+0xa2>
 8007bb4:	232d      	movs	r3, #45	@ 0x2d
 8007bb6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007bba:	e79e      	b.n	8007afa <_printf_float+0xa2>
 8007bbc:	9a06      	ldr	r2, [sp, #24]
 8007bbe:	2a47      	cmp	r2, #71	@ 0x47
 8007bc0:	d1c2      	bne.n	8007b48 <_printf_float+0xf0>
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d1c0      	bne.n	8007b48 <_printf_float+0xf0>
 8007bc6:	2301      	movs	r3, #1
 8007bc8:	e7bd      	b.n	8007b46 <_printf_float+0xee>
 8007bca:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007bce:	d9db      	bls.n	8007b88 <_printf_float+0x130>
 8007bd0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8007bd4:	d118      	bne.n	8007c08 <_printf_float+0x1b0>
 8007bd6:	2900      	cmp	r1, #0
 8007bd8:	6863      	ldr	r3, [r4, #4]
 8007bda:	dd0b      	ble.n	8007bf4 <_printf_float+0x19c>
 8007bdc:	6121      	str	r1, [r4, #16]
 8007bde:	b913      	cbnz	r3, 8007be6 <_printf_float+0x18e>
 8007be0:	6822      	ldr	r2, [r4, #0]
 8007be2:	07d0      	lsls	r0, r2, #31
 8007be4:	d502      	bpl.n	8007bec <_printf_float+0x194>
 8007be6:	3301      	adds	r3, #1
 8007be8:	440b      	add	r3, r1
 8007bea:	6123      	str	r3, [r4, #16]
 8007bec:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007bee:	f04f 0900 	mov.w	r9, #0
 8007bf2:	e7db      	b.n	8007bac <_printf_float+0x154>
 8007bf4:	b913      	cbnz	r3, 8007bfc <_printf_float+0x1a4>
 8007bf6:	6822      	ldr	r2, [r4, #0]
 8007bf8:	07d2      	lsls	r2, r2, #31
 8007bfa:	d501      	bpl.n	8007c00 <_printf_float+0x1a8>
 8007bfc:	3302      	adds	r3, #2
 8007bfe:	e7f4      	b.n	8007bea <_printf_float+0x192>
 8007c00:	2301      	movs	r3, #1
 8007c02:	e7f2      	b.n	8007bea <_printf_float+0x192>
 8007c04:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8007c08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c0a:	4299      	cmp	r1, r3
 8007c0c:	db05      	blt.n	8007c1a <_printf_float+0x1c2>
 8007c0e:	6823      	ldr	r3, [r4, #0]
 8007c10:	6121      	str	r1, [r4, #16]
 8007c12:	07d8      	lsls	r0, r3, #31
 8007c14:	d5ea      	bpl.n	8007bec <_printf_float+0x194>
 8007c16:	1c4b      	adds	r3, r1, #1
 8007c18:	e7e7      	b.n	8007bea <_printf_float+0x192>
 8007c1a:	2900      	cmp	r1, #0
 8007c1c:	bfd4      	ite	le
 8007c1e:	f1c1 0202 	rsble	r2, r1, #2
 8007c22:	2201      	movgt	r2, #1
 8007c24:	4413      	add	r3, r2
 8007c26:	e7e0      	b.n	8007bea <_printf_float+0x192>
 8007c28:	6823      	ldr	r3, [r4, #0]
 8007c2a:	055a      	lsls	r2, r3, #21
 8007c2c:	d407      	bmi.n	8007c3e <_printf_float+0x1e6>
 8007c2e:	6923      	ldr	r3, [r4, #16]
 8007c30:	4642      	mov	r2, r8
 8007c32:	4631      	mov	r1, r6
 8007c34:	4628      	mov	r0, r5
 8007c36:	47b8      	blx	r7
 8007c38:	3001      	adds	r0, #1
 8007c3a:	d12b      	bne.n	8007c94 <_printf_float+0x23c>
 8007c3c:	e767      	b.n	8007b0e <_printf_float+0xb6>
 8007c3e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007c42:	f240 80dd 	bls.w	8007e00 <_printf_float+0x3a8>
 8007c46:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	f7f8 ff3b 	bl	8000ac8 <__aeabi_dcmpeq>
 8007c52:	2800      	cmp	r0, #0
 8007c54:	d033      	beq.n	8007cbe <_printf_float+0x266>
 8007c56:	4a37      	ldr	r2, [pc, #220]	@ (8007d34 <_printf_float+0x2dc>)
 8007c58:	2301      	movs	r3, #1
 8007c5a:	4631      	mov	r1, r6
 8007c5c:	4628      	mov	r0, r5
 8007c5e:	47b8      	blx	r7
 8007c60:	3001      	adds	r0, #1
 8007c62:	f43f af54 	beq.w	8007b0e <_printf_float+0xb6>
 8007c66:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8007c6a:	4543      	cmp	r3, r8
 8007c6c:	db02      	blt.n	8007c74 <_printf_float+0x21c>
 8007c6e:	6823      	ldr	r3, [r4, #0]
 8007c70:	07d8      	lsls	r0, r3, #31
 8007c72:	d50f      	bpl.n	8007c94 <_printf_float+0x23c>
 8007c74:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007c78:	4631      	mov	r1, r6
 8007c7a:	4628      	mov	r0, r5
 8007c7c:	47b8      	blx	r7
 8007c7e:	3001      	adds	r0, #1
 8007c80:	f43f af45 	beq.w	8007b0e <_printf_float+0xb6>
 8007c84:	f04f 0900 	mov.w	r9, #0
 8007c88:	f108 38ff 	add.w	r8, r8, #4294967295
 8007c8c:	f104 0a1a 	add.w	sl, r4, #26
 8007c90:	45c8      	cmp	r8, r9
 8007c92:	dc09      	bgt.n	8007ca8 <_printf_float+0x250>
 8007c94:	6823      	ldr	r3, [r4, #0]
 8007c96:	079b      	lsls	r3, r3, #30
 8007c98:	f100 8103 	bmi.w	8007ea2 <_printf_float+0x44a>
 8007c9c:	68e0      	ldr	r0, [r4, #12]
 8007c9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007ca0:	4298      	cmp	r0, r3
 8007ca2:	bfb8      	it	lt
 8007ca4:	4618      	movlt	r0, r3
 8007ca6:	e734      	b.n	8007b12 <_printf_float+0xba>
 8007ca8:	2301      	movs	r3, #1
 8007caa:	4652      	mov	r2, sl
 8007cac:	4631      	mov	r1, r6
 8007cae:	4628      	mov	r0, r5
 8007cb0:	47b8      	blx	r7
 8007cb2:	3001      	adds	r0, #1
 8007cb4:	f43f af2b 	beq.w	8007b0e <_printf_float+0xb6>
 8007cb8:	f109 0901 	add.w	r9, r9, #1
 8007cbc:	e7e8      	b.n	8007c90 <_printf_float+0x238>
 8007cbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	dc39      	bgt.n	8007d38 <_printf_float+0x2e0>
 8007cc4:	4a1b      	ldr	r2, [pc, #108]	@ (8007d34 <_printf_float+0x2dc>)
 8007cc6:	2301      	movs	r3, #1
 8007cc8:	4631      	mov	r1, r6
 8007cca:	4628      	mov	r0, r5
 8007ccc:	47b8      	blx	r7
 8007cce:	3001      	adds	r0, #1
 8007cd0:	f43f af1d 	beq.w	8007b0e <_printf_float+0xb6>
 8007cd4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8007cd8:	ea59 0303 	orrs.w	r3, r9, r3
 8007cdc:	d102      	bne.n	8007ce4 <_printf_float+0x28c>
 8007cde:	6823      	ldr	r3, [r4, #0]
 8007ce0:	07d9      	lsls	r1, r3, #31
 8007ce2:	d5d7      	bpl.n	8007c94 <_printf_float+0x23c>
 8007ce4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ce8:	4631      	mov	r1, r6
 8007cea:	4628      	mov	r0, r5
 8007cec:	47b8      	blx	r7
 8007cee:	3001      	adds	r0, #1
 8007cf0:	f43f af0d 	beq.w	8007b0e <_printf_float+0xb6>
 8007cf4:	f04f 0a00 	mov.w	sl, #0
 8007cf8:	f104 0b1a 	add.w	fp, r4, #26
 8007cfc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cfe:	425b      	negs	r3, r3
 8007d00:	4553      	cmp	r3, sl
 8007d02:	dc01      	bgt.n	8007d08 <_printf_float+0x2b0>
 8007d04:	464b      	mov	r3, r9
 8007d06:	e793      	b.n	8007c30 <_printf_float+0x1d8>
 8007d08:	2301      	movs	r3, #1
 8007d0a:	465a      	mov	r2, fp
 8007d0c:	4631      	mov	r1, r6
 8007d0e:	4628      	mov	r0, r5
 8007d10:	47b8      	blx	r7
 8007d12:	3001      	adds	r0, #1
 8007d14:	f43f aefb 	beq.w	8007b0e <_printf_float+0xb6>
 8007d18:	f10a 0a01 	add.w	sl, sl, #1
 8007d1c:	e7ee      	b.n	8007cfc <_printf_float+0x2a4>
 8007d1e:	bf00      	nop
 8007d20:	7fefffff 	.word	0x7fefffff
 8007d24:	0800c04c 	.word	0x0800c04c
 8007d28:	0800c048 	.word	0x0800c048
 8007d2c:	0800c054 	.word	0x0800c054
 8007d30:	0800c050 	.word	0x0800c050
 8007d34:	0800c058 	.word	0x0800c058
 8007d38:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007d3a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007d3e:	4553      	cmp	r3, sl
 8007d40:	bfa8      	it	ge
 8007d42:	4653      	movge	r3, sl
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	4699      	mov	r9, r3
 8007d48:	dc36      	bgt.n	8007db8 <_printf_float+0x360>
 8007d4a:	f04f 0b00 	mov.w	fp, #0
 8007d4e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007d52:	f104 021a 	add.w	r2, r4, #26
 8007d56:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8007d58:	9306      	str	r3, [sp, #24]
 8007d5a:	eba3 0309 	sub.w	r3, r3, r9
 8007d5e:	455b      	cmp	r3, fp
 8007d60:	dc31      	bgt.n	8007dc6 <_printf_float+0x36e>
 8007d62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d64:	459a      	cmp	sl, r3
 8007d66:	dc3a      	bgt.n	8007dde <_printf_float+0x386>
 8007d68:	6823      	ldr	r3, [r4, #0]
 8007d6a:	07da      	lsls	r2, r3, #31
 8007d6c:	d437      	bmi.n	8007dde <_printf_float+0x386>
 8007d6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d70:	ebaa 0903 	sub.w	r9, sl, r3
 8007d74:	9b06      	ldr	r3, [sp, #24]
 8007d76:	ebaa 0303 	sub.w	r3, sl, r3
 8007d7a:	4599      	cmp	r9, r3
 8007d7c:	bfa8      	it	ge
 8007d7e:	4699      	movge	r9, r3
 8007d80:	f1b9 0f00 	cmp.w	r9, #0
 8007d84:	dc33      	bgt.n	8007dee <_printf_float+0x396>
 8007d86:	f04f 0800 	mov.w	r8, #0
 8007d8a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007d8e:	f104 0b1a 	add.w	fp, r4, #26
 8007d92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d94:	ebaa 0303 	sub.w	r3, sl, r3
 8007d98:	eba3 0309 	sub.w	r3, r3, r9
 8007d9c:	4543      	cmp	r3, r8
 8007d9e:	f77f af79 	ble.w	8007c94 <_printf_float+0x23c>
 8007da2:	2301      	movs	r3, #1
 8007da4:	465a      	mov	r2, fp
 8007da6:	4631      	mov	r1, r6
 8007da8:	4628      	mov	r0, r5
 8007daa:	47b8      	blx	r7
 8007dac:	3001      	adds	r0, #1
 8007dae:	f43f aeae 	beq.w	8007b0e <_printf_float+0xb6>
 8007db2:	f108 0801 	add.w	r8, r8, #1
 8007db6:	e7ec      	b.n	8007d92 <_printf_float+0x33a>
 8007db8:	4642      	mov	r2, r8
 8007dba:	4631      	mov	r1, r6
 8007dbc:	4628      	mov	r0, r5
 8007dbe:	47b8      	blx	r7
 8007dc0:	3001      	adds	r0, #1
 8007dc2:	d1c2      	bne.n	8007d4a <_printf_float+0x2f2>
 8007dc4:	e6a3      	b.n	8007b0e <_printf_float+0xb6>
 8007dc6:	2301      	movs	r3, #1
 8007dc8:	4631      	mov	r1, r6
 8007dca:	4628      	mov	r0, r5
 8007dcc:	9206      	str	r2, [sp, #24]
 8007dce:	47b8      	blx	r7
 8007dd0:	3001      	adds	r0, #1
 8007dd2:	f43f ae9c 	beq.w	8007b0e <_printf_float+0xb6>
 8007dd6:	9a06      	ldr	r2, [sp, #24]
 8007dd8:	f10b 0b01 	add.w	fp, fp, #1
 8007ddc:	e7bb      	b.n	8007d56 <_printf_float+0x2fe>
 8007dde:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007de2:	4631      	mov	r1, r6
 8007de4:	4628      	mov	r0, r5
 8007de6:	47b8      	blx	r7
 8007de8:	3001      	adds	r0, #1
 8007dea:	d1c0      	bne.n	8007d6e <_printf_float+0x316>
 8007dec:	e68f      	b.n	8007b0e <_printf_float+0xb6>
 8007dee:	9a06      	ldr	r2, [sp, #24]
 8007df0:	464b      	mov	r3, r9
 8007df2:	4442      	add	r2, r8
 8007df4:	4631      	mov	r1, r6
 8007df6:	4628      	mov	r0, r5
 8007df8:	47b8      	blx	r7
 8007dfa:	3001      	adds	r0, #1
 8007dfc:	d1c3      	bne.n	8007d86 <_printf_float+0x32e>
 8007dfe:	e686      	b.n	8007b0e <_printf_float+0xb6>
 8007e00:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007e04:	f1ba 0f01 	cmp.w	sl, #1
 8007e08:	dc01      	bgt.n	8007e0e <_printf_float+0x3b6>
 8007e0a:	07db      	lsls	r3, r3, #31
 8007e0c:	d536      	bpl.n	8007e7c <_printf_float+0x424>
 8007e0e:	2301      	movs	r3, #1
 8007e10:	4642      	mov	r2, r8
 8007e12:	4631      	mov	r1, r6
 8007e14:	4628      	mov	r0, r5
 8007e16:	47b8      	blx	r7
 8007e18:	3001      	adds	r0, #1
 8007e1a:	f43f ae78 	beq.w	8007b0e <_printf_float+0xb6>
 8007e1e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e22:	4631      	mov	r1, r6
 8007e24:	4628      	mov	r0, r5
 8007e26:	47b8      	blx	r7
 8007e28:	3001      	adds	r0, #1
 8007e2a:	f43f ae70 	beq.w	8007b0e <_printf_float+0xb6>
 8007e2e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007e32:	2200      	movs	r2, #0
 8007e34:	2300      	movs	r3, #0
 8007e36:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007e3a:	f7f8 fe45 	bl	8000ac8 <__aeabi_dcmpeq>
 8007e3e:	b9c0      	cbnz	r0, 8007e72 <_printf_float+0x41a>
 8007e40:	4653      	mov	r3, sl
 8007e42:	f108 0201 	add.w	r2, r8, #1
 8007e46:	4631      	mov	r1, r6
 8007e48:	4628      	mov	r0, r5
 8007e4a:	47b8      	blx	r7
 8007e4c:	3001      	adds	r0, #1
 8007e4e:	d10c      	bne.n	8007e6a <_printf_float+0x412>
 8007e50:	e65d      	b.n	8007b0e <_printf_float+0xb6>
 8007e52:	2301      	movs	r3, #1
 8007e54:	465a      	mov	r2, fp
 8007e56:	4631      	mov	r1, r6
 8007e58:	4628      	mov	r0, r5
 8007e5a:	47b8      	blx	r7
 8007e5c:	3001      	adds	r0, #1
 8007e5e:	f43f ae56 	beq.w	8007b0e <_printf_float+0xb6>
 8007e62:	f108 0801 	add.w	r8, r8, #1
 8007e66:	45d0      	cmp	r8, sl
 8007e68:	dbf3      	blt.n	8007e52 <_printf_float+0x3fa>
 8007e6a:	464b      	mov	r3, r9
 8007e6c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007e70:	e6df      	b.n	8007c32 <_printf_float+0x1da>
 8007e72:	f04f 0800 	mov.w	r8, #0
 8007e76:	f104 0b1a 	add.w	fp, r4, #26
 8007e7a:	e7f4      	b.n	8007e66 <_printf_float+0x40e>
 8007e7c:	2301      	movs	r3, #1
 8007e7e:	4642      	mov	r2, r8
 8007e80:	e7e1      	b.n	8007e46 <_printf_float+0x3ee>
 8007e82:	2301      	movs	r3, #1
 8007e84:	464a      	mov	r2, r9
 8007e86:	4631      	mov	r1, r6
 8007e88:	4628      	mov	r0, r5
 8007e8a:	47b8      	blx	r7
 8007e8c:	3001      	adds	r0, #1
 8007e8e:	f43f ae3e 	beq.w	8007b0e <_printf_float+0xb6>
 8007e92:	f108 0801 	add.w	r8, r8, #1
 8007e96:	68e3      	ldr	r3, [r4, #12]
 8007e98:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007e9a:	1a5b      	subs	r3, r3, r1
 8007e9c:	4543      	cmp	r3, r8
 8007e9e:	dcf0      	bgt.n	8007e82 <_printf_float+0x42a>
 8007ea0:	e6fc      	b.n	8007c9c <_printf_float+0x244>
 8007ea2:	f04f 0800 	mov.w	r8, #0
 8007ea6:	f104 0919 	add.w	r9, r4, #25
 8007eaa:	e7f4      	b.n	8007e96 <_printf_float+0x43e>

08007eac <_printf_common>:
 8007eac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007eb0:	4616      	mov	r6, r2
 8007eb2:	4698      	mov	r8, r3
 8007eb4:	688a      	ldr	r2, [r1, #8]
 8007eb6:	690b      	ldr	r3, [r1, #16]
 8007eb8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007ebc:	4293      	cmp	r3, r2
 8007ebe:	bfb8      	it	lt
 8007ec0:	4613      	movlt	r3, r2
 8007ec2:	6033      	str	r3, [r6, #0]
 8007ec4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007ec8:	4607      	mov	r7, r0
 8007eca:	460c      	mov	r4, r1
 8007ecc:	b10a      	cbz	r2, 8007ed2 <_printf_common+0x26>
 8007ece:	3301      	adds	r3, #1
 8007ed0:	6033      	str	r3, [r6, #0]
 8007ed2:	6823      	ldr	r3, [r4, #0]
 8007ed4:	0699      	lsls	r1, r3, #26
 8007ed6:	bf42      	ittt	mi
 8007ed8:	6833      	ldrmi	r3, [r6, #0]
 8007eda:	3302      	addmi	r3, #2
 8007edc:	6033      	strmi	r3, [r6, #0]
 8007ede:	6825      	ldr	r5, [r4, #0]
 8007ee0:	f015 0506 	ands.w	r5, r5, #6
 8007ee4:	d106      	bne.n	8007ef4 <_printf_common+0x48>
 8007ee6:	f104 0a19 	add.w	sl, r4, #25
 8007eea:	68e3      	ldr	r3, [r4, #12]
 8007eec:	6832      	ldr	r2, [r6, #0]
 8007eee:	1a9b      	subs	r3, r3, r2
 8007ef0:	42ab      	cmp	r3, r5
 8007ef2:	dc26      	bgt.n	8007f42 <_printf_common+0x96>
 8007ef4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007ef8:	6822      	ldr	r2, [r4, #0]
 8007efa:	3b00      	subs	r3, #0
 8007efc:	bf18      	it	ne
 8007efe:	2301      	movne	r3, #1
 8007f00:	0692      	lsls	r2, r2, #26
 8007f02:	d42b      	bmi.n	8007f5c <_printf_common+0xb0>
 8007f04:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007f08:	4641      	mov	r1, r8
 8007f0a:	4638      	mov	r0, r7
 8007f0c:	47c8      	blx	r9
 8007f0e:	3001      	adds	r0, #1
 8007f10:	d01e      	beq.n	8007f50 <_printf_common+0xa4>
 8007f12:	6823      	ldr	r3, [r4, #0]
 8007f14:	6922      	ldr	r2, [r4, #16]
 8007f16:	f003 0306 	and.w	r3, r3, #6
 8007f1a:	2b04      	cmp	r3, #4
 8007f1c:	bf02      	ittt	eq
 8007f1e:	68e5      	ldreq	r5, [r4, #12]
 8007f20:	6833      	ldreq	r3, [r6, #0]
 8007f22:	1aed      	subeq	r5, r5, r3
 8007f24:	68a3      	ldr	r3, [r4, #8]
 8007f26:	bf0c      	ite	eq
 8007f28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007f2c:	2500      	movne	r5, #0
 8007f2e:	4293      	cmp	r3, r2
 8007f30:	bfc4      	itt	gt
 8007f32:	1a9b      	subgt	r3, r3, r2
 8007f34:	18ed      	addgt	r5, r5, r3
 8007f36:	2600      	movs	r6, #0
 8007f38:	341a      	adds	r4, #26
 8007f3a:	42b5      	cmp	r5, r6
 8007f3c:	d11a      	bne.n	8007f74 <_printf_common+0xc8>
 8007f3e:	2000      	movs	r0, #0
 8007f40:	e008      	b.n	8007f54 <_printf_common+0xa8>
 8007f42:	2301      	movs	r3, #1
 8007f44:	4652      	mov	r2, sl
 8007f46:	4641      	mov	r1, r8
 8007f48:	4638      	mov	r0, r7
 8007f4a:	47c8      	blx	r9
 8007f4c:	3001      	adds	r0, #1
 8007f4e:	d103      	bne.n	8007f58 <_printf_common+0xac>
 8007f50:	f04f 30ff 	mov.w	r0, #4294967295
 8007f54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f58:	3501      	adds	r5, #1
 8007f5a:	e7c6      	b.n	8007eea <_printf_common+0x3e>
 8007f5c:	18e1      	adds	r1, r4, r3
 8007f5e:	1c5a      	adds	r2, r3, #1
 8007f60:	2030      	movs	r0, #48	@ 0x30
 8007f62:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007f66:	4422      	add	r2, r4
 8007f68:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007f6c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007f70:	3302      	adds	r3, #2
 8007f72:	e7c7      	b.n	8007f04 <_printf_common+0x58>
 8007f74:	2301      	movs	r3, #1
 8007f76:	4622      	mov	r2, r4
 8007f78:	4641      	mov	r1, r8
 8007f7a:	4638      	mov	r0, r7
 8007f7c:	47c8      	blx	r9
 8007f7e:	3001      	adds	r0, #1
 8007f80:	d0e6      	beq.n	8007f50 <_printf_common+0xa4>
 8007f82:	3601      	adds	r6, #1
 8007f84:	e7d9      	b.n	8007f3a <_printf_common+0x8e>
	...

08007f88 <_printf_i>:
 8007f88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007f8c:	7e0f      	ldrb	r7, [r1, #24]
 8007f8e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007f90:	2f78      	cmp	r7, #120	@ 0x78
 8007f92:	4691      	mov	r9, r2
 8007f94:	4680      	mov	r8, r0
 8007f96:	460c      	mov	r4, r1
 8007f98:	469a      	mov	sl, r3
 8007f9a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007f9e:	d807      	bhi.n	8007fb0 <_printf_i+0x28>
 8007fa0:	2f62      	cmp	r7, #98	@ 0x62
 8007fa2:	d80a      	bhi.n	8007fba <_printf_i+0x32>
 8007fa4:	2f00      	cmp	r7, #0
 8007fa6:	f000 80d1 	beq.w	800814c <_printf_i+0x1c4>
 8007faa:	2f58      	cmp	r7, #88	@ 0x58
 8007fac:	f000 80b8 	beq.w	8008120 <_printf_i+0x198>
 8007fb0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007fb4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007fb8:	e03a      	b.n	8008030 <_printf_i+0xa8>
 8007fba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007fbe:	2b15      	cmp	r3, #21
 8007fc0:	d8f6      	bhi.n	8007fb0 <_printf_i+0x28>
 8007fc2:	a101      	add	r1, pc, #4	@ (adr r1, 8007fc8 <_printf_i+0x40>)
 8007fc4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007fc8:	08008021 	.word	0x08008021
 8007fcc:	08008035 	.word	0x08008035
 8007fd0:	08007fb1 	.word	0x08007fb1
 8007fd4:	08007fb1 	.word	0x08007fb1
 8007fd8:	08007fb1 	.word	0x08007fb1
 8007fdc:	08007fb1 	.word	0x08007fb1
 8007fe0:	08008035 	.word	0x08008035
 8007fe4:	08007fb1 	.word	0x08007fb1
 8007fe8:	08007fb1 	.word	0x08007fb1
 8007fec:	08007fb1 	.word	0x08007fb1
 8007ff0:	08007fb1 	.word	0x08007fb1
 8007ff4:	08008133 	.word	0x08008133
 8007ff8:	0800805f 	.word	0x0800805f
 8007ffc:	080080ed 	.word	0x080080ed
 8008000:	08007fb1 	.word	0x08007fb1
 8008004:	08007fb1 	.word	0x08007fb1
 8008008:	08008155 	.word	0x08008155
 800800c:	08007fb1 	.word	0x08007fb1
 8008010:	0800805f 	.word	0x0800805f
 8008014:	08007fb1 	.word	0x08007fb1
 8008018:	08007fb1 	.word	0x08007fb1
 800801c:	080080f5 	.word	0x080080f5
 8008020:	6833      	ldr	r3, [r6, #0]
 8008022:	1d1a      	adds	r2, r3, #4
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	6032      	str	r2, [r6, #0]
 8008028:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800802c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008030:	2301      	movs	r3, #1
 8008032:	e09c      	b.n	800816e <_printf_i+0x1e6>
 8008034:	6833      	ldr	r3, [r6, #0]
 8008036:	6820      	ldr	r0, [r4, #0]
 8008038:	1d19      	adds	r1, r3, #4
 800803a:	6031      	str	r1, [r6, #0]
 800803c:	0606      	lsls	r6, r0, #24
 800803e:	d501      	bpl.n	8008044 <_printf_i+0xbc>
 8008040:	681d      	ldr	r5, [r3, #0]
 8008042:	e003      	b.n	800804c <_printf_i+0xc4>
 8008044:	0645      	lsls	r5, r0, #25
 8008046:	d5fb      	bpl.n	8008040 <_printf_i+0xb8>
 8008048:	f9b3 5000 	ldrsh.w	r5, [r3]
 800804c:	2d00      	cmp	r5, #0
 800804e:	da03      	bge.n	8008058 <_printf_i+0xd0>
 8008050:	232d      	movs	r3, #45	@ 0x2d
 8008052:	426d      	negs	r5, r5
 8008054:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008058:	4858      	ldr	r0, [pc, #352]	@ (80081bc <_printf_i+0x234>)
 800805a:	230a      	movs	r3, #10
 800805c:	e011      	b.n	8008082 <_printf_i+0xfa>
 800805e:	6821      	ldr	r1, [r4, #0]
 8008060:	6833      	ldr	r3, [r6, #0]
 8008062:	0608      	lsls	r0, r1, #24
 8008064:	f853 5b04 	ldr.w	r5, [r3], #4
 8008068:	d402      	bmi.n	8008070 <_printf_i+0xe8>
 800806a:	0649      	lsls	r1, r1, #25
 800806c:	bf48      	it	mi
 800806e:	b2ad      	uxthmi	r5, r5
 8008070:	2f6f      	cmp	r7, #111	@ 0x6f
 8008072:	4852      	ldr	r0, [pc, #328]	@ (80081bc <_printf_i+0x234>)
 8008074:	6033      	str	r3, [r6, #0]
 8008076:	bf14      	ite	ne
 8008078:	230a      	movne	r3, #10
 800807a:	2308      	moveq	r3, #8
 800807c:	2100      	movs	r1, #0
 800807e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008082:	6866      	ldr	r6, [r4, #4]
 8008084:	60a6      	str	r6, [r4, #8]
 8008086:	2e00      	cmp	r6, #0
 8008088:	db05      	blt.n	8008096 <_printf_i+0x10e>
 800808a:	6821      	ldr	r1, [r4, #0]
 800808c:	432e      	orrs	r6, r5
 800808e:	f021 0104 	bic.w	r1, r1, #4
 8008092:	6021      	str	r1, [r4, #0]
 8008094:	d04b      	beq.n	800812e <_printf_i+0x1a6>
 8008096:	4616      	mov	r6, r2
 8008098:	fbb5 f1f3 	udiv	r1, r5, r3
 800809c:	fb03 5711 	mls	r7, r3, r1, r5
 80080a0:	5dc7      	ldrb	r7, [r0, r7]
 80080a2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80080a6:	462f      	mov	r7, r5
 80080a8:	42bb      	cmp	r3, r7
 80080aa:	460d      	mov	r5, r1
 80080ac:	d9f4      	bls.n	8008098 <_printf_i+0x110>
 80080ae:	2b08      	cmp	r3, #8
 80080b0:	d10b      	bne.n	80080ca <_printf_i+0x142>
 80080b2:	6823      	ldr	r3, [r4, #0]
 80080b4:	07df      	lsls	r7, r3, #31
 80080b6:	d508      	bpl.n	80080ca <_printf_i+0x142>
 80080b8:	6923      	ldr	r3, [r4, #16]
 80080ba:	6861      	ldr	r1, [r4, #4]
 80080bc:	4299      	cmp	r1, r3
 80080be:	bfde      	ittt	le
 80080c0:	2330      	movle	r3, #48	@ 0x30
 80080c2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80080c6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80080ca:	1b92      	subs	r2, r2, r6
 80080cc:	6122      	str	r2, [r4, #16]
 80080ce:	f8cd a000 	str.w	sl, [sp]
 80080d2:	464b      	mov	r3, r9
 80080d4:	aa03      	add	r2, sp, #12
 80080d6:	4621      	mov	r1, r4
 80080d8:	4640      	mov	r0, r8
 80080da:	f7ff fee7 	bl	8007eac <_printf_common>
 80080de:	3001      	adds	r0, #1
 80080e0:	d14a      	bne.n	8008178 <_printf_i+0x1f0>
 80080e2:	f04f 30ff 	mov.w	r0, #4294967295
 80080e6:	b004      	add	sp, #16
 80080e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080ec:	6823      	ldr	r3, [r4, #0]
 80080ee:	f043 0320 	orr.w	r3, r3, #32
 80080f2:	6023      	str	r3, [r4, #0]
 80080f4:	4832      	ldr	r0, [pc, #200]	@ (80081c0 <_printf_i+0x238>)
 80080f6:	2778      	movs	r7, #120	@ 0x78
 80080f8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80080fc:	6823      	ldr	r3, [r4, #0]
 80080fe:	6831      	ldr	r1, [r6, #0]
 8008100:	061f      	lsls	r7, r3, #24
 8008102:	f851 5b04 	ldr.w	r5, [r1], #4
 8008106:	d402      	bmi.n	800810e <_printf_i+0x186>
 8008108:	065f      	lsls	r7, r3, #25
 800810a:	bf48      	it	mi
 800810c:	b2ad      	uxthmi	r5, r5
 800810e:	6031      	str	r1, [r6, #0]
 8008110:	07d9      	lsls	r1, r3, #31
 8008112:	bf44      	itt	mi
 8008114:	f043 0320 	orrmi.w	r3, r3, #32
 8008118:	6023      	strmi	r3, [r4, #0]
 800811a:	b11d      	cbz	r5, 8008124 <_printf_i+0x19c>
 800811c:	2310      	movs	r3, #16
 800811e:	e7ad      	b.n	800807c <_printf_i+0xf4>
 8008120:	4826      	ldr	r0, [pc, #152]	@ (80081bc <_printf_i+0x234>)
 8008122:	e7e9      	b.n	80080f8 <_printf_i+0x170>
 8008124:	6823      	ldr	r3, [r4, #0]
 8008126:	f023 0320 	bic.w	r3, r3, #32
 800812a:	6023      	str	r3, [r4, #0]
 800812c:	e7f6      	b.n	800811c <_printf_i+0x194>
 800812e:	4616      	mov	r6, r2
 8008130:	e7bd      	b.n	80080ae <_printf_i+0x126>
 8008132:	6833      	ldr	r3, [r6, #0]
 8008134:	6825      	ldr	r5, [r4, #0]
 8008136:	6961      	ldr	r1, [r4, #20]
 8008138:	1d18      	adds	r0, r3, #4
 800813a:	6030      	str	r0, [r6, #0]
 800813c:	062e      	lsls	r6, r5, #24
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	d501      	bpl.n	8008146 <_printf_i+0x1be>
 8008142:	6019      	str	r1, [r3, #0]
 8008144:	e002      	b.n	800814c <_printf_i+0x1c4>
 8008146:	0668      	lsls	r0, r5, #25
 8008148:	d5fb      	bpl.n	8008142 <_printf_i+0x1ba>
 800814a:	8019      	strh	r1, [r3, #0]
 800814c:	2300      	movs	r3, #0
 800814e:	6123      	str	r3, [r4, #16]
 8008150:	4616      	mov	r6, r2
 8008152:	e7bc      	b.n	80080ce <_printf_i+0x146>
 8008154:	6833      	ldr	r3, [r6, #0]
 8008156:	1d1a      	adds	r2, r3, #4
 8008158:	6032      	str	r2, [r6, #0]
 800815a:	681e      	ldr	r6, [r3, #0]
 800815c:	6862      	ldr	r2, [r4, #4]
 800815e:	2100      	movs	r1, #0
 8008160:	4630      	mov	r0, r6
 8008162:	f7f8 f835 	bl	80001d0 <memchr>
 8008166:	b108      	cbz	r0, 800816c <_printf_i+0x1e4>
 8008168:	1b80      	subs	r0, r0, r6
 800816a:	6060      	str	r0, [r4, #4]
 800816c:	6863      	ldr	r3, [r4, #4]
 800816e:	6123      	str	r3, [r4, #16]
 8008170:	2300      	movs	r3, #0
 8008172:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008176:	e7aa      	b.n	80080ce <_printf_i+0x146>
 8008178:	6923      	ldr	r3, [r4, #16]
 800817a:	4632      	mov	r2, r6
 800817c:	4649      	mov	r1, r9
 800817e:	4640      	mov	r0, r8
 8008180:	47d0      	blx	sl
 8008182:	3001      	adds	r0, #1
 8008184:	d0ad      	beq.n	80080e2 <_printf_i+0x15a>
 8008186:	6823      	ldr	r3, [r4, #0]
 8008188:	079b      	lsls	r3, r3, #30
 800818a:	d413      	bmi.n	80081b4 <_printf_i+0x22c>
 800818c:	68e0      	ldr	r0, [r4, #12]
 800818e:	9b03      	ldr	r3, [sp, #12]
 8008190:	4298      	cmp	r0, r3
 8008192:	bfb8      	it	lt
 8008194:	4618      	movlt	r0, r3
 8008196:	e7a6      	b.n	80080e6 <_printf_i+0x15e>
 8008198:	2301      	movs	r3, #1
 800819a:	4632      	mov	r2, r6
 800819c:	4649      	mov	r1, r9
 800819e:	4640      	mov	r0, r8
 80081a0:	47d0      	blx	sl
 80081a2:	3001      	adds	r0, #1
 80081a4:	d09d      	beq.n	80080e2 <_printf_i+0x15a>
 80081a6:	3501      	adds	r5, #1
 80081a8:	68e3      	ldr	r3, [r4, #12]
 80081aa:	9903      	ldr	r1, [sp, #12]
 80081ac:	1a5b      	subs	r3, r3, r1
 80081ae:	42ab      	cmp	r3, r5
 80081b0:	dcf2      	bgt.n	8008198 <_printf_i+0x210>
 80081b2:	e7eb      	b.n	800818c <_printf_i+0x204>
 80081b4:	2500      	movs	r5, #0
 80081b6:	f104 0619 	add.w	r6, r4, #25
 80081ba:	e7f5      	b.n	80081a8 <_printf_i+0x220>
 80081bc:	0800c05a 	.word	0x0800c05a
 80081c0:	0800c06b 	.word	0x0800c06b

080081c4 <_scanf_float>:
 80081c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081c8:	b087      	sub	sp, #28
 80081ca:	4691      	mov	r9, r2
 80081cc:	9303      	str	r3, [sp, #12]
 80081ce:	688b      	ldr	r3, [r1, #8]
 80081d0:	1e5a      	subs	r2, r3, #1
 80081d2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80081d6:	bf81      	itttt	hi
 80081d8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80081dc:	eb03 0b05 	addhi.w	fp, r3, r5
 80081e0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80081e4:	608b      	strhi	r3, [r1, #8]
 80081e6:	680b      	ldr	r3, [r1, #0]
 80081e8:	460a      	mov	r2, r1
 80081ea:	f04f 0500 	mov.w	r5, #0
 80081ee:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80081f2:	f842 3b1c 	str.w	r3, [r2], #28
 80081f6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80081fa:	4680      	mov	r8, r0
 80081fc:	460c      	mov	r4, r1
 80081fe:	bf98      	it	ls
 8008200:	f04f 0b00 	movls.w	fp, #0
 8008204:	9201      	str	r2, [sp, #4]
 8008206:	4616      	mov	r6, r2
 8008208:	46aa      	mov	sl, r5
 800820a:	462f      	mov	r7, r5
 800820c:	9502      	str	r5, [sp, #8]
 800820e:	68a2      	ldr	r2, [r4, #8]
 8008210:	b15a      	cbz	r2, 800822a <_scanf_float+0x66>
 8008212:	f8d9 3000 	ldr.w	r3, [r9]
 8008216:	781b      	ldrb	r3, [r3, #0]
 8008218:	2b4e      	cmp	r3, #78	@ 0x4e
 800821a:	d863      	bhi.n	80082e4 <_scanf_float+0x120>
 800821c:	2b40      	cmp	r3, #64	@ 0x40
 800821e:	d83b      	bhi.n	8008298 <_scanf_float+0xd4>
 8008220:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8008224:	b2c8      	uxtb	r0, r1
 8008226:	280e      	cmp	r0, #14
 8008228:	d939      	bls.n	800829e <_scanf_float+0xda>
 800822a:	b11f      	cbz	r7, 8008234 <_scanf_float+0x70>
 800822c:	6823      	ldr	r3, [r4, #0]
 800822e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008232:	6023      	str	r3, [r4, #0]
 8008234:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008238:	f1ba 0f01 	cmp.w	sl, #1
 800823c:	f200 8114 	bhi.w	8008468 <_scanf_float+0x2a4>
 8008240:	9b01      	ldr	r3, [sp, #4]
 8008242:	429e      	cmp	r6, r3
 8008244:	f200 8105 	bhi.w	8008452 <_scanf_float+0x28e>
 8008248:	2001      	movs	r0, #1
 800824a:	b007      	add	sp, #28
 800824c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008250:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8008254:	2a0d      	cmp	r2, #13
 8008256:	d8e8      	bhi.n	800822a <_scanf_float+0x66>
 8008258:	a101      	add	r1, pc, #4	@ (adr r1, 8008260 <_scanf_float+0x9c>)
 800825a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800825e:	bf00      	nop
 8008260:	080083a9 	.word	0x080083a9
 8008264:	0800822b 	.word	0x0800822b
 8008268:	0800822b 	.word	0x0800822b
 800826c:	0800822b 	.word	0x0800822b
 8008270:	08008405 	.word	0x08008405
 8008274:	080083df 	.word	0x080083df
 8008278:	0800822b 	.word	0x0800822b
 800827c:	0800822b 	.word	0x0800822b
 8008280:	080083b7 	.word	0x080083b7
 8008284:	0800822b 	.word	0x0800822b
 8008288:	0800822b 	.word	0x0800822b
 800828c:	0800822b 	.word	0x0800822b
 8008290:	0800822b 	.word	0x0800822b
 8008294:	08008373 	.word	0x08008373
 8008298:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800829c:	e7da      	b.n	8008254 <_scanf_float+0x90>
 800829e:	290e      	cmp	r1, #14
 80082a0:	d8c3      	bhi.n	800822a <_scanf_float+0x66>
 80082a2:	a001      	add	r0, pc, #4	@ (adr r0, 80082a8 <_scanf_float+0xe4>)
 80082a4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80082a8:	08008363 	.word	0x08008363
 80082ac:	0800822b 	.word	0x0800822b
 80082b0:	08008363 	.word	0x08008363
 80082b4:	080083f3 	.word	0x080083f3
 80082b8:	0800822b 	.word	0x0800822b
 80082bc:	08008305 	.word	0x08008305
 80082c0:	08008349 	.word	0x08008349
 80082c4:	08008349 	.word	0x08008349
 80082c8:	08008349 	.word	0x08008349
 80082cc:	08008349 	.word	0x08008349
 80082d0:	08008349 	.word	0x08008349
 80082d4:	08008349 	.word	0x08008349
 80082d8:	08008349 	.word	0x08008349
 80082dc:	08008349 	.word	0x08008349
 80082e0:	08008349 	.word	0x08008349
 80082e4:	2b6e      	cmp	r3, #110	@ 0x6e
 80082e6:	d809      	bhi.n	80082fc <_scanf_float+0x138>
 80082e8:	2b60      	cmp	r3, #96	@ 0x60
 80082ea:	d8b1      	bhi.n	8008250 <_scanf_float+0x8c>
 80082ec:	2b54      	cmp	r3, #84	@ 0x54
 80082ee:	d07b      	beq.n	80083e8 <_scanf_float+0x224>
 80082f0:	2b59      	cmp	r3, #89	@ 0x59
 80082f2:	d19a      	bne.n	800822a <_scanf_float+0x66>
 80082f4:	2d07      	cmp	r5, #7
 80082f6:	d198      	bne.n	800822a <_scanf_float+0x66>
 80082f8:	2508      	movs	r5, #8
 80082fa:	e02f      	b.n	800835c <_scanf_float+0x198>
 80082fc:	2b74      	cmp	r3, #116	@ 0x74
 80082fe:	d073      	beq.n	80083e8 <_scanf_float+0x224>
 8008300:	2b79      	cmp	r3, #121	@ 0x79
 8008302:	e7f6      	b.n	80082f2 <_scanf_float+0x12e>
 8008304:	6821      	ldr	r1, [r4, #0]
 8008306:	05c8      	lsls	r0, r1, #23
 8008308:	d51e      	bpl.n	8008348 <_scanf_float+0x184>
 800830a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800830e:	6021      	str	r1, [r4, #0]
 8008310:	3701      	adds	r7, #1
 8008312:	f1bb 0f00 	cmp.w	fp, #0
 8008316:	d003      	beq.n	8008320 <_scanf_float+0x15c>
 8008318:	3201      	adds	r2, #1
 800831a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800831e:	60a2      	str	r2, [r4, #8]
 8008320:	68a3      	ldr	r3, [r4, #8]
 8008322:	3b01      	subs	r3, #1
 8008324:	60a3      	str	r3, [r4, #8]
 8008326:	6923      	ldr	r3, [r4, #16]
 8008328:	3301      	adds	r3, #1
 800832a:	6123      	str	r3, [r4, #16]
 800832c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8008330:	3b01      	subs	r3, #1
 8008332:	2b00      	cmp	r3, #0
 8008334:	f8c9 3004 	str.w	r3, [r9, #4]
 8008338:	f340 8082 	ble.w	8008440 <_scanf_float+0x27c>
 800833c:	f8d9 3000 	ldr.w	r3, [r9]
 8008340:	3301      	adds	r3, #1
 8008342:	f8c9 3000 	str.w	r3, [r9]
 8008346:	e762      	b.n	800820e <_scanf_float+0x4a>
 8008348:	eb1a 0105 	adds.w	r1, sl, r5
 800834c:	f47f af6d 	bne.w	800822a <_scanf_float+0x66>
 8008350:	6822      	ldr	r2, [r4, #0]
 8008352:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8008356:	6022      	str	r2, [r4, #0]
 8008358:	460d      	mov	r5, r1
 800835a:	468a      	mov	sl, r1
 800835c:	f806 3b01 	strb.w	r3, [r6], #1
 8008360:	e7de      	b.n	8008320 <_scanf_float+0x15c>
 8008362:	6822      	ldr	r2, [r4, #0]
 8008364:	0610      	lsls	r0, r2, #24
 8008366:	f57f af60 	bpl.w	800822a <_scanf_float+0x66>
 800836a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800836e:	6022      	str	r2, [r4, #0]
 8008370:	e7f4      	b.n	800835c <_scanf_float+0x198>
 8008372:	f1ba 0f00 	cmp.w	sl, #0
 8008376:	d10c      	bne.n	8008392 <_scanf_float+0x1ce>
 8008378:	b977      	cbnz	r7, 8008398 <_scanf_float+0x1d4>
 800837a:	6822      	ldr	r2, [r4, #0]
 800837c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8008380:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8008384:	d108      	bne.n	8008398 <_scanf_float+0x1d4>
 8008386:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800838a:	6022      	str	r2, [r4, #0]
 800838c:	f04f 0a01 	mov.w	sl, #1
 8008390:	e7e4      	b.n	800835c <_scanf_float+0x198>
 8008392:	f1ba 0f02 	cmp.w	sl, #2
 8008396:	d050      	beq.n	800843a <_scanf_float+0x276>
 8008398:	2d01      	cmp	r5, #1
 800839a:	d002      	beq.n	80083a2 <_scanf_float+0x1de>
 800839c:	2d04      	cmp	r5, #4
 800839e:	f47f af44 	bne.w	800822a <_scanf_float+0x66>
 80083a2:	3501      	adds	r5, #1
 80083a4:	b2ed      	uxtb	r5, r5
 80083a6:	e7d9      	b.n	800835c <_scanf_float+0x198>
 80083a8:	f1ba 0f01 	cmp.w	sl, #1
 80083ac:	f47f af3d 	bne.w	800822a <_scanf_float+0x66>
 80083b0:	f04f 0a02 	mov.w	sl, #2
 80083b4:	e7d2      	b.n	800835c <_scanf_float+0x198>
 80083b6:	b975      	cbnz	r5, 80083d6 <_scanf_float+0x212>
 80083b8:	2f00      	cmp	r7, #0
 80083ba:	f47f af37 	bne.w	800822c <_scanf_float+0x68>
 80083be:	6822      	ldr	r2, [r4, #0]
 80083c0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80083c4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80083c8:	f040 8103 	bne.w	80085d2 <_scanf_float+0x40e>
 80083cc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80083d0:	6022      	str	r2, [r4, #0]
 80083d2:	2501      	movs	r5, #1
 80083d4:	e7c2      	b.n	800835c <_scanf_float+0x198>
 80083d6:	2d03      	cmp	r5, #3
 80083d8:	d0e3      	beq.n	80083a2 <_scanf_float+0x1de>
 80083da:	2d05      	cmp	r5, #5
 80083dc:	e7df      	b.n	800839e <_scanf_float+0x1da>
 80083de:	2d02      	cmp	r5, #2
 80083e0:	f47f af23 	bne.w	800822a <_scanf_float+0x66>
 80083e4:	2503      	movs	r5, #3
 80083e6:	e7b9      	b.n	800835c <_scanf_float+0x198>
 80083e8:	2d06      	cmp	r5, #6
 80083ea:	f47f af1e 	bne.w	800822a <_scanf_float+0x66>
 80083ee:	2507      	movs	r5, #7
 80083f0:	e7b4      	b.n	800835c <_scanf_float+0x198>
 80083f2:	6822      	ldr	r2, [r4, #0]
 80083f4:	0591      	lsls	r1, r2, #22
 80083f6:	f57f af18 	bpl.w	800822a <_scanf_float+0x66>
 80083fa:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80083fe:	6022      	str	r2, [r4, #0]
 8008400:	9702      	str	r7, [sp, #8]
 8008402:	e7ab      	b.n	800835c <_scanf_float+0x198>
 8008404:	6822      	ldr	r2, [r4, #0]
 8008406:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800840a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800840e:	d005      	beq.n	800841c <_scanf_float+0x258>
 8008410:	0550      	lsls	r0, r2, #21
 8008412:	f57f af0a 	bpl.w	800822a <_scanf_float+0x66>
 8008416:	2f00      	cmp	r7, #0
 8008418:	f000 80db 	beq.w	80085d2 <_scanf_float+0x40e>
 800841c:	0591      	lsls	r1, r2, #22
 800841e:	bf58      	it	pl
 8008420:	9902      	ldrpl	r1, [sp, #8]
 8008422:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8008426:	bf58      	it	pl
 8008428:	1a79      	subpl	r1, r7, r1
 800842a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800842e:	bf58      	it	pl
 8008430:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8008434:	6022      	str	r2, [r4, #0]
 8008436:	2700      	movs	r7, #0
 8008438:	e790      	b.n	800835c <_scanf_float+0x198>
 800843a:	f04f 0a03 	mov.w	sl, #3
 800843e:	e78d      	b.n	800835c <_scanf_float+0x198>
 8008440:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8008444:	4649      	mov	r1, r9
 8008446:	4640      	mov	r0, r8
 8008448:	4798      	blx	r3
 800844a:	2800      	cmp	r0, #0
 800844c:	f43f aedf 	beq.w	800820e <_scanf_float+0x4a>
 8008450:	e6eb      	b.n	800822a <_scanf_float+0x66>
 8008452:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008456:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800845a:	464a      	mov	r2, r9
 800845c:	4640      	mov	r0, r8
 800845e:	4798      	blx	r3
 8008460:	6923      	ldr	r3, [r4, #16]
 8008462:	3b01      	subs	r3, #1
 8008464:	6123      	str	r3, [r4, #16]
 8008466:	e6eb      	b.n	8008240 <_scanf_float+0x7c>
 8008468:	1e6b      	subs	r3, r5, #1
 800846a:	2b06      	cmp	r3, #6
 800846c:	d824      	bhi.n	80084b8 <_scanf_float+0x2f4>
 800846e:	2d02      	cmp	r5, #2
 8008470:	d836      	bhi.n	80084e0 <_scanf_float+0x31c>
 8008472:	9b01      	ldr	r3, [sp, #4]
 8008474:	429e      	cmp	r6, r3
 8008476:	f67f aee7 	bls.w	8008248 <_scanf_float+0x84>
 800847a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800847e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8008482:	464a      	mov	r2, r9
 8008484:	4640      	mov	r0, r8
 8008486:	4798      	blx	r3
 8008488:	6923      	ldr	r3, [r4, #16]
 800848a:	3b01      	subs	r3, #1
 800848c:	6123      	str	r3, [r4, #16]
 800848e:	e7f0      	b.n	8008472 <_scanf_float+0x2ae>
 8008490:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008494:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8008498:	464a      	mov	r2, r9
 800849a:	4640      	mov	r0, r8
 800849c:	4798      	blx	r3
 800849e:	6923      	ldr	r3, [r4, #16]
 80084a0:	3b01      	subs	r3, #1
 80084a2:	6123      	str	r3, [r4, #16]
 80084a4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80084a8:	fa5f fa8a 	uxtb.w	sl, sl
 80084ac:	f1ba 0f02 	cmp.w	sl, #2
 80084b0:	d1ee      	bne.n	8008490 <_scanf_float+0x2cc>
 80084b2:	3d03      	subs	r5, #3
 80084b4:	b2ed      	uxtb	r5, r5
 80084b6:	1b76      	subs	r6, r6, r5
 80084b8:	6823      	ldr	r3, [r4, #0]
 80084ba:	05da      	lsls	r2, r3, #23
 80084bc:	d530      	bpl.n	8008520 <_scanf_float+0x35c>
 80084be:	055b      	lsls	r3, r3, #21
 80084c0:	d511      	bpl.n	80084e6 <_scanf_float+0x322>
 80084c2:	9b01      	ldr	r3, [sp, #4]
 80084c4:	429e      	cmp	r6, r3
 80084c6:	f67f aebf 	bls.w	8008248 <_scanf_float+0x84>
 80084ca:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80084ce:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80084d2:	464a      	mov	r2, r9
 80084d4:	4640      	mov	r0, r8
 80084d6:	4798      	blx	r3
 80084d8:	6923      	ldr	r3, [r4, #16]
 80084da:	3b01      	subs	r3, #1
 80084dc:	6123      	str	r3, [r4, #16]
 80084de:	e7f0      	b.n	80084c2 <_scanf_float+0x2fe>
 80084e0:	46aa      	mov	sl, r5
 80084e2:	46b3      	mov	fp, r6
 80084e4:	e7de      	b.n	80084a4 <_scanf_float+0x2e0>
 80084e6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80084ea:	6923      	ldr	r3, [r4, #16]
 80084ec:	2965      	cmp	r1, #101	@ 0x65
 80084ee:	f103 33ff 	add.w	r3, r3, #4294967295
 80084f2:	f106 35ff 	add.w	r5, r6, #4294967295
 80084f6:	6123      	str	r3, [r4, #16]
 80084f8:	d00c      	beq.n	8008514 <_scanf_float+0x350>
 80084fa:	2945      	cmp	r1, #69	@ 0x45
 80084fc:	d00a      	beq.n	8008514 <_scanf_float+0x350>
 80084fe:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008502:	464a      	mov	r2, r9
 8008504:	4640      	mov	r0, r8
 8008506:	4798      	blx	r3
 8008508:	6923      	ldr	r3, [r4, #16]
 800850a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800850e:	3b01      	subs	r3, #1
 8008510:	1eb5      	subs	r5, r6, #2
 8008512:	6123      	str	r3, [r4, #16]
 8008514:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8008518:	464a      	mov	r2, r9
 800851a:	4640      	mov	r0, r8
 800851c:	4798      	blx	r3
 800851e:	462e      	mov	r6, r5
 8008520:	6822      	ldr	r2, [r4, #0]
 8008522:	f012 0210 	ands.w	r2, r2, #16
 8008526:	d001      	beq.n	800852c <_scanf_float+0x368>
 8008528:	2000      	movs	r0, #0
 800852a:	e68e      	b.n	800824a <_scanf_float+0x86>
 800852c:	7032      	strb	r2, [r6, #0]
 800852e:	6823      	ldr	r3, [r4, #0]
 8008530:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008534:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008538:	d125      	bne.n	8008586 <_scanf_float+0x3c2>
 800853a:	9b02      	ldr	r3, [sp, #8]
 800853c:	429f      	cmp	r7, r3
 800853e:	d00a      	beq.n	8008556 <_scanf_float+0x392>
 8008540:	1bda      	subs	r2, r3, r7
 8008542:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8008546:	429e      	cmp	r6, r3
 8008548:	bf28      	it	cs
 800854a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800854e:	4922      	ldr	r1, [pc, #136]	@ (80085d8 <_scanf_float+0x414>)
 8008550:	4630      	mov	r0, r6
 8008552:	f000 f907 	bl	8008764 <siprintf>
 8008556:	9901      	ldr	r1, [sp, #4]
 8008558:	2200      	movs	r2, #0
 800855a:	4640      	mov	r0, r8
 800855c:	f002 fbf4 	bl	800ad48 <_strtod_r>
 8008560:	9b03      	ldr	r3, [sp, #12]
 8008562:	6821      	ldr	r1, [r4, #0]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	f011 0f02 	tst.w	r1, #2
 800856a:	ec57 6b10 	vmov	r6, r7, d0
 800856e:	f103 0204 	add.w	r2, r3, #4
 8008572:	d015      	beq.n	80085a0 <_scanf_float+0x3dc>
 8008574:	9903      	ldr	r1, [sp, #12]
 8008576:	600a      	str	r2, [r1, #0]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	e9c3 6700 	strd	r6, r7, [r3]
 800857e:	68e3      	ldr	r3, [r4, #12]
 8008580:	3301      	adds	r3, #1
 8008582:	60e3      	str	r3, [r4, #12]
 8008584:	e7d0      	b.n	8008528 <_scanf_float+0x364>
 8008586:	9b04      	ldr	r3, [sp, #16]
 8008588:	2b00      	cmp	r3, #0
 800858a:	d0e4      	beq.n	8008556 <_scanf_float+0x392>
 800858c:	9905      	ldr	r1, [sp, #20]
 800858e:	230a      	movs	r3, #10
 8008590:	3101      	adds	r1, #1
 8008592:	4640      	mov	r0, r8
 8008594:	f002 fc58 	bl	800ae48 <_strtol_r>
 8008598:	9b04      	ldr	r3, [sp, #16]
 800859a:	9e05      	ldr	r6, [sp, #20]
 800859c:	1ac2      	subs	r2, r0, r3
 800859e:	e7d0      	b.n	8008542 <_scanf_float+0x37e>
 80085a0:	f011 0f04 	tst.w	r1, #4
 80085a4:	9903      	ldr	r1, [sp, #12]
 80085a6:	600a      	str	r2, [r1, #0]
 80085a8:	d1e6      	bne.n	8008578 <_scanf_float+0x3b4>
 80085aa:	681d      	ldr	r5, [r3, #0]
 80085ac:	4632      	mov	r2, r6
 80085ae:	463b      	mov	r3, r7
 80085b0:	4630      	mov	r0, r6
 80085b2:	4639      	mov	r1, r7
 80085b4:	f7f8 faba 	bl	8000b2c <__aeabi_dcmpun>
 80085b8:	b128      	cbz	r0, 80085c6 <_scanf_float+0x402>
 80085ba:	4808      	ldr	r0, [pc, #32]	@ (80085dc <_scanf_float+0x418>)
 80085bc:	f000 f9b8 	bl	8008930 <nanf>
 80085c0:	ed85 0a00 	vstr	s0, [r5]
 80085c4:	e7db      	b.n	800857e <_scanf_float+0x3ba>
 80085c6:	4630      	mov	r0, r6
 80085c8:	4639      	mov	r1, r7
 80085ca:	f7f8 fb0d 	bl	8000be8 <__aeabi_d2f>
 80085ce:	6028      	str	r0, [r5, #0]
 80085d0:	e7d5      	b.n	800857e <_scanf_float+0x3ba>
 80085d2:	2700      	movs	r7, #0
 80085d4:	e62e      	b.n	8008234 <_scanf_float+0x70>
 80085d6:	bf00      	nop
 80085d8:	0800c07c 	.word	0x0800c07c
 80085dc:	0800c1bd 	.word	0x0800c1bd

080085e0 <std>:
 80085e0:	2300      	movs	r3, #0
 80085e2:	b510      	push	{r4, lr}
 80085e4:	4604      	mov	r4, r0
 80085e6:	e9c0 3300 	strd	r3, r3, [r0]
 80085ea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80085ee:	6083      	str	r3, [r0, #8]
 80085f0:	8181      	strh	r1, [r0, #12]
 80085f2:	6643      	str	r3, [r0, #100]	@ 0x64
 80085f4:	81c2      	strh	r2, [r0, #14]
 80085f6:	6183      	str	r3, [r0, #24]
 80085f8:	4619      	mov	r1, r3
 80085fa:	2208      	movs	r2, #8
 80085fc:	305c      	adds	r0, #92	@ 0x5c
 80085fe:	f000 f916 	bl	800882e <memset>
 8008602:	4b0d      	ldr	r3, [pc, #52]	@ (8008638 <std+0x58>)
 8008604:	6263      	str	r3, [r4, #36]	@ 0x24
 8008606:	4b0d      	ldr	r3, [pc, #52]	@ (800863c <std+0x5c>)
 8008608:	62a3      	str	r3, [r4, #40]	@ 0x28
 800860a:	4b0d      	ldr	r3, [pc, #52]	@ (8008640 <std+0x60>)
 800860c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800860e:	4b0d      	ldr	r3, [pc, #52]	@ (8008644 <std+0x64>)
 8008610:	6323      	str	r3, [r4, #48]	@ 0x30
 8008612:	4b0d      	ldr	r3, [pc, #52]	@ (8008648 <std+0x68>)
 8008614:	6224      	str	r4, [r4, #32]
 8008616:	429c      	cmp	r4, r3
 8008618:	d006      	beq.n	8008628 <std+0x48>
 800861a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800861e:	4294      	cmp	r4, r2
 8008620:	d002      	beq.n	8008628 <std+0x48>
 8008622:	33d0      	adds	r3, #208	@ 0xd0
 8008624:	429c      	cmp	r4, r3
 8008626:	d105      	bne.n	8008634 <std+0x54>
 8008628:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800862c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008630:	f000 b97a 	b.w	8008928 <__retarget_lock_init_recursive>
 8008634:	bd10      	pop	{r4, pc}
 8008636:	bf00      	nop
 8008638:	080087a9 	.word	0x080087a9
 800863c:	080087cb 	.word	0x080087cb
 8008640:	08008803 	.word	0x08008803
 8008644:	08008827 	.word	0x08008827
 8008648:	200005d8 	.word	0x200005d8

0800864c <stdio_exit_handler>:
 800864c:	4a02      	ldr	r2, [pc, #8]	@ (8008658 <stdio_exit_handler+0xc>)
 800864e:	4903      	ldr	r1, [pc, #12]	@ (800865c <stdio_exit_handler+0x10>)
 8008650:	4803      	ldr	r0, [pc, #12]	@ (8008660 <stdio_exit_handler+0x14>)
 8008652:	f000 b869 	b.w	8008728 <_fwalk_sglue>
 8008656:	bf00      	nop
 8008658:	20000010 	.word	0x20000010
 800865c:	0800b205 	.word	0x0800b205
 8008660:	20000020 	.word	0x20000020

08008664 <cleanup_stdio>:
 8008664:	6841      	ldr	r1, [r0, #4]
 8008666:	4b0c      	ldr	r3, [pc, #48]	@ (8008698 <cleanup_stdio+0x34>)
 8008668:	4299      	cmp	r1, r3
 800866a:	b510      	push	{r4, lr}
 800866c:	4604      	mov	r4, r0
 800866e:	d001      	beq.n	8008674 <cleanup_stdio+0x10>
 8008670:	f002 fdc8 	bl	800b204 <_fflush_r>
 8008674:	68a1      	ldr	r1, [r4, #8]
 8008676:	4b09      	ldr	r3, [pc, #36]	@ (800869c <cleanup_stdio+0x38>)
 8008678:	4299      	cmp	r1, r3
 800867a:	d002      	beq.n	8008682 <cleanup_stdio+0x1e>
 800867c:	4620      	mov	r0, r4
 800867e:	f002 fdc1 	bl	800b204 <_fflush_r>
 8008682:	68e1      	ldr	r1, [r4, #12]
 8008684:	4b06      	ldr	r3, [pc, #24]	@ (80086a0 <cleanup_stdio+0x3c>)
 8008686:	4299      	cmp	r1, r3
 8008688:	d004      	beq.n	8008694 <cleanup_stdio+0x30>
 800868a:	4620      	mov	r0, r4
 800868c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008690:	f002 bdb8 	b.w	800b204 <_fflush_r>
 8008694:	bd10      	pop	{r4, pc}
 8008696:	bf00      	nop
 8008698:	200005d8 	.word	0x200005d8
 800869c:	20000640 	.word	0x20000640
 80086a0:	200006a8 	.word	0x200006a8

080086a4 <global_stdio_init.part.0>:
 80086a4:	b510      	push	{r4, lr}
 80086a6:	4b0b      	ldr	r3, [pc, #44]	@ (80086d4 <global_stdio_init.part.0+0x30>)
 80086a8:	4c0b      	ldr	r4, [pc, #44]	@ (80086d8 <global_stdio_init.part.0+0x34>)
 80086aa:	4a0c      	ldr	r2, [pc, #48]	@ (80086dc <global_stdio_init.part.0+0x38>)
 80086ac:	601a      	str	r2, [r3, #0]
 80086ae:	4620      	mov	r0, r4
 80086b0:	2200      	movs	r2, #0
 80086b2:	2104      	movs	r1, #4
 80086b4:	f7ff ff94 	bl	80085e0 <std>
 80086b8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80086bc:	2201      	movs	r2, #1
 80086be:	2109      	movs	r1, #9
 80086c0:	f7ff ff8e 	bl	80085e0 <std>
 80086c4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80086c8:	2202      	movs	r2, #2
 80086ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80086ce:	2112      	movs	r1, #18
 80086d0:	f7ff bf86 	b.w	80085e0 <std>
 80086d4:	20000710 	.word	0x20000710
 80086d8:	200005d8 	.word	0x200005d8
 80086dc:	0800864d 	.word	0x0800864d

080086e0 <__sfp_lock_acquire>:
 80086e0:	4801      	ldr	r0, [pc, #4]	@ (80086e8 <__sfp_lock_acquire+0x8>)
 80086e2:	f000 b922 	b.w	800892a <__retarget_lock_acquire_recursive>
 80086e6:	bf00      	nop
 80086e8:	20000719 	.word	0x20000719

080086ec <__sfp_lock_release>:
 80086ec:	4801      	ldr	r0, [pc, #4]	@ (80086f4 <__sfp_lock_release+0x8>)
 80086ee:	f000 b91d 	b.w	800892c <__retarget_lock_release_recursive>
 80086f2:	bf00      	nop
 80086f4:	20000719 	.word	0x20000719

080086f8 <__sinit>:
 80086f8:	b510      	push	{r4, lr}
 80086fa:	4604      	mov	r4, r0
 80086fc:	f7ff fff0 	bl	80086e0 <__sfp_lock_acquire>
 8008700:	6a23      	ldr	r3, [r4, #32]
 8008702:	b11b      	cbz	r3, 800870c <__sinit+0x14>
 8008704:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008708:	f7ff bff0 	b.w	80086ec <__sfp_lock_release>
 800870c:	4b04      	ldr	r3, [pc, #16]	@ (8008720 <__sinit+0x28>)
 800870e:	6223      	str	r3, [r4, #32]
 8008710:	4b04      	ldr	r3, [pc, #16]	@ (8008724 <__sinit+0x2c>)
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	2b00      	cmp	r3, #0
 8008716:	d1f5      	bne.n	8008704 <__sinit+0xc>
 8008718:	f7ff ffc4 	bl	80086a4 <global_stdio_init.part.0>
 800871c:	e7f2      	b.n	8008704 <__sinit+0xc>
 800871e:	bf00      	nop
 8008720:	08008665 	.word	0x08008665
 8008724:	20000710 	.word	0x20000710

08008728 <_fwalk_sglue>:
 8008728:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800872c:	4607      	mov	r7, r0
 800872e:	4688      	mov	r8, r1
 8008730:	4614      	mov	r4, r2
 8008732:	2600      	movs	r6, #0
 8008734:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008738:	f1b9 0901 	subs.w	r9, r9, #1
 800873c:	d505      	bpl.n	800874a <_fwalk_sglue+0x22>
 800873e:	6824      	ldr	r4, [r4, #0]
 8008740:	2c00      	cmp	r4, #0
 8008742:	d1f7      	bne.n	8008734 <_fwalk_sglue+0xc>
 8008744:	4630      	mov	r0, r6
 8008746:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800874a:	89ab      	ldrh	r3, [r5, #12]
 800874c:	2b01      	cmp	r3, #1
 800874e:	d907      	bls.n	8008760 <_fwalk_sglue+0x38>
 8008750:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008754:	3301      	adds	r3, #1
 8008756:	d003      	beq.n	8008760 <_fwalk_sglue+0x38>
 8008758:	4629      	mov	r1, r5
 800875a:	4638      	mov	r0, r7
 800875c:	47c0      	blx	r8
 800875e:	4306      	orrs	r6, r0
 8008760:	3568      	adds	r5, #104	@ 0x68
 8008762:	e7e9      	b.n	8008738 <_fwalk_sglue+0x10>

08008764 <siprintf>:
 8008764:	b40e      	push	{r1, r2, r3}
 8008766:	b510      	push	{r4, lr}
 8008768:	b09d      	sub	sp, #116	@ 0x74
 800876a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800876c:	9002      	str	r0, [sp, #8]
 800876e:	9006      	str	r0, [sp, #24]
 8008770:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8008774:	480a      	ldr	r0, [pc, #40]	@ (80087a0 <siprintf+0x3c>)
 8008776:	9107      	str	r1, [sp, #28]
 8008778:	9104      	str	r1, [sp, #16]
 800877a:	490a      	ldr	r1, [pc, #40]	@ (80087a4 <siprintf+0x40>)
 800877c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008780:	9105      	str	r1, [sp, #20]
 8008782:	2400      	movs	r4, #0
 8008784:	a902      	add	r1, sp, #8
 8008786:	6800      	ldr	r0, [r0, #0]
 8008788:	9301      	str	r3, [sp, #4]
 800878a:	941b      	str	r4, [sp, #108]	@ 0x6c
 800878c:	f002 fbba 	bl	800af04 <_svfiprintf_r>
 8008790:	9b02      	ldr	r3, [sp, #8]
 8008792:	701c      	strb	r4, [r3, #0]
 8008794:	b01d      	add	sp, #116	@ 0x74
 8008796:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800879a:	b003      	add	sp, #12
 800879c:	4770      	bx	lr
 800879e:	bf00      	nop
 80087a0:	2000001c 	.word	0x2000001c
 80087a4:	ffff0208 	.word	0xffff0208

080087a8 <__sread>:
 80087a8:	b510      	push	{r4, lr}
 80087aa:	460c      	mov	r4, r1
 80087ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087b0:	f000 f86c 	bl	800888c <_read_r>
 80087b4:	2800      	cmp	r0, #0
 80087b6:	bfab      	itete	ge
 80087b8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80087ba:	89a3      	ldrhlt	r3, [r4, #12]
 80087bc:	181b      	addge	r3, r3, r0
 80087be:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80087c2:	bfac      	ite	ge
 80087c4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80087c6:	81a3      	strhlt	r3, [r4, #12]
 80087c8:	bd10      	pop	{r4, pc}

080087ca <__swrite>:
 80087ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087ce:	461f      	mov	r7, r3
 80087d0:	898b      	ldrh	r3, [r1, #12]
 80087d2:	05db      	lsls	r3, r3, #23
 80087d4:	4605      	mov	r5, r0
 80087d6:	460c      	mov	r4, r1
 80087d8:	4616      	mov	r6, r2
 80087da:	d505      	bpl.n	80087e8 <__swrite+0x1e>
 80087dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087e0:	2302      	movs	r3, #2
 80087e2:	2200      	movs	r2, #0
 80087e4:	f000 f840 	bl	8008868 <_lseek_r>
 80087e8:	89a3      	ldrh	r3, [r4, #12]
 80087ea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80087ee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80087f2:	81a3      	strh	r3, [r4, #12]
 80087f4:	4632      	mov	r2, r6
 80087f6:	463b      	mov	r3, r7
 80087f8:	4628      	mov	r0, r5
 80087fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80087fe:	f000 b857 	b.w	80088b0 <_write_r>

08008802 <__sseek>:
 8008802:	b510      	push	{r4, lr}
 8008804:	460c      	mov	r4, r1
 8008806:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800880a:	f000 f82d 	bl	8008868 <_lseek_r>
 800880e:	1c43      	adds	r3, r0, #1
 8008810:	89a3      	ldrh	r3, [r4, #12]
 8008812:	bf15      	itete	ne
 8008814:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008816:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800881a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800881e:	81a3      	strheq	r3, [r4, #12]
 8008820:	bf18      	it	ne
 8008822:	81a3      	strhne	r3, [r4, #12]
 8008824:	bd10      	pop	{r4, pc}

08008826 <__sclose>:
 8008826:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800882a:	f000 b80d 	b.w	8008848 <_close_r>

0800882e <memset>:
 800882e:	4402      	add	r2, r0
 8008830:	4603      	mov	r3, r0
 8008832:	4293      	cmp	r3, r2
 8008834:	d100      	bne.n	8008838 <memset+0xa>
 8008836:	4770      	bx	lr
 8008838:	f803 1b01 	strb.w	r1, [r3], #1
 800883c:	e7f9      	b.n	8008832 <memset+0x4>
	...

08008840 <_localeconv_r>:
 8008840:	4800      	ldr	r0, [pc, #0]	@ (8008844 <_localeconv_r+0x4>)
 8008842:	4770      	bx	lr
 8008844:	2000015c 	.word	0x2000015c

08008848 <_close_r>:
 8008848:	b538      	push	{r3, r4, r5, lr}
 800884a:	4d06      	ldr	r5, [pc, #24]	@ (8008864 <_close_r+0x1c>)
 800884c:	2300      	movs	r3, #0
 800884e:	4604      	mov	r4, r0
 8008850:	4608      	mov	r0, r1
 8008852:	602b      	str	r3, [r5, #0]
 8008854:	f7f9 fb3e 	bl	8001ed4 <_close>
 8008858:	1c43      	adds	r3, r0, #1
 800885a:	d102      	bne.n	8008862 <_close_r+0x1a>
 800885c:	682b      	ldr	r3, [r5, #0]
 800885e:	b103      	cbz	r3, 8008862 <_close_r+0x1a>
 8008860:	6023      	str	r3, [r4, #0]
 8008862:	bd38      	pop	{r3, r4, r5, pc}
 8008864:	20000714 	.word	0x20000714

08008868 <_lseek_r>:
 8008868:	b538      	push	{r3, r4, r5, lr}
 800886a:	4d07      	ldr	r5, [pc, #28]	@ (8008888 <_lseek_r+0x20>)
 800886c:	4604      	mov	r4, r0
 800886e:	4608      	mov	r0, r1
 8008870:	4611      	mov	r1, r2
 8008872:	2200      	movs	r2, #0
 8008874:	602a      	str	r2, [r5, #0]
 8008876:	461a      	mov	r2, r3
 8008878:	f7f9 fb53 	bl	8001f22 <_lseek>
 800887c:	1c43      	adds	r3, r0, #1
 800887e:	d102      	bne.n	8008886 <_lseek_r+0x1e>
 8008880:	682b      	ldr	r3, [r5, #0]
 8008882:	b103      	cbz	r3, 8008886 <_lseek_r+0x1e>
 8008884:	6023      	str	r3, [r4, #0]
 8008886:	bd38      	pop	{r3, r4, r5, pc}
 8008888:	20000714 	.word	0x20000714

0800888c <_read_r>:
 800888c:	b538      	push	{r3, r4, r5, lr}
 800888e:	4d07      	ldr	r5, [pc, #28]	@ (80088ac <_read_r+0x20>)
 8008890:	4604      	mov	r4, r0
 8008892:	4608      	mov	r0, r1
 8008894:	4611      	mov	r1, r2
 8008896:	2200      	movs	r2, #0
 8008898:	602a      	str	r2, [r5, #0]
 800889a:	461a      	mov	r2, r3
 800889c:	f7f9 fafd 	bl	8001e9a <_read>
 80088a0:	1c43      	adds	r3, r0, #1
 80088a2:	d102      	bne.n	80088aa <_read_r+0x1e>
 80088a4:	682b      	ldr	r3, [r5, #0]
 80088a6:	b103      	cbz	r3, 80088aa <_read_r+0x1e>
 80088a8:	6023      	str	r3, [r4, #0]
 80088aa:	bd38      	pop	{r3, r4, r5, pc}
 80088ac:	20000714 	.word	0x20000714

080088b0 <_write_r>:
 80088b0:	b538      	push	{r3, r4, r5, lr}
 80088b2:	4d07      	ldr	r5, [pc, #28]	@ (80088d0 <_write_r+0x20>)
 80088b4:	4604      	mov	r4, r0
 80088b6:	4608      	mov	r0, r1
 80088b8:	4611      	mov	r1, r2
 80088ba:	2200      	movs	r2, #0
 80088bc:	602a      	str	r2, [r5, #0]
 80088be:	461a      	mov	r2, r3
 80088c0:	f7f8 fbae 	bl	8001020 <_write>
 80088c4:	1c43      	adds	r3, r0, #1
 80088c6:	d102      	bne.n	80088ce <_write_r+0x1e>
 80088c8:	682b      	ldr	r3, [r5, #0]
 80088ca:	b103      	cbz	r3, 80088ce <_write_r+0x1e>
 80088cc:	6023      	str	r3, [r4, #0]
 80088ce:	bd38      	pop	{r3, r4, r5, pc}
 80088d0:	20000714 	.word	0x20000714

080088d4 <__errno>:
 80088d4:	4b01      	ldr	r3, [pc, #4]	@ (80088dc <__errno+0x8>)
 80088d6:	6818      	ldr	r0, [r3, #0]
 80088d8:	4770      	bx	lr
 80088da:	bf00      	nop
 80088dc:	2000001c 	.word	0x2000001c

080088e0 <__libc_init_array>:
 80088e0:	b570      	push	{r4, r5, r6, lr}
 80088e2:	4d0d      	ldr	r5, [pc, #52]	@ (8008918 <__libc_init_array+0x38>)
 80088e4:	4c0d      	ldr	r4, [pc, #52]	@ (800891c <__libc_init_array+0x3c>)
 80088e6:	1b64      	subs	r4, r4, r5
 80088e8:	10a4      	asrs	r4, r4, #2
 80088ea:	2600      	movs	r6, #0
 80088ec:	42a6      	cmp	r6, r4
 80088ee:	d109      	bne.n	8008904 <__libc_init_array+0x24>
 80088f0:	4d0b      	ldr	r5, [pc, #44]	@ (8008920 <__libc_init_array+0x40>)
 80088f2:	4c0c      	ldr	r4, [pc, #48]	@ (8008924 <__libc_init_array+0x44>)
 80088f4:	f003 fb76 	bl	800bfe4 <_init>
 80088f8:	1b64      	subs	r4, r4, r5
 80088fa:	10a4      	asrs	r4, r4, #2
 80088fc:	2600      	movs	r6, #0
 80088fe:	42a6      	cmp	r6, r4
 8008900:	d105      	bne.n	800890e <__libc_init_array+0x2e>
 8008902:	bd70      	pop	{r4, r5, r6, pc}
 8008904:	f855 3b04 	ldr.w	r3, [r5], #4
 8008908:	4798      	blx	r3
 800890a:	3601      	adds	r6, #1
 800890c:	e7ee      	b.n	80088ec <__libc_init_array+0xc>
 800890e:	f855 3b04 	ldr.w	r3, [r5], #4
 8008912:	4798      	blx	r3
 8008914:	3601      	adds	r6, #1
 8008916:	e7f2      	b.n	80088fe <__libc_init_array+0x1e>
 8008918:	0800c47c 	.word	0x0800c47c
 800891c:	0800c47c 	.word	0x0800c47c
 8008920:	0800c47c 	.word	0x0800c47c
 8008924:	0800c480 	.word	0x0800c480

08008928 <__retarget_lock_init_recursive>:
 8008928:	4770      	bx	lr

0800892a <__retarget_lock_acquire_recursive>:
 800892a:	4770      	bx	lr

0800892c <__retarget_lock_release_recursive>:
 800892c:	4770      	bx	lr
	...

08008930 <nanf>:
 8008930:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8008938 <nanf+0x8>
 8008934:	4770      	bx	lr
 8008936:	bf00      	nop
 8008938:	7fc00000 	.word	0x7fc00000

0800893c <quorem>:
 800893c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008940:	6903      	ldr	r3, [r0, #16]
 8008942:	690c      	ldr	r4, [r1, #16]
 8008944:	42a3      	cmp	r3, r4
 8008946:	4607      	mov	r7, r0
 8008948:	db7e      	blt.n	8008a48 <quorem+0x10c>
 800894a:	3c01      	subs	r4, #1
 800894c:	f101 0814 	add.w	r8, r1, #20
 8008950:	00a3      	lsls	r3, r4, #2
 8008952:	f100 0514 	add.w	r5, r0, #20
 8008956:	9300      	str	r3, [sp, #0]
 8008958:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800895c:	9301      	str	r3, [sp, #4]
 800895e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008962:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008966:	3301      	adds	r3, #1
 8008968:	429a      	cmp	r2, r3
 800896a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800896e:	fbb2 f6f3 	udiv	r6, r2, r3
 8008972:	d32e      	bcc.n	80089d2 <quorem+0x96>
 8008974:	f04f 0a00 	mov.w	sl, #0
 8008978:	46c4      	mov	ip, r8
 800897a:	46ae      	mov	lr, r5
 800897c:	46d3      	mov	fp, sl
 800897e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008982:	b298      	uxth	r0, r3
 8008984:	fb06 a000 	mla	r0, r6, r0, sl
 8008988:	0c02      	lsrs	r2, r0, #16
 800898a:	0c1b      	lsrs	r3, r3, #16
 800898c:	fb06 2303 	mla	r3, r6, r3, r2
 8008990:	f8de 2000 	ldr.w	r2, [lr]
 8008994:	b280      	uxth	r0, r0
 8008996:	b292      	uxth	r2, r2
 8008998:	1a12      	subs	r2, r2, r0
 800899a:	445a      	add	r2, fp
 800899c:	f8de 0000 	ldr.w	r0, [lr]
 80089a0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80089a4:	b29b      	uxth	r3, r3
 80089a6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80089aa:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80089ae:	b292      	uxth	r2, r2
 80089b0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80089b4:	45e1      	cmp	r9, ip
 80089b6:	f84e 2b04 	str.w	r2, [lr], #4
 80089ba:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80089be:	d2de      	bcs.n	800897e <quorem+0x42>
 80089c0:	9b00      	ldr	r3, [sp, #0]
 80089c2:	58eb      	ldr	r3, [r5, r3]
 80089c4:	b92b      	cbnz	r3, 80089d2 <quorem+0x96>
 80089c6:	9b01      	ldr	r3, [sp, #4]
 80089c8:	3b04      	subs	r3, #4
 80089ca:	429d      	cmp	r5, r3
 80089cc:	461a      	mov	r2, r3
 80089ce:	d32f      	bcc.n	8008a30 <quorem+0xf4>
 80089d0:	613c      	str	r4, [r7, #16]
 80089d2:	4638      	mov	r0, r7
 80089d4:	f001 f9c8 	bl	8009d68 <__mcmp>
 80089d8:	2800      	cmp	r0, #0
 80089da:	db25      	blt.n	8008a28 <quorem+0xec>
 80089dc:	4629      	mov	r1, r5
 80089de:	2000      	movs	r0, #0
 80089e0:	f858 2b04 	ldr.w	r2, [r8], #4
 80089e4:	f8d1 c000 	ldr.w	ip, [r1]
 80089e8:	fa1f fe82 	uxth.w	lr, r2
 80089ec:	fa1f f38c 	uxth.w	r3, ip
 80089f0:	eba3 030e 	sub.w	r3, r3, lr
 80089f4:	4403      	add	r3, r0
 80089f6:	0c12      	lsrs	r2, r2, #16
 80089f8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80089fc:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008a00:	b29b      	uxth	r3, r3
 8008a02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008a06:	45c1      	cmp	r9, r8
 8008a08:	f841 3b04 	str.w	r3, [r1], #4
 8008a0c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008a10:	d2e6      	bcs.n	80089e0 <quorem+0xa4>
 8008a12:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008a16:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008a1a:	b922      	cbnz	r2, 8008a26 <quorem+0xea>
 8008a1c:	3b04      	subs	r3, #4
 8008a1e:	429d      	cmp	r5, r3
 8008a20:	461a      	mov	r2, r3
 8008a22:	d30b      	bcc.n	8008a3c <quorem+0x100>
 8008a24:	613c      	str	r4, [r7, #16]
 8008a26:	3601      	adds	r6, #1
 8008a28:	4630      	mov	r0, r6
 8008a2a:	b003      	add	sp, #12
 8008a2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a30:	6812      	ldr	r2, [r2, #0]
 8008a32:	3b04      	subs	r3, #4
 8008a34:	2a00      	cmp	r2, #0
 8008a36:	d1cb      	bne.n	80089d0 <quorem+0x94>
 8008a38:	3c01      	subs	r4, #1
 8008a3a:	e7c6      	b.n	80089ca <quorem+0x8e>
 8008a3c:	6812      	ldr	r2, [r2, #0]
 8008a3e:	3b04      	subs	r3, #4
 8008a40:	2a00      	cmp	r2, #0
 8008a42:	d1ef      	bne.n	8008a24 <quorem+0xe8>
 8008a44:	3c01      	subs	r4, #1
 8008a46:	e7ea      	b.n	8008a1e <quorem+0xe2>
 8008a48:	2000      	movs	r0, #0
 8008a4a:	e7ee      	b.n	8008a2a <quorem+0xee>
 8008a4c:	0000      	movs	r0, r0
	...

08008a50 <_dtoa_r>:
 8008a50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a54:	69c7      	ldr	r7, [r0, #28]
 8008a56:	b097      	sub	sp, #92	@ 0x5c
 8008a58:	ed8d 0b04 	vstr	d0, [sp, #16]
 8008a5c:	ec55 4b10 	vmov	r4, r5, d0
 8008a60:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008a62:	9107      	str	r1, [sp, #28]
 8008a64:	4681      	mov	r9, r0
 8008a66:	920c      	str	r2, [sp, #48]	@ 0x30
 8008a68:	9311      	str	r3, [sp, #68]	@ 0x44
 8008a6a:	b97f      	cbnz	r7, 8008a8c <_dtoa_r+0x3c>
 8008a6c:	2010      	movs	r0, #16
 8008a6e:	f000 fe09 	bl	8009684 <malloc>
 8008a72:	4602      	mov	r2, r0
 8008a74:	f8c9 001c 	str.w	r0, [r9, #28]
 8008a78:	b920      	cbnz	r0, 8008a84 <_dtoa_r+0x34>
 8008a7a:	4ba9      	ldr	r3, [pc, #676]	@ (8008d20 <_dtoa_r+0x2d0>)
 8008a7c:	21ef      	movs	r1, #239	@ 0xef
 8008a7e:	48a9      	ldr	r0, [pc, #676]	@ (8008d24 <_dtoa_r+0x2d4>)
 8008a80:	f002 fc3a 	bl	800b2f8 <__assert_func>
 8008a84:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008a88:	6007      	str	r7, [r0, #0]
 8008a8a:	60c7      	str	r7, [r0, #12]
 8008a8c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008a90:	6819      	ldr	r1, [r3, #0]
 8008a92:	b159      	cbz	r1, 8008aac <_dtoa_r+0x5c>
 8008a94:	685a      	ldr	r2, [r3, #4]
 8008a96:	604a      	str	r2, [r1, #4]
 8008a98:	2301      	movs	r3, #1
 8008a9a:	4093      	lsls	r3, r2
 8008a9c:	608b      	str	r3, [r1, #8]
 8008a9e:	4648      	mov	r0, r9
 8008aa0:	f000 fee6 	bl	8009870 <_Bfree>
 8008aa4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008aa8:	2200      	movs	r2, #0
 8008aaa:	601a      	str	r2, [r3, #0]
 8008aac:	1e2b      	subs	r3, r5, #0
 8008aae:	bfb9      	ittee	lt
 8008ab0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008ab4:	9305      	strlt	r3, [sp, #20]
 8008ab6:	2300      	movge	r3, #0
 8008ab8:	6033      	strge	r3, [r6, #0]
 8008aba:	9f05      	ldr	r7, [sp, #20]
 8008abc:	4b9a      	ldr	r3, [pc, #616]	@ (8008d28 <_dtoa_r+0x2d8>)
 8008abe:	bfbc      	itt	lt
 8008ac0:	2201      	movlt	r2, #1
 8008ac2:	6032      	strlt	r2, [r6, #0]
 8008ac4:	43bb      	bics	r3, r7
 8008ac6:	d112      	bne.n	8008aee <_dtoa_r+0x9e>
 8008ac8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008aca:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008ace:	6013      	str	r3, [r2, #0]
 8008ad0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008ad4:	4323      	orrs	r3, r4
 8008ad6:	f000 855a 	beq.w	800958e <_dtoa_r+0xb3e>
 8008ada:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008adc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8008d3c <_dtoa_r+0x2ec>
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	f000 855c 	beq.w	800959e <_dtoa_r+0xb4e>
 8008ae6:	f10a 0303 	add.w	r3, sl, #3
 8008aea:	f000 bd56 	b.w	800959a <_dtoa_r+0xb4a>
 8008aee:	ed9d 7b04 	vldr	d7, [sp, #16]
 8008af2:	2200      	movs	r2, #0
 8008af4:	ec51 0b17 	vmov	r0, r1, d7
 8008af8:	2300      	movs	r3, #0
 8008afa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8008afe:	f7f7 ffe3 	bl	8000ac8 <__aeabi_dcmpeq>
 8008b02:	4680      	mov	r8, r0
 8008b04:	b158      	cbz	r0, 8008b1e <_dtoa_r+0xce>
 8008b06:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008b08:	2301      	movs	r3, #1
 8008b0a:	6013      	str	r3, [r2, #0]
 8008b0c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008b0e:	b113      	cbz	r3, 8008b16 <_dtoa_r+0xc6>
 8008b10:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008b12:	4b86      	ldr	r3, [pc, #536]	@ (8008d2c <_dtoa_r+0x2dc>)
 8008b14:	6013      	str	r3, [r2, #0]
 8008b16:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008d40 <_dtoa_r+0x2f0>
 8008b1a:	f000 bd40 	b.w	800959e <_dtoa_r+0xb4e>
 8008b1e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8008b22:	aa14      	add	r2, sp, #80	@ 0x50
 8008b24:	a915      	add	r1, sp, #84	@ 0x54
 8008b26:	4648      	mov	r0, r9
 8008b28:	f001 fa3e 	bl	8009fa8 <__d2b>
 8008b2c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008b30:	9002      	str	r0, [sp, #8]
 8008b32:	2e00      	cmp	r6, #0
 8008b34:	d078      	beq.n	8008c28 <_dtoa_r+0x1d8>
 8008b36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008b38:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8008b3c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008b40:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008b44:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008b48:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008b4c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008b50:	4619      	mov	r1, r3
 8008b52:	2200      	movs	r2, #0
 8008b54:	4b76      	ldr	r3, [pc, #472]	@ (8008d30 <_dtoa_r+0x2e0>)
 8008b56:	f7f7 fb97 	bl	8000288 <__aeabi_dsub>
 8008b5a:	a36b      	add	r3, pc, #428	@ (adr r3, 8008d08 <_dtoa_r+0x2b8>)
 8008b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b60:	f7f7 fd4a 	bl	80005f8 <__aeabi_dmul>
 8008b64:	a36a      	add	r3, pc, #424	@ (adr r3, 8008d10 <_dtoa_r+0x2c0>)
 8008b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b6a:	f7f7 fb8f 	bl	800028c <__adddf3>
 8008b6e:	4604      	mov	r4, r0
 8008b70:	4630      	mov	r0, r6
 8008b72:	460d      	mov	r5, r1
 8008b74:	f7f7 fcd6 	bl	8000524 <__aeabi_i2d>
 8008b78:	a367      	add	r3, pc, #412	@ (adr r3, 8008d18 <_dtoa_r+0x2c8>)
 8008b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b7e:	f7f7 fd3b 	bl	80005f8 <__aeabi_dmul>
 8008b82:	4602      	mov	r2, r0
 8008b84:	460b      	mov	r3, r1
 8008b86:	4620      	mov	r0, r4
 8008b88:	4629      	mov	r1, r5
 8008b8a:	f7f7 fb7f 	bl	800028c <__adddf3>
 8008b8e:	4604      	mov	r4, r0
 8008b90:	460d      	mov	r5, r1
 8008b92:	f7f7 ffe1 	bl	8000b58 <__aeabi_d2iz>
 8008b96:	2200      	movs	r2, #0
 8008b98:	4607      	mov	r7, r0
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	4620      	mov	r0, r4
 8008b9e:	4629      	mov	r1, r5
 8008ba0:	f7f7 ff9c 	bl	8000adc <__aeabi_dcmplt>
 8008ba4:	b140      	cbz	r0, 8008bb8 <_dtoa_r+0x168>
 8008ba6:	4638      	mov	r0, r7
 8008ba8:	f7f7 fcbc 	bl	8000524 <__aeabi_i2d>
 8008bac:	4622      	mov	r2, r4
 8008bae:	462b      	mov	r3, r5
 8008bb0:	f7f7 ff8a 	bl	8000ac8 <__aeabi_dcmpeq>
 8008bb4:	b900      	cbnz	r0, 8008bb8 <_dtoa_r+0x168>
 8008bb6:	3f01      	subs	r7, #1
 8008bb8:	2f16      	cmp	r7, #22
 8008bba:	d852      	bhi.n	8008c62 <_dtoa_r+0x212>
 8008bbc:	4b5d      	ldr	r3, [pc, #372]	@ (8008d34 <_dtoa_r+0x2e4>)
 8008bbe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008bc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bc6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008bca:	f7f7 ff87 	bl	8000adc <__aeabi_dcmplt>
 8008bce:	2800      	cmp	r0, #0
 8008bd0:	d049      	beq.n	8008c66 <_dtoa_r+0x216>
 8008bd2:	3f01      	subs	r7, #1
 8008bd4:	2300      	movs	r3, #0
 8008bd6:	9310      	str	r3, [sp, #64]	@ 0x40
 8008bd8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008bda:	1b9b      	subs	r3, r3, r6
 8008bdc:	1e5a      	subs	r2, r3, #1
 8008bde:	bf45      	ittet	mi
 8008be0:	f1c3 0301 	rsbmi	r3, r3, #1
 8008be4:	9300      	strmi	r3, [sp, #0]
 8008be6:	2300      	movpl	r3, #0
 8008be8:	2300      	movmi	r3, #0
 8008bea:	9206      	str	r2, [sp, #24]
 8008bec:	bf54      	ite	pl
 8008bee:	9300      	strpl	r3, [sp, #0]
 8008bf0:	9306      	strmi	r3, [sp, #24]
 8008bf2:	2f00      	cmp	r7, #0
 8008bf4:	db39      	blt.n	8008c6a <_dtoa_r+0x21a>
 8008bf6:	9b06      	ldr	r3, [sp, #24]
 8008bf8:	970d      	str	r7, [sp, #52]	@ 0x34
 8008bfa:	443b      	add	r3, r7
 8008bfc:	9306      	str	r3, [sp, #24]
 8008bfe:	2300      	movs	r3, #0
 8008c00:	9308      	str	r3, [sp, #32]
 8008c02:	9b07      	ldr	r3, [sp, #28]
 8008c04:	2b09      	cmp	r3, #9
 8008c06:	d863      	bhi.n	8008cd0 <_dtoa_r+0x280>
 8008c08:	2b05      	cmp	r3, #5
 8008c0a:	bfc4      	itt	gt
 8008c0c:	3b04      	subgt	r3, #4
 8008c0e:	9307      	strgt	r3, [sp, #28]
 8008c10:	9b07      	ldr	r3, [sp, #28]
 8008c12:	f1a3 0302 	sub.w	r3, r3, #2
 8008c16:	bfcc      	ite	gt
 8008c18:	2400      	movgt	r4, #0
 8008c1a:	2401      	movle	r4, #1
 8008c1c:	2b03      	cmp	r3, #3
 8008c1e:	d863      	bhi.n	8008ce8 <_dtoa_r+0x298>
 8008c20:	e8df f003 	tbb	[pc, r3]
 8008c24:	2b375452 	.word	0x2b375452
 8008c28:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008c2c:	441e      	add	r6, r3
 8008c2e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008c32:	2b20      	cmp	r3, #32
 8008c34:	bfc1      	itttt	gt
 8008c36:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008c3a:	409f      	lslgt	r7, r3
 8008c3c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008c40:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008c44:	bfd6      	itet	le
 8008c46:	f1c3 0320 	rsble	r3, r3, #32
 8008c4a:	ea47 0003 	orrgt.w	r0, r7, r3
 8008c4e:	fa04 f003 	lslle.w	r0, r4, r3
 8008c52:	f7f7 fc57 	bl	8000504 <__aeabi_ui2d>
 8008c56:	2201      	movs	r2, #1
 8008c58:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008c5c:	3e01      	subs	r6, #1
 8008c5e:	9212      	str	r2, [sp, #72]	@ 0x48
 8008c60:	e776      	b.n	8008b50 <_dtoa_r+0x100>
 8008c62:	2301      	movs	r3, #1
 8008c64:	e7b7      	b.n	8008bd6 <_dtoa_r+0x186>
 8008c66:	9010      	str	r0, [sp, #64]	@ 0x40
 8008c68:	e7b6      	b.n	8008bd8 <_dtoa_r+0x188>
 8008c6a:	9b00      	ldr	r3, [sp, #0]
 8008c6c:	1bdb      	subs	r3, r3, r7
 8008c6e:	9300      	str	r3, [sp, #0]
 8008c70:	427b      	negs	r3, r7
 8008c72:	9308      	str	r3, [sp, #32]
 8008c74:	2300      	movs	r3, #0
 8008c76:	930d      	str	r3, [sp, #52]	@ 0x34
 8008c78:	e7c3      	b.n	8008c02 <_dtoa_r+0x1b2>
 8008c7a:	2301      	movs	r3, #1
 8008c7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c7e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008c80:	eb07 0b03 	add.w	fp, r7, r3
 8008c84:	f10b 0301 	add.w	r3, fp, #1
 8008c88:	2b01      	cmp	r3, #1
 8008c8a:	9303      	str	r3, [sp, #12]
 8008c8c:	bfb8      	it	lt
 8008c8e:	2301      	movlt	r3, #1
 8008c90:	e006      	b.n	8008ca0 <_dtoa_r+0x250>
 8008c92:	2301      	movs	r3, #1
 8008c94:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c96:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	dd28      	ble.n	8008cee <_dtoa_r+0x29e>
 8008c9c:	469b      	mov	fp, r3
 8008c9e:	9303      	str	r3, [sp, #12]
 8008ca0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8008ca4:	2100      	movs	r1, #0
 8008ca6:	2204      	movs	r2, #4
 8008ca8:	f102 0514 	add.w	r5, r2, #20
 8008cac:	429d      	cmp	r5, r3
 8008cae:	d926      	bls.n	8008cfe <_dtoa_r+0x2ae>
 8008cb0:	6041      	str	r1, [r0, #4]
 8008cb2:	4648      	mov	r0, r9
 8008cb4:	f000 fd9c 	bl	80097f0 <_Balloc>
 8008cb8:	4682      	mov	sl, r0
 8008cba:	2800      	cmp	r0, #0
 8008cbc:	d142      	bne.n	8008d44 <_dtoa_r+0x2f4>
 8008cbe:	4b1e      	ldr	r3, [pc, #120]	@ (8008d38 <_dtoa_r+0x2e8>)
 8008cc0:	4602      	mov	r2, r0
 8008cc2:	f240 11af 	movw	r1, #431	@ 0x1af
 8008cc6:	e6da      	b.n	8008a7e <_dtoa_r+0x2e>
 8008cc8:	2300      	movs	r3, #0
 8008cca:	e7e3      	b.n	8008c94 <_dtoa_r+0x244>
 8008ccc:	2300      	movs	r3, #0
 8008cce:	e7d5      	b.n	8008c7c <_dtoa_r+0x22c>
 8008cd0:	2401      	movs	r4, #1
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	9307      	str	r3, [sp, #28]
 8008cd6:	9409      	str	r4, [sp, #36]	@ 0x24
 8008cd8:	f04f 3bff 	mov.w	fp, #4294967295
 8008cdc:	2200      	movs	r2, #0
 8008cde:	f8cd b00c 	str.w	fp, [sp, #12]
 8008ce2:	2312      	movs	r3, #18
 8008ce4:	920c      	str	r2, [sp, #48]	@ 0x30
 8008ce6:	e7db      	b.n	8008ca0 <_dtoa_r+0x250>
 8008ce8:	2301      	movs	r3, #1
 8008cea:	9309      	str	r3, [sp, #36]	@ 0x24
 8008cec:	e7f4      	b.n	8008cd8 <_dtoa_r+0x288>
 8008cee:	f04f 0b01 	mov.w	fp, #1
 8008cf2:	f8cd b00c 	str.w	fp, [sp, #12]
 8008cf6:	465b      	mov	r3, fp
 8008cf8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8008cfc:	e7d0      	b.n	8008ca0 <_dtoa_r+0x250>
 8008cfe:	3101      	adds	r1, #1
 8008d00:	0052      	lsls	r2, r2, #1
 8008d02:	e7d1      	b.n	8008ca8 <_dtoa_r+0x258>
 8008d04:	f3af 8000 	nop.w
 8008d08:	636f4361 	.word	0x636f4361
 8008d0c:	3fd287a7 	.word	0x3fd287a7
 8008d10:	8b60c8b3 	.word	0x8b60c8b3
 8008d14:	3fc68a28 	.word	0x3fc68a28
 8008d18:	509f79fb 	.word	0x509f79fb
 8008d1c:	3fd34413 	.word	0x3fd34413
 8008d20:	0800c08e 	.word	0x0800c08e
 8008d24:	0800c0a5 	.word	0x0800c0a5
 8008d28:	7ff00000 	.word	0x7ff00000
 8008d2c:	0800c059 	.word	0x0800c059
 8008d30:	3ff80000 	.word	0x3ff80000
 8008d34:	0800c258 	.word	0x0800c258
 8008d38:	0800c0fd 	.word	0x0800c0fd
 8008d3c:	0800c08a 	.word	0x0800c08a
 8008d40:	0800c058 	.word	0x0800c058
 8008d44:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008d48:	6018      	str	r0, [r3, #0]
 8008d4a:	9b03      	ldr	r3, [sp, #12]
 8008d4c:	2b0e      	cmp	r3, #14
 8008d4e:	f200 80a1 	bhi.w	8008e94 <_dtoa_r+0x444>
 8008d52:	2c00      	cmp	r4, #0
 8008d54:	f000 809e 	beq.w	8008e94 <_dtoa_r+0x444>
 8008d58:	2f00      	cmp	r7, #0
 8008d5a:	dd33      	ble.n	8008dc4 <_dtoa_r+0x374>
 8008d5c:	4b9c      	ldr	r3, [pc, #624]	@ (8008fd0 <_dtoa_r+0x580>)
 8008d5e:	f007 020f 	and.w	r2, r7, #15
 8008d62:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008d66:	ed93 7b00 	vldr	d7, [r3]
 8008d6a:	05f8      	lsls	r0, r7, #23
 8008d6c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008d70:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008d74:	d516      	bpl.n	8008da4 <_dtoa_r+0x354>
 8008d76:	4b97      	ldr	r3, [pc, #604]	@ (8008fd4 <_dtoa_r+0x584>)
 8008d78:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008d7c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008d80:	f7f7 fd64 	bl	800084c <__aeabi_ddiv>
 8008d84:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008d88:	f004 040f 	and.w	r4, r4, #15
 8008d8c:	2603      	movs	r6, #3
 8008d8e:	4d91      	ldr	r5, [pc, #580]	@ (8008fd4 <_dtoa_r+0x584>)
 8008d90:	b954      	cbnz	r4, 8008da8 <_dtoa_r+0x358>
 8008d92:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008d96:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008d9a:	f7f7 fd57 	bl	800084c <__aeabi_ddiv>
 8008d9e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008da2:	e028      	b.n	8008df6 <_dtoa_r+0x3a6>
 8008da4:	2602      	movs	r6, #2
 8008da6:	e7f2      	b.n	8008d8e <_dtoa_r+0x33e>
 8008da8:	07e1      	lsls	r1, r4, #31
 8008daa:	d508      	bpl.n	8008dbe <_dtoa_r+0x36e>
 8008dac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008db0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008db4:	f7f7 fc20 	bl	80005f8 <__aeabi_dmul>
 8008db8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008dbc:	3601      	adds	r6, #1
 8008dbe:	1064      	asrs	r4, r4, #1
 8008dc0:	3508      	adds	r5, #8
 8008dc2:	e7e5      	b.n	8008d90 <_dtoa_r+0x340>
 8008dc4:	f000 80af 	beq.w	8008f26 <_dtoa_r+0x4d6>
 8008dc8:	427c      	negs	r4, r7
 8008dca:	4b81      	ldr	r3, [pc, #516]	@ (8008fd0 <_dtoa_r+0x580>)
 8008dcc:	4d81      	ldr	r5, [pc, #516]	@ (8008fd4 <_dtoa_r+0x584>)
 8008dce:	f004 020f 	and.w	r2, r4, #15
 8008dd2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dda:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008dde:	f7f7 fc0b 	bl	80005f8 <__aeabi_dmul>
 8008de2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008de6:	1124      	asrs	r4, r4, #4
 8008de8:	2300      	movs	r3, #0
 8008dea:	2602      	movs	r6, #2
 8008dec:	2c00      	cmp	r4, #0
 8008dee:	f040 808f 	bne.w	8008f10 <_dtoa_r+0x4c0>
 8008df2:	2b00      	cmp	r3, #0
 8008df4:	d1d3      	bne.n	8008d9e <_dtoa_r+0x34e>
 8008df6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008df8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	f000 8094 	beq.w	8008f2a <_dtoa_r+0x4da>
 8008e02:	4b75      	ldr	r3, [pc, #468]	@ (8008fd8 <_dtoa_r+0x588>)
 8008e04:	2200      	movs	r2, #0
 8008e06:	4620      	mov	r0, r4
 8008e08:	4629      	mov	r1, r5
 8008e0a:	f7f7 fe67 	bl	8000adc <__aeabi_dcmplt>
 8008e0e:	2800      	cmp	r0, #0
 8008e10:	f000 808b 	beq.w	8008f2a <_dtoa_r+0x4da>
 8008e14:	9b03      	ldr	r3, [sp, #12]
 8008e16:	2b00      	cmp	r3, #0
 8008e18:	f000 8087 	beq.w	8008f2a <_dtoa_r+0x4da>
 8008e1c:	f1bb 0f00 	cmp.w	fp, #0
 8008e20:	dd34      	ble.n	8008e8c <_dtoa_r+0x43c>
 8008e22:	4620      	mov	r0, r4
 8008e24:	4b6d      	ldr	r3, [pc, #436]	@ (8008fdc <_dtoa_r+0x58c>)
 8008e26:	2200      	movs	r2, #0
 8008e28:	4629      	mov	r1, r5
 8008e2a:	f7f7 fbe5 	bl	80005f8 <__aeabi_dmul>
 8008e2e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008e32:	f107 38ff 	add.w	r8, r7, #4294967295
 8008e36:	3601      	adds	r6, #1
 8008e38:	465c      	mov	r4, fp
 8008e3a:	4630      	mov	r0, r6
 8008e3c:	f7f7 fb72 	bl	8000524 <__aeabi_i2d>
 8008e40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008e44:	f7f7 fbd8 	bl	80005f8 <__aeabi_dmul>
 8008e48:	4b65      	ldr	r3, [pc, #404]	@ (8008fe0 <_dtoa_r+0x590>)
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	f7f7 fa1e 	bl	800028c <__adddf3>
 8008e50:	4605      	mov	r5, r0
 8008e52:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008e56:	2c00      	cmp	r4, #0
 8008e58:	d16a      	bne.n	8008f30 <_dtoa_r+0x4e0>
 8008e5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008e5e:	4b61      	ldr	r3, [pc, #388]	@ (8008fe4 <_dtoa_r+0x594>)
 8008e60:	2200      	movs	r2, #0
 8008e62:	f7f7 fa11 	bl	8000288 <__aeabi_dsub>
 8008e66:	4602      	mov	r2, r0
 8008e68:	460b      	mov	r3, r1
 8008e6a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008e6e:	462a      	mov	r2, r5
 8008e70:	4633      	mov	r3, r6
 8008e72:	f7f7 fe51 	bl	8000b18 <__aeabi_dcmpgt>
 8008e76:	2800      	cmp	r0, #0
 8008e78:	f040 8298 	bne.w	80093ac <_dtoa_r+0x95c>
 8008e7c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008e80:	462a      	mov	r2, r5
 8008e82:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008e86:	f7f7 fe29 	bl	8000adc <__aeabi_dcmplt>
 8008e8a:	bb38      	cbnz	r0, 8008edc <_dtoa_r+0x48c>
 8008e8c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8008e90:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008e94:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	f2c0 8157 	blt.w	800914a <_dtoa_r+0x6fa>
 8008e9c:	2f0e      	cmp	r7, #14
 8008e9e:	f300 8154 	bgt.w	800914a <_dtoa_r+0x6fa>
 8008ea2:	4b4b      	ldr	r3, [pc, #300]	@ (8008fd0 <_dtoa_r+0x580>)
 8008ea4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008ea8:	ed93 7b00 	vldr	d7, [r3]
 8008eac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	ed8d 7b00 	vstr	d7, [sp]
 8008eb4:	f280 80e5 	bge.w	8009082 <_dtoa_r+0x632>
 8008eb8:	9b03      	ldr	r3, [sp, #12]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	f300 80e1 	bgt.w	8009082 <_dtoa_r+0x632>
 8008ec0:	d10c      	bne.n	8008edc <_dtoa_r+0x48c>
 8008ec2:	4b48      	ldr	r3, [pc, #288]	@ (8008fe4 <_dtoa_r+0x594>)
 8008ec4:	2200      	movs	r2, #0
 8008ec6:	ec51 0b17 	vmov	r0, r1, d7
 8008eca:	f7f7 fb95 	bl	80005f8 <__aeabi_dmul>
 8008ece:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008ed2:	f7f7 fe17 	bl	8000b04 <__aeabi_dcmpge>
 8008ed6:	2800      	cmp	r0, #0
 8008ed8:	f000 8266 	beq.w	80093a8 <_dtoa_r+0x958>
 8008edc:	2400      	movs	r4, #0
 8008ede:	4625      	mov	r5, r4
 8008ee0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008ee2:	4656      	mov	r6, sl
 8008ee4:	ea6f 0803 	mvn.w	r8, r3
 8008ee8:	2700      	movs	r7, #0
 8008eea:	4621      	mov	r1, r4
 8008eec:	4648      	mov	r0, r9
 8008eee:	f000 fcbf 	bl	8009870 <_Bfree>
 8008ef2:	2d00      	cmp	r5, #0
 8008ef4:	f000 80bd 	beq.w	8009072 <_dtoa_r+0x622>
 8008ef8:	b12f      	cbz	r7, 8008f06 <_dtoa_r+0x4b6>
 8008efa:	42af      	cmp	r7, r5
 8008efc:	d003      	beq.n	8008f06 <_dtoa_r+0x4b6>
 8008efe:	4639      	mov	r1, r7
 8008f00:	4648      	mov	r0, r9
 8008f02:	f000 fcb5 	bl	8009870 <_Bfree>
 8008f06:	4629      	mov	r1, r5
 8008f08:	4648      	mov	r0, r9
 8008f0a:	f000 fcb1 	bl	8009870 <_Bfree>
 8008f0e:	e0b0      	b.n	8009072 <_dtoa_r+0x622>
 8008f10:	07e2      	lsls	r2, r4, #31
 8008f12:	d505      	bpl.n	8008f20 <_dtoa_r+0x4d0>
 8008f14:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008f18:	f7f7 fb6e 	bl	80005f8 <__aeabi_dmul>
 8008f1c:	3601      	adds	r6, #1
 8008f1e:	2301      	movs	r3, #1
 8008f20:	1064      	asrs	r4, r4, #1
 8008f22:	3508      	adds	r5, #8
 8008f24:	e762      	b.n	8008dec <_dtoa_r+0x39c>
 8008f26:	2602      	movs	r6, #2
 8008f28:	e765      	b.n	8008df6 <_dtoa_r+0x3a6>
 8008f2a:	9c03      	ldr	r4, [sp, #12]
 8008f2c:	46b8      	mov	r8, r7
 8008f2e:	e784      	b.n	8008e3a <_dtoa_r+0x3ea>
 8008f30:	4b27      	ldr	r3, [pc, #156]	@ (8008fd0 <_dtoa_r+0x580>)
 8008f32:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008f34:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008f38:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008f3c:	4454      	add	r4, sl
 8008f3e:	2900      	cmp	r1, #0
 8008f40:	d054      	beq.n	8008fec <_dtoa_r+0x59c>
 8008f42:	4929      	ldr	r1, [pc, #164]	@ (8008fe8 <_dtoa_r+0x598>)
 8008f44:	2000      	movs	r0, #0
 8008f46:	f7f7 fc81 	bl	800084c <__aeabi_ddiv>
 8008f4a:	4633      	mov	r3, r6
 8008f4c:	462a      	mov	r2, r5
 8008f4e:	f7f7 f99b 	bl	8000288 <__aeabi_dsub>
 8008f52:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008f56:	4656      	mov	r6, sl
 8008f58:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f5c:	f7f7 fdfc 	bl	8000b58 <__aeabi_d2iz>
 8008f60:	4605      	mov	r5, r0
 8008f62:	f7f7 fadf 	bl	8000524 <__aeabi_i2d>
 8008f66:	4602      	mov	r2, r0
 8008f68:	460b      	mov	r3, r1
 8008f6a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f6e:	f7f7 f98b 	bl	8000288 <__aeabi_dsub>
 8008f72:	3530      	adds	r5, #48	@ 0x30
 8008f74:	4602      	mov	r2, r0
 8008f76:	460b      	mov	r3, r1
 8008f78:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008f7c:	f806 5b01 	strb.w	r5, [r6], #1
 8008f80:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008f84:	f7f7 fdaa 	bl	8000adc <__aeabi_dcmplt>
 8008f88:	2800      	cmp	r0, #0
 8008f8a:	d172      	bne.n	8009072 <_dtoa_r+0x622>
 8008f8c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008f90:	4911      	ldr	r1, [pc, #68]	@ (8008fd8 <_dtoa_r+0x588>)
 8008f92:	2000      	movs	r0, #0
 8008f94:	f7f7 f978 	bl	8000288 <__aeabi_dsub>
 8008f98:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8008f9c:	f7f7 fd9e 	bl	8000adc <__aeabi_dcmplt>
 8008fa0:	2800      	cmp	r0, #0
 8008fa2:	f040 80b4 	bne.w	800910e <_dtoa_r+0x6be>
 8008fa6:	42a6      	cmp	r6, r4
 8008fa8:	f43f af70 	beq.w	8008e8c <_dtoa_r+0x43c>
 8008fac:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008fb0:	4b0a      	ldr	r3, [pc, #40]	@ (8008fdc <_dtoa_r+0x58c>)
 8008fb2:	2200      	movs	r2, #0
 8008fb4:	f7f7 fb20 	bl	80005f8 <__aeabi_dmul>
 8008fb8:	4b08      	ldr	r3, [pc, #32]	@ (8008fdc <_dtoa_r+0x58c>)
 8008fba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008fbe:	2200      	movs	r2, #0
 8008fc0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008fc4:	f7f7 fb18 	bl	80005f8 <__aeabi_dmul>
 8008fc8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008fcc:	e7c4      	b.n	8008f58 <_dtoa_r+0x508>
 8008fce:	bf00      	nop
 8008fd0:	0800c258 	.word	0x0800c258
 8008fd4:	0800c230 	.word	0x0800c230
 8008fd8:	3ff00000 	.word	0x3ff00000
 8008fdc:	40240000 	.word	0x40240000
 8008fe0:	401c0000 	.word	0x401c0000
 8008fe4:	40140000 	.word	0x40140000
 8008fe8:	3fe00000 	.word	0x3fe00000
 8008fec:	4631      	mov	r1, r6
 8008fee:	4628      	mov	r0, r5
 8008ff0:	f7f7 fb02 	bl	80005f8 <__aeabi_dmul>
 8008ff4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008ff8:	9413      	str	r4, [sp, #76]	@ 0x4c
 8008ffa:	4656      	mov	r6, sl
 8008ffc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009000:	f7f7 fdaa 	bl	8000b58 <__aeabi_d2iz>
 8009004:	4605      	mov	r5, r0
 8009006:	f7f7 fa8d 	bl	8000524 <__aeabi_i2d>
 800900a:	4602      	mov	r2, r0
 800900c:	460b      	mov	r3, r1
 800900e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009012:	f7f7 f939 	bl	8000288 <__aeabi_dsub>
 8009016:	3530      	adds	r5, #48	@ 0x30
 8009018:	f806 5b01 	strb.w	r5, [r6], #1
 800901c:	4602      	mov	r2, r0
 800901e:	460b      	mov	r3, r1
 8009020:	42a6      	cmp	r6, r4
 8009022:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009026:	f04f 0200 	mov.w	r2, #0
 800902a:	d124      	bne.n	8009076 <_dtoa_r+0x626>
 800902c:	4baf      	ldr	r3, [pc, #700]	@ (80092ec <_dtoa_r+0x89c>)
 800902e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009032:	f7f7 f92b 	bl	800028c <__adddf3>
 8009036:	4602      	mov	r2, r0
 8009038:	460b      	mov	r3, r1
 800903a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800903e:	f7f7 fd6b 	bl	8000b18 <__aeabi_dcmpgt>
 8009042:	2800      	cmp	r0, #0
 8009044:	d163      	bne.n	800910e <_dtoa_r+0x6be>
 8009046:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800904a:	49a8      	ldr	r1, [pc, #672]	@ (80092ec <_dtoa_r+0x89c>)
 800904c:	2000      	movs	r0, #0
 800904e:	f7f7 f91b 	bl	8000288 <__aeabi_dsub>
 8009052:	4602      	mov	r2, r0
 8009054:	460b      	mov	r3, r1
 8009056:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800905a:	f7f7 fd3f 	bl	8000adc <__aeabi_dcmplt>
 800905e:	2800      	cmp	r0, #0
 8009060:	f43f af14 	beq.w	8008e8c <_dtoa_r+0x43c>
 8009064:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8009066:	1e73      	subs	r3, r6, #1
 8009068:	9313      	str	r3, [sp, #76]	@ 0x4c
 800906a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800906e:	2b30      	cmp	r3, #48	@ 0x30
 8009070:	d0f8      	beq.n	8009064 <_dtoa_r+0x614>
 8009072:	4647      	mov	r7, r8
 8009074:	e03b      	b.n	80090ee <_dtoa_r+0x69e>
 8009076:	4b9e      	ldr	r3, [pc, #632]	@ (80092f0 <_dtoa_r+0x8a0>)
 8009078:	f7f7 fabe 	bl	80005f8 <__aeabi_dmul>
 800907c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009080:	e7bc      	b.n	8008ffc <_dtoa_r+0x5ac>
 8009082:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8009086:	4656      	mov	r6, sl
 8009088:	e9dd 2300 	ldrd	r2, r3, [sp]
 800908c:	4620      	mov	r0, r4
 800908e:	4629      	mov	r1, r5
 8009090:	f7f7 fbdc 	bl	800084c <__aeabi_ddiv>
 8009094:	f7f7 fd60 	bl	8000b58 <__aeabi_d2iz>
 8009098:	4680      	mov	r8, r0
 800909a:	f7f7 fa43 	bl	8000524 <__aeabi_i2d>
 800909e:	e9dd 2300 	ldrd	r2, r3, [sp]
 80090a2:	f7f7 faa9 	bl	80005f8 <__aeabi_dmul>
 80090a6:	4602      	mov	r2, r0
 80090a8:	460b      	mov	r3, r1
 80090aa:	4620      	mov	r0, r4
 80090ac:	4629      	mov	r1, r5
 80090ae:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80090b2:	f7f7 f8e9 	bl	8000288 <__aeabi_dsub>
 80090b6:	f806 4b01 	strb.w	r4, [r6], #1
 80090ba:	9d03      	ldr	r5, [sp, #12]
 80090bc:	eba6 040a 	sub.w	r4, r6, sl
 80090c0:	42a5      	cmp	r5, r4
 80090c2:	4602      	mov	r2, r0
 80090c4:	460b      	mov	r3, r1
 80090c6:	d133      	bne.n	8009130 <_dtoa_r+0x6e0>
 80090c8:	f7f7 f8e0 	bl	800028c <__adddf3>
 80090cc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80090d0:	4604      	mov	r4, r0
 80090d2:	460d      	mov	r5, r1
 80090d4:	f7f7 fd20 	bl	8000b18 <__aeabi_dcmpgt>
 80090d8:	b9c0      	cbnz	r0, 800910c <_dtoa_r+0x6bc>
 80090da:	e9dd 2300 	ldrd	r2, r3, [sp]
 80090de:	4620      	mov	r0, r4
 80090e0:	4629      	mov	r1, r5
 80090e2:	f7f7 fcf1 	bl	8000ac8 <__aeabi_dcmpeq>
 80090e6:	b110      	cbz	r0, 80090ee <_dtoa_r+0x69e>
 80090e8:	f018 0f01 	tst.w	r8, #1
 80090ec:	d10e      	bne.n	800910c <_dtoa_r+0x6bc>
 80090ee:	9902      	ldr	r1, [sp, #8]
 80090f0:	4648      	mov	r0, r9
 80090f2:	f000 fbbd 	bl	8009870 <_Bfree>
 80090f6:	2300      	movs	r3, #0
 80090f8:	7033      	strb	r3, [r6, #0]
 80090fa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80090fc:	3701      	adds	r7, #1
 80090fe:	601f      	str	r7, [r3, #0]
 8009100:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009102:	2b00      	cmp	r3, #0
 8009104:	f000 824b 	beq.w	800959e <_dtoa_r+0xb4e>
 8009108:	601e      	str	r6, [r3, #0]
 800910a:	e248      	b.n	800959e <_dtoa_r+0xb4e>
 800910c:	46b8      	mov	r8, r7
 800910e:	4633      	mov	r3, r6
 8009110:	461e      	mov	r6, r3
 8009112:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009116:	2a39      	cmp	r2, #57	@ 0x39
 8009118:	d106      	bne.n	8009128 <_dtoa_r+0x6d8>
 800911a:	459a      	cmp	sl, r3
 800911c:	d1f8      	bne.n	8009110 <_dtoa_r+0x6c0>
 800911e:	2230      	movs	r2, #48	@ 0x30
 8009120:	f108 0801 	add.w	r8, r8, #1
 8009124:	f88a 2000 	strb.w	r2, [sl]
 8009128:	781a      	ldrb	r2, [r3, #0]
 800912a:	3201      	adds	r2, #1
 800912c:	701a      	strb	r2, [r3, #0]
 800912e:	e7a0      	b.n	8009072 <_dtoa_r+0x622>
 8009130:	4b6f      	ldr	r3, [pc, #444]	@ (80092f0 <_dtoa_r+0x8a0>)
 8009132:	2200      	movs	r2, #0
 8009134:	f7f7 fa60 	bl	80005f8 <__aeabi_dmul>
 8009138:	2200      	movs	r2, #0
 800913a:	2300      	movs	r3, #0
 800913c:	4604      	mov	r4, r0
 800913e:	460d      	mov	r5, r1
 8009140:	f7f7 fcc2 	bl	8000ac8 <__aeabi_dcmpeq>
 8009144:	2800      	cmp	r0, #0
 8009146:	d09f      	beq.n	8009088 <_dtoa_r+0x638>
 8009148:	e7d1      	b.n	80090ee <_dtoa_r+0x69e>
 800914a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800914c:	2a00      	cmp	r2, #0
 800914e:	f000 80ea 	beq.w	8009326 <_dtoa_r+0x8d6>
 8009152:	9a07      	ldr	r2, [sp, #28]
 8009154:	2a01      	cmp	r2, #1
 8009156:	f300 80cd 	bgt.w	80092f4 <_dtoa_r+0x8a4>
 800915a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800915c:	2a00      	cmp	r2, #0
 800915e:	f000 80c1 	beq.w	80092e4 <_dtoa_r+0x894>
 8009162:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009166:	9c08      	ldr	r4, [sp, #32]
 8009168:	9e00      	ldr	r6, [sp, #0]
 800916a:	9a00      	ldr	r2, [sp, #0]
 800916c:	441a      	add	r2, r3
 800916e:	9200      	str	r2, [sp, #0]
 8009170:	9a06      	ldr	r2, [sp, #24]
 8009172:	2101      	movs	r1, #1
 8009174:	441a      	add	r2, r3
 8009176:	4648      	mov	r0, r9
 8009178:	9206      	str	r2, [sp, #24]
 800917a:	f000 fc77 	bl	8009a6c <__i2b>
 800917e:	4605      	mov	r5, r0
 8009180:	b166      	cbz	r6, 800919c <_dtoa_r+0x74c>
 8009182:	9b06      	ldr	r3, [sp, #24]
 8009184:	2b00      	cmp	r3, #0
 8009186:	dd09      	ble.n	800919c <_dtoa_r+0x74c>
 8009188:	42b3      	cmp	r3, r6
 800918a:	9a00      	ldr	r2, [sp, #0]
 800918c:	bfa8      	it	ge
 800918e:	4633      	movge	r3, r6
 8009190:	1ad2      	subs	r2, r2, r3
 8009192:	9200      	str	r2, [sp, #0]
 8009194:	9a06      	ldr	r2, [sp, #24]
 8009196:	1af6      	subs	r6, r6, r3
 8009198:	1ad3      	subs	r3, r2, r3
 800919a:	9306      	str	r3, [sp, #24]
 800919c:	9b08      	ldr	r3, [sp, #32]
 800919e:	b30b      	cbz	r3, 80091e4 <_dtoa_r+0x794>
 80091a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	f000 80c6 	beq.w	8009334 <_dtoa_r+0x8e4>
 80091a8:	2c00      	cmp	r4, #0
 80091aa:	f000 80c0 	beq.w	800932e <_dtoa_r+0x8de>
 80091ae:	4629      	mov	r1, r5
 80091b0:	4622      	mov	r2, r4
 80091b2:	4648      	mov	r0, r9
 80091b4:	f000 fd12 	bl	8009bdc <__pow5mult>
 80091b8:	9a02      	ldr	r2, [sp, #8]
 80091ba:	4601      	mov	r1, r0
 80091bc:	4605      	mov	r5, r0
 80091be:	4648      	mov	r0, r9
 80091c0:	f000 fc6a 	bl	8009a98 <__multiply>
 80091c4:	9902      	ldr	r1, [sp, #8]
 80091c6:	4680      	mov	r8, r0
 80091c8:	4648      	mov	r0, r9
 80091ca:	f000 fb51 	bl	8009870 <_Bfree>
 80091ce:	9b08      	ldr	r3, [sp, #32]
 80091d0:	1b1b      	subs	r3, r3, r4
 80091d2:	9308      	str	r3, [sp, #32]
 80091d4:	f000 80b1 	beq.w	800933a <_dtoa_r+0x8ea>
 80091d8:	9a08      	ldr	r2, [sp, #32]
 80091da:	4641      	mov	r1, r8
 80091dc:	4648      	mov	r0, r9
 80091de:	f000 fcfd 	bl	8009bdc <__pow5mult>
 80091e2:	9002      	str	r0, [sp, #8]
 80091e4:	2101      	movs	r1, #1
 80091e6:	4648      	mov	r0, r9
 80091e8:	f000 fc40 	bl	8009a6c <__i2b>
 80091ec:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80091ee:	4604      	mov	r4, r0
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	f000 81d8 	beq.w	80095a6 <_dtoa_r+0xb56>
 80091f6:	461a      	mov	r2, r3
 80091f8:	4601      	mov	r1, r0
 80091fa:	4648      	mov	r0, r9
 80091fc:	f000 fcee 	bl	8009bdc <__pow5mult>
 8009200:	9b07      	ldr	r3, [sp, #28]
 8009202:	2b01      	cmp	r3, #1
 8009204:	4604      	mov	r4, r0
 8009206:	f300 809f 	bgt.w	8009348 <_dtoa_r+0x8f8>
 800920a:	9b04      	ldr	r3, [sp, #16]
 800920c:	2b00      	cmp	r3, #0
 800920e:	f040 8097 	bne.w	8009340 <_dtoa_r+0x8f0>
 8009212:	9b05      	ldr	r3, [sp, #20]
 8009214:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009218:	2b00      	cmp	r3, #0
 800921a:	f040 8093 	bne.w	8009344 <_dtoa_r+0x8f4>
 800921e:	9b05      	ldr	r3, [sp, #20]
 8009220:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009224:	0d1b      	lsrs	r3, r3, #20
 8009226:	051b      	lsls	r3, r3, #20
 8009228:	b133      	cbz	r3, 8009238 <_dtoa_r+0x7e8>
 800922a:	9b00      	ldr	r3, [sp, #0]
 800922c:	3301      	adds	r3, #1
 800922e:	9300      	str	r3, [sp, #0]
 8009230:	9b06      	ldr	r3, [sp, #24]
 8009232:	3301      	adds	r3, #1
 8009234:	9306      	str	r3, [sp, #24]
 8009236:	2301      	movs	r3, #1
 8009238:	9308      	str	r3, [sp, #32]
 800923a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800923c:	2b00      	cmp	r3, #0
 800923e:	f000 81b8 	beq.w	80095b2 <_dtoa_r+0xb62>
 8009242:	6923      	ldr	r3, [r4, #16]
 8009244:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009248:	6918      	ldr	r0, [r3, #16]
 800924a:	f000 fbc3 	bl	80099d4 <__hi0bits>
 800924e:	f1c0 0020 	rsb	r0, r0, #32
 8009252:	9b06      	ldr	r3, [sp, #24]
 8009254:	4418      	add	r0, r3
 8009256:	f010 001f 	ands.w	r0, r0, #31
 800925a:	f000 8082 	beq.w	8009362 <_dtoa_r+0x912>
 800925e:	f1c0 0320 	rsb	r3, r0, #32
 8009262:	2b04      	cmp	r3, #4
 8009264:	dd73      	ble.n	800934e <_dtoa_r+0x8fe>
 8009266:	9b00      	ldr	r3, [sp, #0]
 8009268:	f1c0 001c 	rsb	r0, r0, #28
 800926c:	4403      	add	r3, r0
 800926e:	9300      	str	r3, [sp, #0]
 8009270:	9b06      	ldr	r3, [sp, #24]
 8009272:	4403      	add	r3, r0
 8009274:	4406      	add	r6, r0
 8009276:	9306      	str	r3, [sp, #24]
 8009278:	9b00      	ldr	r3, [sp, #0]
 800927a:	2b00      	cmp	r3, #0
 800927c:	dd05      	ble.n	800928a <_dtoa_r+0x83a>
 800927e:	9902      	ldr	r1, [sp, #8]
 8009280:	461a      	mov	r2, r3
 8009282:	4648      	mov	r0, r9
 8009284:	f000 fd04 	bl	8009c90 <__lshift>
 8009288:	9002      	str	r0, [sp, #8]
 800928a:	9b06      	ldr	r3, [sp, #24]
 800928c:	2b00      	cmp	r3, #0
 800928e:	dd05      	ble.n	800929c <_dtoa_r+0x84c>
 8009290:	4621      	mov	r1, r4
 8009292:	461a      	mov	r2, r3
 8009294:	4648      	mov	r0, r9
 8009296:	f000 fcfb 	bl	8009c90 <__lshift>
 800929a:	4604      	mov	r4, r0
 800929c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d061      	beq.n	8009366 <_dtoa_r+0x916>
 80092a2:	9802      	ldr	r0, [sp, #8]
 80092a4:	4621      	mov	r1, r4
 80092a6:	f000 fd5f 	bl	8009d68 <__mcmp>
 80092aa:	2800      	cmp	r0, #0
 80092ac:	da5b      	bge.n	8009366 <_dtoa_r+0x916>
 80092ae:	2300      	movs	r3, #0
 80092b0:	9902      	ldr	r1, [sp, #8]
 80092b2:	220a      	movs	r2, #10
 80092b4:	4648      	mov	r0, r9
 80092b6:	f000 fafd 	bl	80098b4 <__multadd>
 80092ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80092bc:	9002      	str	r0, [sp, #8]
 80092be:	f107 38ff 	add.w	r8, r7, #4294967295
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	f000 8177 	beq.w	80095b6 <_dtoa_r+0xb66>
 80092c8:	4629      	mov	r1, r5
 80092ca:	2300      	movs	r3, #0
 80092cc:	220a      	movs	r2, #10
 80092ce:	4648      	mov	r0, r9
 80092d0:	f000 faf0 	bl	80098b4 <__multadd>
 80092d4:	f1bb 0f00 	cmp.w	fp, #0
 80092d8:	4605      	mov	r5, r0
 80092da:	dc6f      	bgt.n	80093bc <_dtoa_r+0x96c>
 80092dc:	9b07      	ldr	r3, [sp, #28]
 80092de:	2b02      	cmp	r3, #2
 80092e0:	dc49      	bgt.n	8009376 <_dtoa_r+0x926>
 80092e2:	e06b      	b.n	80093bc <_dtoa_r+0x96c>
 80092e4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80092e6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80092ea:	e73c      	b.n	8009166 <_dtoa_r+0x716>
 80092ec:	3fe00000 	.word	0x3fe00000
 80092f0:	40240000 	.word	0x40240000
 80092f4:	9b03      	ldr	r3, [sp, #12]
 80092f6:	1e5c      	subs	r4, r3, #1
 80092f8:	9b08      	ldr	r3, [sp, #32]
 80092fa:	42a3      	cmp	r3, r4
 80092fc:	db09      	blt.n	8009312 <_dtoa_r+0x8c2>
 80092fe:	1b1c      	subs	r4, r3, r4
 8009300:	9b03      	ldr	r3, [sp, #12]
 8009302:	2b00      	cmp	r3, #0
 8009304:	f6bf af30 	bge.w	8009168 <_dtoa_r+0x718>
 8009308:	9b00      	ldr	r3, [sp, #0]
 800930a:	9a03      	ldr	r2, [sp, #12]
 800930c:	1a9e      	subs	r6, r3, r2
 800930e:	2300      	movs	r3, #0
 8009310:	e72b      	b.n	800916a <_dtoa_r+0x71a>
 8009312:	9b08      	ldr	r3, [sp, #32]
 8009314:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009316:	9408      	str	r4, [sp, #32]
 8009318:	1ae3      	subs	r3, r4, r3
 800931a:	441a      	add	r2, r3
 800931c:	9e00      	ldr	r6, [sp, #0]
 800931e:	9b03      	ldr	r3, [sp, #12]
 8009320:	920d      	str	r2, [sp, #52]	@ 0x34
 8009322:	2400      	movs	r4, #0
 8009324:	e721      	b.n	800916a <_dtoa_r+0x71a>
 8009326:	9c08      	ldr	r4, [sp, #32]
 8009328:	9e00      	ldr	r6, [sp, #0]
 800932a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800932c:	e728      	b.n	8009180 <_dtoa_r+0x730>
 800932e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8009332:	e751      	b.n	80091d8 <_dtoa_r+0x788>
 8009334:	9a08      	ldr	r2, [sp, #32]
 8009336:	9902      	ldr	r1, [sp, #8]
 8009338:	e750      	b.n	80091dc <_dtoa_r+0x78c>
 800933a:	f8cd 8008 	str.w	r8, [sp, #8]
 800933e:	e751      	b.n	80091e4 <_dtoa_r+0x794>
 8009340:	2300      	movs	r3, #0
 8009342:	e779      	b.n	8009238 <_dtoa_r+0x7e8>
 8009344:	9b04      	ldr	r3, [sp, #16]
 8009346:	e777      	b.n	8009238 <_dtoa_r+0x7e8>
 8009348:	2300      	movs	r3, #0
 800934a:	9308      	str	r3, [sp, #32]
 800934c:	e779      	b.n	8009242 <_dtoa_r+0x7f2>
 800934e:	d093      	beq.n	8009278 <_dtoa_r+0x828>
 8009350:	9a00      	ldr	r2, [sp, #0]
 8009352:	331c      	adds	r3, #28
 8009354:	441a      	add	r2, r3
 8009356:	9200      	str	r2, [sp, #0]
 8009358:	9a06      	ldr	r2, [sp, #24]
 800935a:	441a      	add	r2, r3
 800935c:	441e      	add	r6, r3
 800935e:	9206      	str	r2, [sp, #24]
 8009360:	e78a      	b.n	8009278 <_dtoa_r+0x828>
 8009362:	4603      	mov	r3, r0
 8009364:	e7f4      	b.n	8009350 <_dtoa_r+0x900>
 8009366:	9b03      	ldr	r3, [sp, #12]
 8009368:	2b00      	cmp	r3, #0
 800936a:	46b8      	mov	r8, r7
 800936c:	dc20      	bgt.n	80093b0 <_dtoa_r+0x960>
 800936e:	469b      	mov	fp, r3
 8009370:	9b07      	ldr	r3, [sp, #28]
 8009372:	2b02      	cmp	r3, #2
 8009374:	dd1e      	ble.n	80093b4 <_dtoa_r+0x964>
 8009376:	f1bb 0f00 	cmp.w	fp, #0
 800937a:	f47f adb1 	bne.w	8008ee0 <_dtoa_r+0x490>
 800937e:	4621      	mov	r1, r4
 8009380:	465b      	mov	r3, fp
 8009382:	2205      	movs	r2, #5
 8009384:	4648      	mov	r0, r9
 8009386:	f000 fa95 	bl	80098b4 <__multadd>
 800938a:	4601      	mov	r1, r0
 800938c:	4604      	mov	r4, r0
 800938e:	9802      	ldr	r0, [sp, #8]
 8009390:	f000 fcea 	bl	8009d68 <__mcmp>
 8009394:	2800      	cmp	r0, #0
 8009396:	f77f ada3 	ble.w	8008ee0 <_dtoa_r+0x490>
 800939a:	4656      	mov	r6, sl
 800939c:	2331      	movs	r3, #49	@ 0x31
 800939e:	f806 3b01 	strb.w	r3, [r6], #1
 80093a2:	f108 0801 	add.w	r8, r8, #1
 80093a6:	e59f      	b.n	8008ee8 <_dtoa_r+0x498>
 80093a8:	9c03      	ldr	r4, [sp, #12]
 80093aa:	46b8      	mov	r8, r7
 80093ac:	4625      	mov	r5, r4
 80093ae:	e7f4      	b.n	800939a <_dtoa_r+0x94a>
 80093b0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80093b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093b6:	2b00      	cmp	r3, #0
 80093b8:	f000 8101 	beq.w	80095be <_dtoa_r+0xb6e>
 80093bc:	2e00      	cmp	r6, #0
 80093be:	dd05      	ble.n	80093cc <_dtoa_r+0x97c>
 80093c0:	4629      	mov	r1, r5
 80093c2:	4632      	mov	r2, r6
 80093c4:	4648      	mov	r0, r9
 80093c6:	f000 fc63 	bl	8009c90 <__lshift>
 80093ca:	4605      	mov	r5, r0
 80093cc:	9b08      	ldr	r3, [sp, #32]
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d05c      	beq.n	800948c <_dtoa_r+0xa3c>
 80093d2:	6869      	ldr	r1, [r5, #4]
 80093d4:	4648      	mov	r0, r9
 80093d6:	f000 fa0b 	bl	80097f0 <_Balloc>
 80093da:	4606      	mov	r6, r0
 80093dc:	b928      	cbnz	r0, 80093ea <_dtoa_r+0x99a>
 80093de:	4b82      	ldr	r3, [pc, #520]	@ (80095e8 <_dtoa_r+0xb98>)
 80093e0:	4602      	mov	r2, r0
 80093e2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80093e6:	f7ff bb4a 	b.w	8008a7e <_dtoa_r+0x2e>
 80093ea:	692a      	ldr	r2, [r5, #16]
 80093ec:	3202      	adds	r2, #2
 80093ee:	0092      	lsls	r2, r2, #2
 80093f0:	f105 010c 	add.w	r1, r5, #12
 80093f4:	300c      	adds	r0, #12
 80093f6:	f001 ff69 	bl	800b2cc <memcpy>
 80093fa:	2201      	movs	r2, #1
 80093fc:	4631      	mov	r1, r6
 80093fe:	4648      	mov	r0, r9
 8009400:	f000 fc46 	bl	8009c90 <__lshift>
 8009404:	f10a 0301 	add.w	r3, sl, #1
 8009408:	9300      	str	r3, [sp, #0]
 800940a:	eb0a 030b 	add.w	r3, sl, fp
 800940e:	9308      	str	r3, [sp, #32]
 8009410:	9b04      	ldr	r3, [sp, #16]
 8009412:	f003 0301 	and.w	r3, r3, #1
 8009416:	462f      	mov	r7, r5
 8009418:	9306      	str	r3, [sp, #24]
 800941a:	4605      	mov	r5, r0
 800941c:	9b00      	ldr	r3, [sp, #0]
 800941e:	9802      	ldr	r0, [sp, #8]
 8009420:	4621      	mov	r1, r4
 8009422:	f103 3bff 	add.w	fp, r3, #4294967295
 8009426:	f7ff fa89 	bl	800893c <quorem>
 800942a:	4603      	mov	r3, r0
 800942c:	3330      	adds	r3, #48	@ 0x30
 800942e:	9003      	str	r0, [sp, #12]
 8009430:	4639      	mov	r1, r7
 8009432:	9802      	ldr	r0, [sp, #8]
 8009434:	9309      	str	r3, [sp, #36]	@ 0x24
 8009436:	f000 fc97 	bl	8009d68 <__mcmp>
 800943a:	462a      	mov	r2, r5
 800943c:	9004      	str	r0, [sp, #16]
 800943e:	4621      	mov	r1, r4
 8009440:	4648      	mov	r0, r9
 8009442:	f000 fcad 	bl	8009da0 <__mdiff>
 8009446:	68c2      	ldr	r2, [r0, #12]
 8009448:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800944a:	4606      	mov	r6, r0
 800944c:	bb02      	cbnz	r2, 8009490 <_dtoa_r+0xa40>
 800944e:	4601      	mov	r1, r0
 8009450:	9802      	ldr	r0, [sp, #8]
 8009452:	f000 fc89 	bl	8009d68 <__mcmp>
 8009456:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009458:	4602      	mov	r2, r0
 800945a:	4631      	mov	r1, r6
 800945c:	4648      	mov	r0, r9
 800945e:	920c      	str	r2, [sp, #48]	@ 0x30
 8009460:	9309      	str	r3, [sp, #36]	@ 0x24
 8009462:	f000 fa05 	bl	8009870 <_Bfree>
 8009466:	9b07      	ldr	r3, [sp, #28]
 8009468:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800946a:	9e00      	ldr	r6, [sp, #0]
 800946c:	ea42 0103 	orr.w	r1, r2, r3
 8009470:	9b06      	ldr	r3, [sp, #24]
 8009472:	4319      	orrs	r1, r3
 8009474:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009476:	d10d      	bne.n	8009494 <_dtoa_r+0xa44>
 8009478:	2b39      	cmp	r3, #57	@ 0x39
 800947a:	d027      	beq.n	80094cc <_dtoa_r+0xa7c>
 800947c:	9a04      	ldr	r2, [sp, #16]
 800947e:	2a00      	cmp	r2, #0
 8009480:	dd01      	ble.n	8009486 <_dtoa_r+0xa36>
 8009482:	9b03      	ldr	r3, [sp, #12]
 8009484:	3331      	adds	r3, #49	@ 0x31
 8009486:	f88b 3000 	strb.w	r3, [fp]
 800948a:	e52e      	b.n	8008eea <_dtoa_r+0x49a>
 800948c:	4628      	mov	r0, r5
 800948e:	e7b9      	b.n	8009404 <_dtoa_r+0x9b4>
 8009490:	2201      	movs	r2, #1
 8009492:	e7e2      	b.n	800945a <_dtoa_r+0xa0a>
 8009494:	9904      	ldr	r1, [sp, #16]
 8009496:	2900      	cmp	r1, #0
 8009498:	db04      	blt.n	80094a4 <_dtoa_r+0xa54>
 800949a:	9807      	ldr	r0, [sp, #28]
 800949c:	4301      	orrs	r1, r0
 800949e:	9806      	ldr	r0, [sp, #24]
 80094a0:	4301      	orrs	r1, r0
 80094a2:	d120      	bne.n	80094e6 <_dtoa_r+0xa96>
 80094a4:	2a00      	cmp	r2, #0
 80094a6:	ddee      	ble.n	8009486 <_dtoa_r+0xa36>
 80094a8:	9902      	ldr	r1, [sp, #8]
 80094aa:	9300      	str	r3, [sp, #0]
 80094ac:	2201      	movs	r2, #1
 80094ae:	4648      	mov	r0, r9
 80094b0:	f000 fbee 	bl	8009c90 <__lshift>
 80094b4:	4621      	mov	r1, r4
 80094b6:	9002      	str	r0, [sp, #8]
 80094b8:	f000 fc56 	bl	8009d68 <__mcmp>
 80094bc:	2800      	cmp	r0, #0
 80094be:	9b00      	ldr	r3, [sp, #0]
 80094c0:	dc02      	bgt.n	80094c8 <_dtoa_r+0xa78>
 80094c2:	d1e0      	bne.n	8009486 <_dtoa_r+0xa36>
 80094c4:	07da      	lsls	r2, r3, #31
 80094c6:	d5de      	bpl.n	8009486 <_dtoa_r+0xa36>
 80094c8:	2b39      	cmp	r3, #57	@ 0x39
 80094ca:	d1da      	bne.n	8009482 <_dtoa_r+0xa32>
 80094cc:	2339      	movs	r3, #57	@ 0x39
 80094ce:	f88b 3000 	strb.w	r3, [fp]
 80094d2:	4633      	mov	r3, r6
 80094d4:	461e      	mov	r6, r3
 80094d6:	3b01      	subs	r3, #1
 80094d8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80094dc:	2a39      	cmp	r2, #57	@ 0x39
 80094de:	d04e      	beq.n	800957e <_dtoa_r+0xb2e>
 80094e0:	3201      	adds	r2, #1
 80094e2:	701a      	strb	r2, [r3, #0]
 80094e4:	e501      	b.n	8008eea <_dtoa_r+0x49a>
 80094e6:	2a00      	cmp	r2, #0
 80094e8:	dd03      	ble.n	80094f2 <_dtoa_r+0xaa2>
 80094ea:	2b39      	cmp	r3, #57	@ 0x39
 80094ec:	d0ee      	beq.n	80094cc <_dtoa_r+0xa7c>
 80094ee:	3301      	adds	r3, #1
 80094f0:	e7c9      	b.n	8009486 <_dtoa_r+0xa36>
 80094f2:	9a00      	ldr	r2, [sp, #0]
 80094f4:	9908      	ldr	r1, [sp, #32]
 80094f6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80094fa:	428a      	cmp	r2, r1
 80094fc:	d028      	beq.n	8009550 <_dtoa_r+0xb00>
 80094fe:	9902      	ldr	r1, [sp, #8]
 8009500:	2300      	movs	r3, #0
 8009502:	220a      	movs	r2, #10
 8009504:	4648      	mov	r0, r9
 8009506:	f000 f9d5 	bl	80098b4 <__multadd>
 800950a:	42af      	cmp	r7, r5
 800950c:	9002      	str	r0, [sp, #8]
 800950e:	f04f 0300 	mov.w	r3, #0
 8009512:	f04f 020a 	mov.w	r2, #10
 8009516:	4639      	mov	r1, r7
 8009518:	4648      	mov	r0, r9
 800951a:	d107      	bne.n	800952c <_dtoa_r+0xadc>
 800951c:	f000 f9ca 	bl	80098b4 <__multadd>
 8009520:	4607      	mov	r7, r0
 8009522:	4605      	mov	r5, r0
 8009524:	9b00      	ldr	r3, [sp, #0]
 8009526:	3301      	adds	r3, #1
 8009528:	9300      	str	r3, [sp, #0]
 800952a:	e777      	b.n	800941c <_dtoa_r+0x9cc>
 800952c:	f000 f9c2 	bl	80098b4 <__multadd>
 8009530:	4629      	mov	r1, r5
 8009532:	4607      	mov	r7, r0
 8009534:	2300      	movs	r3, #0
 8009536:	220a      	movs	r2, #10
 8009538:	4648      	mov	r0, r9
 800953a:	f000 f9bb 	bl	80098b4 <__multadd>
 800953e:	4605      	mov	r5, r0
 8009540:	e7f0      	b.n	8009524 <_dtoa_r+0xad4>
 8009542:	f1bb 0f00 	cmp.w	fp, #0
 8009546:	bfcc      	ite	gt
 8009548:	465e      	movgt	r6, fp
 800954a:	2601      	movle	r6, #1
 800954c:	4456      	add	r6, sl
 800954e:	2700      	movs	r7, #0
 8009550:	9902      	ldr	r1, [sp, #8]
 8009552:	9300      	str	r3, [sp, #0]
 8009554:	2201      	movs	r2, #1
 8009556:	4648      	mov	r0, r9
 8009558:	f000 fb9a 	bl	8009c90 <__lshift>
 800955c:	4621      	mov	r1, r4
 800955e:	9002      	str	r0, [sp, #8]
 8009560:	f000 fc02 	bl	8009d68 <__mcmp>
 8009564:	2800      	cmp	r0, #0
 8009566:	dcb4      	bgt.n	80094d2 <_dtoa_r+0xa82>
 8009568:	d102      	bne.n	8009570 <_dtoa_r+0xb20>
 800956a:	9b00      	ldr	r3, [sp, #0]
 800956c:	07db      	lsls	r3, r3, #31
 800956e:	d4b0      	bmi.n	80094d2 <_dtoa_r+0xa82>
 8009570:	4633      	mov	r3, r6
 8009572:	461e      	mov	r6, r3
 8009574:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009578:	2a30      	cmp	r2, #48	@ 0x30
 800957a:	d0fa      	beq.n	8009572 <_dtoa_r+0xb22>
 800957c:	e4b5      	b.n	8008eea <_dtoa_r+0x49a>
 800957e:	459a      	cmp	sl, r3
 8009580:	d1a8      	bne.n	80094d4 <_dtoa_r+0xa84>
 8009582:	2331      	movs	r3, #49	@ 0x31
 8009584:	f108 0801 	add.w	r8, r8, #1
 8009588:	f88a 3000 	strb.w	r3, [sl]
 800958c:	e4ad      	b.n	8008eea <_dtoa_r+0x49a>
 800958e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009590:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80095ec <_dtoa_r+0xb9c>
 8009594:	b11b      	cbz	r3, 800959e <_dtoa_r+0xb4e>
 8009596:	f10a 0308 	add.w	r3, sl, #8
 800959a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800959c:	6013      	str	r3, [r2, #0]
 800959e:	4650      	mov	r0, sl
 80095a0:	b017      	add	sp, #92	@ 0x5c
 80095a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80095a6:	9b07      	ldr	r3, [sp, #28]
 80095a8:	2b01      	cmp	r3, #1
 80095aa:	f77f ae2e 	ble.w	800920a <_dtoa_r+0x7ba>
 80095ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80095b0:	9308      	str	r3, [sp, #32]
 80095b2:	2001      	movs	r0, #1
 80095b4:	e64d      	b.n	8009252 <_dtoa_r+0x802>
 80095b6:	f1bb 0f00 	cmp.w	fp, #0
 80095ba:	f77f aed9 	ble.w	8009370 <_dtoa_r+0x920>
 80095be:	4656      	mov	r6, sl
 80095c0:	9802      	ldr	r0, [sp, #8]
 80095c2:	4621      	mov	r1, r4
 80095c4:	f7ff f9ba 	bl	800893c <quorem>
 80095c8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80095cc:	f806 3b01 	strb.w	r3, [r6], #1
 80095d0:	eba6 020a 	sub.w	r2, r6, sl
 80095d4:	4593      	cmp	fp, r2
 80095d6:	ddb4      	ble.n	8009542 <_dtoa_r+0xaf2>
 80095d8:	9902      	ldr	r1, [sp, #8]
 80095da:	2300      	movs	r3, #0
 80095dc:	220a      	movs	r2, #10
 80095de:	4648      	mov	r0, r9
 80095e0:	f000 f968 	bl	80098b4 <__multadd>
 80095e4:	9002      	str	r0, [sp, #8]
 80095e6:	e7eb      	b.n	80095c0 <_dtoa_r+0xb70>
 80095e8:	0800c0fd 	.word	0x0800c0fd
 80095ec:	0800c081 	.word	0x0800c081

080095f0 <_free_r>:
 80095f0:	b538      	push	{r3, r4, r5, lr}
 80095f2:	4605      	mov	r5, r0
 80095f4:	2900      	cmp	r1, #0
 80095f6:	d041      	beq.n	800967c <_free_r+0x8c>
 80095f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80095fc:	1f0c      	subs	r4, r1, #4
 80095fe:	2b00      	cmp	r3, #0
 8009600:	bfb8      	it	lt
 8009602:	18e4      	addlt	r4, r4, r3
 8009604:	f000 f8e8 	bl	80097d8 <__malloc_lock>
 8009608:	4a1d      	ldr	r2, [pc, #116]	@ (8009680 <_free_r+0x90>)
 800960a:	6813      	ldr	r3, [r2, #0]
 800960c:	b933      	cbnz	r3, 800961c <_free_r+0x2c>
 800960e:	6063      	str	r3, [r4, #4]
 8009610:	6014      	str	r4, [r2, #0]
 8009612:	4628      	mov	r0, r5
 8009614:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009618:	f000 b8e4 	b.w	80097e4 <__malloc_unlock>
 800961c:	42a3      	cmp	r3, r4
 800961e:	d908      	bls.n	8009632 <_free_r+0x42>
 8009620:	6820      	ldr	r0, [r4, #0]
 8009622:	1821      	adds	r1, r4, r0
 8009624:	428b      	cmp	r3, r1
 8009626:	bf01      	itttt	eq
 8009628:	6819      	ldreq	r1, [r3, #0]
 800962a:	685b      	ldreq	r3, [r3, #4]
 800962c:	1809      	addeq	r1, r1, r0
 800962e:	6021      	streq	r1, [r4, #0]
 8009630:	e7ed      	b.n	800960e <_free_r+0x1e>
 8009632:	461a      	mov	r2, r3
 8009634:	685b      	ldr	r3, [r3, #4]
 8009636:	b10b      	cbz	r3, 800963c <_free_r+0x4c>
 8009638:	42a3      	cmp	r3, r4
 800963a:	d9fa      	bls.n	8009632 <_free_r+0x42>
 800963c:	6811      	ldr	r1, [r2, #0]
 800963e:	1850      	adds	r0, r2, r1
 8009640:	42a0      	cmp	r0, r4
 8009642:	d10b      	bne.n	800965c <_free_r+0x6c>
 8009644:	6820      	ldr	r0, [r4, #0]
 8009646:	4401      	add	r1, r0
 8009648:	1850      	adds	r0, r2, r1
 800964a:	4283      	cmp	r3, r0
 800964c:	6011      	str	r1, [r2, #0]
 800964e:	d1e0      	bne.n	8009612 <_free_r+0x22>
 8009650:	6818      	ldr	r0, [r3, #0]
 8009652:	685b      	ldr	r3, [r3, #4]
 8009654:	6053      	str	r3, [r2, #4]
 8009656:	4408      	add	r0, r1
 8009658:	6010      	str	r0, [r2, #0]
 800965a:	e7da      	b.n	8009612 <_free_r+0x22>
 800965c:	d902      	bls.n	8009664 <_free_r+0x74>
 800965e:	230c      	movs	r3, #12
 8009660:	602b      	str	r3, [r5, #0]
 8009662:	e7d6      	b.n	8009612 <_free_r+0x22>
 8009664:	6820      	ldr	r0, [r4, #0]
 8009666:	1821      	adds	r1, r4, r0
 8009668:	428b      	cmp	r3, r1
 800966a:	bf04      	itt	eq
 800966c:	6819      	ldreq	r1, [r3, #0]
 800966e:	685b      	ldreq	r3, [r3, #4]
 8009670:	6063      	str	r3, [r4, #4]
 8009672:	bf04      	itt	eq
 8009674:	1809      	addeq	r1, r1, r0
 8009676:	6021      	streq	r1, [r4, #0]
 8009678:	6054      	str	r4, [r2, #4]
 800967a:	e7ca      	b.n	8009612 <_free_r+0x22>
 800967c:	bd38      	pop	{r3, r4, r5, pc}
 800967e:	bf00      	nop
 8009680:	20000720 	.word	0x20000720

08009684 <malloc>:
 8009684:	4b02      	ldr	r3, [pc, #8]	@ (8009690 <malloc+0xc>)
 8009686:	4601      	mov	r1, r0
 8009688:	6818      	ldr	r0, [r3, #0]
 800968a:	f000 b825 	b.w	80096d8 <_malloc_r>
 800968e:	bf00      	nop
 8009690:	2000001c 	.word	0x2000001c

08009694 <sbrk_aligned>:
 8009694:	b570      	push	{r4, r5, r6, lr}
 8009696:	4e0f      	ldr	r6, [pc, #60]	@ (80096d4 <sbrk_aligned+0x40>)
 8009698:	460c      	mov	r4, r1
 800969a:	6831      	ldr	r1, [r6, #0]
 800969c:	4605      	mov	r5, r0
 800969e:	b911      	cbnz	r1, 80096a6 <sbrk_aligned+0x12>
 80096a0:	f001 fe04 	bl	800b2ac <_sbrk_r>
 80096a4:	6030      	str	r0, [r6, #0]
 80096a6:	4621      	mov	r1, r4
 80096a8:	4628      	mov	r0, r5
 80096aa:	f001 fdff 	bl	800b2ac <_sbrk_r>
 80096ae:	1c43      	adds	r3, r0, #1
 80096b0:	d103      	bne.n	80096ba <sbrk_aligned+0x26>
 80096b2:	f04f 34ff 	mov.w	r4, #4294967295
 80096b6:	4620      	mov	r0, r4
 80096b8:	bd70      	pop	{r4, r5, r6, pc}
 80096ba:	1cc4      	adds	r4, r0, #3
 80096bc:	f024 0403 	bic.w	r4, r4, #3
 80096c0:	42a0      	cmp	r0, r4
 80096c2:	d0f8      	beq.n	80096b6 <sbrk_aligned+0x22>
 80096c4:	1a21      	subs	r1, r4, r0
 80096c6:	4628      	mov	r0, r5
 80096c8:	f001 fdf0 	bl	800b2ac <_sbrk_r>
 80096cc:	3001      	adds	r0, #1
 80096ce:	d1f2      	bne.n	80096b6 <sbrk_aligned+0x22>
 80096d0:	e7ef      	b.n	80096b2 <sbrk_aligned+0x1e>
 80096d2:	bf00      	nop
 80096d4:	2000071c 	.word	0x2000071c

080096d8 <_malloc_r>:
 80096d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80096dc:	1ccd      	adds	r5, r1, #3
 80096de:	f025 0503 	bic.w	r5, r5, #3
 80096e2:	3508      	adds	r5, #8
 80096e4:	2d0c      	cmp	r5, #12
 80096e6:	bf38      	it	cc
 80096e8:	250c      	movcc	r5, #12
 80096ea:	2d00      	cmp	r5, #0
 80096ec:	4606      	mov	r6, r0
 80096ee:	db01      	blt.n	80096f4 <_malloc_r+0x1c>
 80096f0:	42a9      	cmp	r1, r5
 80096f2:	d904      	bls.n	80096fe <_malloc_r+0x26>
 80096f4:	230c      	movs	r3, #12
 80096f6:	6033      	str	r3, [r6, #0]
 80096f8:	2000      	movs	r0, #0
 80096fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80096fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80097d4 <_malloc_r+0xfc>
 8009702:	f000 f869 	bl	80097d8 <__malloc_lock>
 8009706:	f8d8 3000 	ldr.w	r3, [r8]
 800970a:	461c      	mov	r4, r3
 800970c:	bb44      	cbnz	r4, 8009760 <_malloc_r+0x88>
 800970e:	4629      	mov	r1, r5
 8009710:	4630      	mov	r0, r6
 8009712:	f7ff ffbf 	bl	8009694 <sbrk_aligned>
 8009716:	1c43      	adds	r3, r0, #1
 8009718:	4604      	mov	r4, r0
 800971a:	d158      	bne.n	80097ce <_malloc_r+0xf6>
 800971c:	f8d8 4000 	ldr.w	r4, [r8]
 8009720:	4627      	mov	r7, r4
 8009722:	2f00      	cmp	r7, #0
 8009724:	d143      	bne.n	80097ae <_malloc_r+0xd6>
 8009726:	2c00      	cmp	r4, #0
 8009728:	d04b      	beq.n	80097c2 <_malloc_r+0xea>
 800972a:	6823      	ldr	r3, [r4, #0]
 800972c:	4639      	mov	r1, r7
 800972e:	4630      	mov	r0, r6
 8009730:	eb04 0903 	add.w	r9, r4, r3
 8009734:	f001 fdba 	bl	800b2ac <_sbrk_r>
 8009738:	4581      	cmp	r9, r0
 800973a:	d142      	bne.n	80097c2 <_malloc_r+0xea>
 800973c:	6821      	ldr	r1, [r4, #0]
 800973e:	1a6d      	subs	r5, r5, r1
 8009740:	4629      	mov	r1, r5
 8009742:	4630      	mov	r0, r6
 8009744:	f7ff ffa6 	bl	8009694 <sbrk_aligned>
 8009748:	3001      	adds	r0, #1
 800974a:	d03a      	beq.n	80097c2 <_malloc_r+0xea>
 800974c:	6823      	ldr	r3, [r4, #0]
 800974e:	442b      	add	r3, r5
 8009750:	6023      	str	r3, [r4, #0]
 8009752:	f8d8 3000 	ldr.w	r3, [r8]
 8009756:	685a      	ldr	r2, [r3, #4]
 8009758:	bb62      	cbnz	r2, 80097b4 <_malloc_r+0xdc>
 800975a:	f8c8 7000 	str.w	r7, [r8]
 800975e:	e00f      	b.n	8009780 <_malloc_r+0xa8>
 8009760:	6822      	ldr	r2, [r4, #0]
 8009762:	1b52      	subs	r2, r2, r5
 8009764:	d420      	bmi.n	80097a8 <_malloc_r+0xd0>
 8009766:	2a0b      	cmp	r2, #11
 8009768:	d917      	bls.n	800979a <_malloc_r+0xc2>
 800976a:	1961      	adds	r1, r4, r5
 800976c:	42a3      	cmp	r3, r4
 800976e:	6025      	str	r5, [r4, #0]
 8009770:	bf18      	it	ne
 8009772:	6059      	strne	r1, [r3, #4]
 8009774:	6863      	ldr	r3, [r4, #4]
 8009776:	bf08      	it	eq
 8009778:	f8c8 1000 	streq.w	r1, [r8]
 800977c:	5162      	str	r2, [r4, r5]
 800977e:	604b      	str	r3, [r1, #4]
 8009780:	4630      	mov	r0, r6
 8009782:	f000 f82f 	bl	80097e4 <__malloc_unlock>
 8009786:	f104 000b 	add.w	r0, r4, #11
 800978a:	1d23      	adds	r3, r4, #4
 800978c:	f020 0007 	bic.w	r0, r0, #7
 8009790:	1ac2      	subs	r2, r0, r3
 8009792:	bf1c      	itt	ne
 8009794:	1a1b      	subne	r3, r3, r0
 8009796:	50a3      	strne	r3, [r4, r2]
 8009798:	e7af      	b.n	80096fa <_malloc_r+0x22>
 800979a:	6862      	ldr	r2, [r4, #4]
 800979c:	42a3      	cmp	r3, r4
 800979e:	bf0c      	ite	eq
 80097a0:	f8c8 2000 	streq.w	r2, [r8]
 80097a4:	605a      	strne	r2, [r3, #4]
 80097a6:	e7eb      	b.n	8009780 <_malloc_r+0xa8>
 80097a8:	4623      	mov	r3, r4
 80097aa:	6864      	ldr	r4, [r4, #4]
 80097ac:	e7ae      	b.n	800970c <_malloc_r+0x34>
 80097ae:	463c      	mov	r4, r7
 80097b0:	687f      	ldr	r7, [r7, #4]
 80097b2:	e7b6      	b.n	8009722 <_malloc_r+0x4a>
 80097b4:	461a      	mov	r2, r3
 80097b6:	685b      	ldr	r3, [r3, #4]
 80097b8:	42a3      	cmp	r3, r4
 80097ba:	d1fb      	bne.n	80097b4 <_malloc_r+0xdc>
 80097bc:	2300      	movs	r3, #0
 80097be:	6053      	str	r3, [r2, #4]
 80097c0:	e7de      	b.n	8009780 <_malloc_r+0xa8>
 80097c2:	230c      	movs	r3, #12
 80097c4:	6033      	str	r3, [r6, #0]
 80097c6:	4630      	mov	r0, r6
 80097c8:	f000 f80c 	bl	80097e4 <__malloc_unlock>
 80097cc:	e794      	b.n	80096f8 <_malloc_r+0x20>
 80097ce:	6005      	str	r5, [r0, #0]
 80097d0:	e7d6      	b.n	8009780 <_malloc_r+0xa8>
 80097d2:	bf00      	nop
 80097d4:	20000720 	.word	0x20000720

080097d8 <__malloc_lock>:
 80097d8:	4801      	ldr	r0, [pc, #4]	@ (80097e0 <__malloc_lock+0x8>)
 80097da:	f7ff b8a6 	b.w	800892a <__retarget_lock_acquire_recursive>
 80097de:	bf00      	nop
 80097e0:	20000718 	.word	0x20000718

080097e4 <__malloc_unlock>:
 80097e4:	4801      	ldr	r0, [pc, #4]	@ (80097ec <__malloc_unlock+0x8>)
 80097e6:	f7ff b8a1 	b.w	800892c <__retarget_lock_release_recursive>
 80097ea:	bf00      	nop
 80097ec:	20000718 	.word	0x20000718

080097f0 <_Balloc>:
 80097f0:	b570      	push	{r4, r5, r6, lr}
 80097f2:	69c6      	ldr	r6, [r0, #28]
 80097f4:	4604      	mov	r4, r0
 80097f6:	460d      	mov	r5, r1
 80097f8:	b976      	cbnz	r6, 8009818 <_Balloc+0x28>
 80097fa:	2010      	movs	r0, #16
 80097fc:	f7ff ff42 	bl	8009684 <malloc>
 8009800:	4602      	mov	r2, r0
 8009802:	61e0      	str	r0, [r4, #28]
 8009804:	b920      	cbnz	r0, 8009810 <_Balloc+0x20>
 8009806:	4b18      	ldr	r3, [pc, #96]	@ (8009868 <_Balloc+0x78>)
 8009808:	4818      	ldr	r0, [pc, #96]	@ (800986c <_Balloc+0x7c>)
 800980a:	216b      	movs	r1, #107	@ 0x6b
 800980c:	f001 fd74 	bl	800b2f8 <__assert_func>
 8009810:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009814:	6006      	str	r6, [r0, #0]
 8009816:	60c6      	str	r6, [r0, #12]
 8009818:	69e6      	ldr	r6, [r4, #28]
 800981a:	68f3      	ldr	r3, [r6, #12]
 800981c:	b183      	cbz	r3, 8009840 <_Balloc+0x50>
 800981e:	69e3      	ldr	r3, [r4, #28]
 8009820:	68db      	ldr	r3, [r3, #12]
 8009822:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009826:	b9b8      	cbnz	r0, 8009858 <_Balloc+0x68>
 8009828:	2101      	movs	r1, #1
 800982a:	fa01 f605 	lsl.w	r6, r1, r5
 800982e:	1d72      	adds	r2, r6, #5
 8009830:	0092      	lsls	r2, r2, #2
 8009832:	4620      	mov	r0, r4
 8009834:	f001 fd7e 	bl	800b334 <_calloc_r>
 8009838:	b160      	cbz	r0, 8009854 <_Balloc+0x64>
 800983a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800983e:	e00e      	b.n	800985e <_Balloc+0x6e>
 8009840:	2221      	movs	r2, #33	@ 0x21
 8009842:	2104      	movs	r1, #4
 8009844:	4620      	mov	r0, r4
 8009846:	f001 fd75 	bl	800b334 <_calloc_r>
 800984a:	69e3      	ldr	r3, [r4, #28]
 800984c:	60f0      	str	r0, [r6, #12]
 800984e:	68db      	ldr	r3, [r3, #12]
 8009850:	2b00      	cmp	r3, #0
 8009852:	d1e4      	bne.n	800981e <_Balloc+0x2e>
 8009854:	2000      	movs	r0, #0
 8009856:	bd70      	pop	{r4, r5, r6, pc}
 8009858:	6802      	ldr	r2, [r0, #0]
 800985a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800985e:	2300      	movs	r3, #0
 8009860:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009864:	e7f7      	b.n	8009856 <_Balloc+0x66>
 8009866:	bf00      	nop
 8009868:	0800c08e 	.word	0x0800c08e
 800986c:	0800c10e 	.word	0x0800c10e

08009870 <_Bfree>:
 8009870:	b570      	push	{r4, r5, r6, lr}
 8009872:	69c6      	ldr	r6, [r0, #28]
 8009874:	4605      	mov	r5, r0
 8009876:	460c      	mov	r4, r1
 8009878:	b976      	cbnz	r6, 8009898 <_Bfree+0x28>
 800987a:	2010      	movs	r0, #16
 800987c:	f7ff ff02 	bl	8009684 <malloc>
 8009880:	4602      	mov	r2, r0
 8009882:	61e8      	str	r0, [r5, #28]
 8009884:	b920      	cbnz	r0, 8009890 <_Bfree+0x20>
 8009886:	4b09      	ldr	r3, [pc, #36]	@ (80098ac <_Bfree+0x3c>)
 8009888:	4809      	ldr	r0, [pc, #36]	@ (80098b0 <_Bfree+0x40>)
 800988a:	218f      	movs	r1, #143	@ 0x8f
 800988c:	f001 fd34 	bl	800b2f8 <__assert_func>
 8009890:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009894:	6006      	str	r6, [r0, #0]
 8009896:	60c6      	str	r6, [r0, #12]
 8009898:	b13c      	cbz	r4, 80098aa <_Bfree+0x3a>
 800989a:	69eb      	ldr	r3, [r5, #28]
 800989c:	6862      	ldr	r2, [r4, #4]
 800989e:	68db      	ldr	r3, [r3, #12]
 80098a0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80098a4:	6021      	str	r1, [r4, #0]
 80098a6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80098aa:	bd70      	pop	{r4, r5, r6, pc}
 80098ac:	0800c08e 	.word	0x0800c08e
 80098b0:	0800c10e 	.word	0x0800c10e

080098b4 <__multadd>:
 80098b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098b8:	690d      	ldr	r5, [r1, #16]
 80098ba:	4607      	mov	r7, r0
 80098bc:	460c      	mov	r4, r1
 80098be:	461e      	mov	r6, r3
 80098c0:	f101 0c14 	add.w	ip, r1, #20
 80098c4:	2000      	movs	r0, #0
 80098c6:	f8dc 3000 	ldr.w	r3, [ip]
 80098ca:	b299      	uxth	r1, r3
 80098cc:	fb02 6101 	mla	r1, r2, r1, r6
 80098d0:	0c1e      	lsrs	r6, r3, #16
 80098d2:	0c0b      	lsrs	r3, r1, #16
 80098d4:	fb02 3306 	mla	r3, r2, r6, r3
 80098d8:	b289      	uxth	r1, r1
 80098da:	3001      	adds	r0, #1
 80098dc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80098e0:	4285      	cmp	r5, r0
 80098e2:	f84c 1b04 	str.w	r1, [ip], #4
 80098e6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80098ea:	dcec      	bgt.n	80098c6 <__multadd+0x12>
 80098ec:	b30e      	cbz	r6, 8009932 <__multadd+0x7e>
 80098ee:	68a3      	ldr	r3, [r4, #8]
 80098f0:	42ab      	cmp	r3, r5
 80098f2:	dc19      	bgt.n	8009928 <__multadd+0x74>
 80098f4:	6861      	ldr	r1, [r4, #4]
 80098f6:	4638      	mov	r0, r7
 80098f8:	3101      	adds	r1, #1
 80098fa:	f7ff ff79 	bl	80097f0 <_Balloc>
 80098fe:	4680      	mov	r8, r0
 8009900:	b928      	cbnz	r0, 800990e <__multadd+0x5a>
 8009902:	4602      	mov	r2, r0
 8009904:	4b0c      	ldr	r3, [pc, #48]	@ (8009938 <__multadd+0x84>)
 8009906:	480d      	ldr	r0, [pc, #52]	@ (800993c <__multadd+0x88>)
 8009908:	21ba      	movs	r1, #186	@ 0xba
 800990a:	f001 fcf5 	bl	800b2f8 <__assert_func>
 800990e:	6922      	ldr	r2, [r4, #16]
 8009910:	3202      	adds	r2, #2
 8009912:	f104 010c 	add.w	r1, r4, #12
 8009916:	0092      	lsls	r2, r2, #2
 8009918:	300c      	adds	r0, #12
 800991a:	f001 fcd7 	bl	800b2cc <memcpy>
 800991e:	4621      	mov	r1, r4
 8009920:	4638      	mov	r0, r7
 8009922:	f7ff ffa5 	bl	8009870 <_Bfree>
 8009926:	4644      	mov	r4, r8
 8009928:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800992c:	3501      	adds	r5, #1
 800992e:	615e      	str	r6, [r3, #20]
 8009930:	6125      	str	r5, [r4, #16]
 8009932:	4620      	mov	r0, r4
 8009934:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009938:	0800c0fd 	.word	0x0800c0fd
 800993c:	0800c10e 	.word	0x0800c10e

08009940 <__s2b>:
 8009940:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009944:	460c      	mov	r4, r1
 8009946:	4615      	mov	r5, r2
 8009948:	461f      	mov	r7, r3
 800994a:	2209      	movs	r2, #9
 800994c:	3308      	adds	r3, #8
 800994e:	4606      	mov	r6, r0
 8009950:	fb93 f3f2 	sdiv	r3, r3, r2
 8009954:	2100      	movs	r1, #0
 8009956:	2201      	movs	r2, #1
 8009958:	429a      	cmp	r2, r3
 800995a:	db09      	blt.n	8009970 <__s2b+0x30>
 800995c:	4630      	mov	r0, r6
 800995e:	f7ff ff47 	bl	80097f0 <_Balloc>
 8009962:	b940      	cbnz	r0, 8009976 <__s2b+0x36>
 8009964:	4602      	mov	r2, r0
 8009966:	4b19      	ldr	r3, [pc, #100]	@ (80099cc <__s2b+0x8c>)
 8009968:	4819      	ldr	r0, [pc, #100]	@ (80099d0 <__s2b+0x90>)
 800996a:	21d3      	movs	r1, #211	@ 0xd3
 800996c:	f001 fcc4 	bl	800b2f8 <__assert_func>
 8009970:	0052      	lsls	r2, r2, #1
 8009972:	3101      	adds	r1, #1
 8009974:	e7f0      	b.n	8009958 <__s2b+0x18>
 8009976:	9b08      	ldr	r3, [sp, #32]
 8009978:	6143      	str	r3, [r0, #20]
 800997a:	2d09      	cmp	r5, #9
 800997c:	f04f 0301 	mov.w	r3, #1
 8009980:	6103      	str	r3, [r0, #16]
 8009982:	dd16      	ble.n	80099b2 <__s2b+0x72>
 8009984:	f104 0909 	add.w	r9, r4, #9
 8009988:	46c8      	mov	r8, r9
 800998a:	442c      	add	r4, r5
 800998c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009990:	4601      	mov	r1, r0
 8009992:	3b30      	subs	r3, #48	@ 0x30
 8009994:	220a      	movs	r2, #10
 8009996:	4630      	mov	r0, r6
 8009998:	f7ff ff8c 	bl	80098b4 <__multadd>
 800999c:	45a0      	cmp	r8, r4
 800999e:	d1f5      	bne.n	800998c <__s2b+0x4c>
 80099a0:	f1a5 0408 	sub.w	r4, r5, #8
 80099a4:	444c      	add	r4, r9
 80099a6:	1b2d      	subs	r5, r5, r4
 80099a8:	1963      	adds	r3, r4, r5
 80099aa:	42bb      	cmp	r3, r7
 80099ac:	db04      	blt.n	80099b8 <__s2b+0x78>
 80099ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80099b2:	340a      	adds	r4, #10
 80099b4:	2509      	movs	r5, #9
 80099b6:	e7f6      	b.n	80099a6 <__s2b+0x66>
 80099b8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80099bc:	4601      	mov	r1, r0
 80099be:	3b30      	subs	r3, #48	@ 0x30
 80099c0:	220a      	movs	r2, #10
 80099c2:	4630      	mov	r0, r6
 80099c4:	f7ff ff76 	bl	80098b4 <__multadd>
 80099c8:	e7ee      	b.n	80099a8 <__s2b+0x68>
 80099ca:	bf00      	nop
 80099cc:	0800c0fd 	.word	0x0800c0fd
 80099d0:	0800c10e 	.word	0x0800c10e

080099d4 <__hi0bits>:
 80099d4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80099d8:	4603      	mov	r3, r0
 80099da:	bf36      	itet	cc
 80099dc:	0403      	lslcc	r3, r0, #16
 80099de:	2000      	movcs	r0, #0
 80099e0:	2010      	movcc	r0, #16
 80099e2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80099e6:	bf3c      	itt	cc
 80099e8:	021b      	lslcc	r3, r3, #8
 80099ea:	3008      	addcc	r0, #8
 80099ec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80099f0:	bf3c      	itt	cc
 80099f2:	011b      	lslcc	r3, r3, #4
 80099f4:	3004      	addcc	r0, #4
 80099f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80099fa:	bf3c      	itt	cc
 80099fc:	009b      	lslcc	r3, r3, #2
 80099fe:	3002      	addcc	r0, #2
 8009a00:	2b00      	cmp	r3, #0
 8009a02:	db05      	blt.n	8009a10 <__hi0bits+0x3c>
 8009a04:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009a08:	f100 0001 	add.w	r0, r0, #1
 8009a0c:	bf08      	it	eq
 8009a0e:	2020      	moveq	r0, #32
 8009a10:	4770      	bx	lr

08009a12 <__lo0bits>:
 8009a12:	6803      	ldr	r3, [r0, #0]
 8009a14:	4602      	mov	r2, r0
 8009a16:	f013 0007 	ands.w	r0, r3, #7
 8009a1a:	d00b      	beq.n	8009a34 <__lo0bits+0x22>
 8009a1c:	07d9      	lsls	r1, r3, #31
 8009a1e:	d421      	bmi.n	8009a64 <__lo0bits+0x52>
 8009a20:	0798      	lsls	r0, r3, #30
 8009a22:	bf49      	itett	mi
 8009a24:	085b      	lsrmi	r3, r3, #1
 8009a26:	089b      	lsrpl	r3, r3, #2
 8009a28:	2001      	movmi	r0, #1
 8009a2a:	6013      	strmi	r3, [r2, #0]
 8009a2c:	bf5c      	itt	pl
 8009a2e:	6013      	strpl	r3, [r2, #0]
 8009a30:	2002      	movpl	r0, #2
 8009a32:	4770      	bx	lr
 8009a34:	b299      	uxth	r1, r3
 8009a36:	b909      	cbnz	r1, 8009a3c <__lo0bits+0x2a>
 8009a38:	0c1b      	lsrs	r3, r3, #16
 8009a3a:	2010      	movs	r0, #16
 8009a3c:	b2d9      	uxtb	r1, r3
 8009a3e:	b909      	cbnz	r1, 8009a44 <__lo0bits+0x32>
 8009a40:	3008      	adds	r0, #8
 8009a42:	0a1b      	lsrs	r3, r3, #8
 8009a44:	0719      	lsls	r1, r3, #28
 8009a46:	bf04      	itt	eq
 8009a48:	091b      	lsreq	r3, r3, #4
 8009a4a:	3004      	addeq	r0, #4
 8009a4c:	0799      	lsls	r1, r3, #30
 8009a4e:	bf04      	itt	eq
 8009a50:	089b      	lsreq	r3, r3, #2
 8009a52:	3002      	addeq	r0, #2
 8009a54:	07d9      	lsls	r1, r3, #31
 8009a56:	d403      	bmi.n	8009a60 <__lo0bits+0x4e>
 8009a58:	085b      	lsrs	r3, r3, #1
 8009a5a:	f100 0001 	add.w	r0, r0, #1
 8009a5e:	d003      	beq.n	8009a68 <__lo0bits+0x56>
 8009a60:	6013      	str	r3, [r2, #0]
 8009a62:	4770      	bx	lr
 8009a64:	2000      	movs	r0, #0
 8009a66:	4770      	bx	lr
 8009a68:	2020      	movs	r0, #32
 8009a6a:	4770      	bx	lr

08009a6c <__i2b>:
 8009a6c:	b510      	push	{r4, lr}
 8009a6e:	460c      	mov	r4, r1
 8009a70:	2101      	movs	r1, #1
 8009a72:	f7ff febd 	bl	80097f0 <_Balloc>
 8009a76:	4602      	mov	r2, r0
 8009a78:	b928      	cbnz	r0, 8009a86 <__i2b+0x1a>
 8009a7a:	4b05      	ldr	r3, [pc, #20]	@ (8009a90 <__i2b+0x24>)
 8009a7c:	4805      	ldr	r0, [pc, #20]	@ (8009a94 <__i2b+0x28>)
 8009a7e:	f240 1145 	movw	r1, #325	@ 0x145
 8009a82:	f001 fc39 	bl	800b2f8 <__assert_func>
 8009a86:	2301      	movs	r3, #1
 8009a88:	6144      	str	r4, [r0, #20]
 8009a8a:	6103      	str	r3, [r0, #16]
 8009a8c:	bd10      	pop	{r4, pc}
 8009a8e:	bf00      	nop
 8009a90:	0800c0fd 	.word	0x0800c0fd
 8009a94:	0800c10e 	.word	0x0800c10e

08009a98 <__multiply>:
 8009a98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a9c:	4617      	mov	r7, r2
 8009a9e:	690a      	ldr	r2, [r1, #16]
 8009aa0:	693b      	ldr	r3, [r7, #16]
 8009aa2:	429a      	cmp	r2, r3
 8009aa4:	bfa8      	it	ge
 8009aa6:	463b      	movge	r3, r7
 8009aa8:	4689      	mov	r9, r1
 8009aaa:	bfa4      	itt	ge
 8009aac:	460f      	movge	r7, r1
 8009aae:	4699      	movge	r9, r3
 8009ab0:	693d      	ldr	r5, [r7, #16]
 8009ab2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009ab6:	68bb      	ldr	r3, [r7, #8]
 8009ab8:	6879      	ldr	r1, [r7, #4]
 8009aba:	eb05 060a 	add.w	r6, r5, sl
 8009abe:	42b3      	cmp	r3, r6
 8009ac0:	b085      	sub	sp, #20
 8009ac2:	bfb8      	it	lt
 8009ac4:	3101      	addlt	r1, #1
 8009ac6:	f7ff fe93 	bl	80097f0 <_Balloc>
 8009aca:	b930      	cbnz	r0, 8009ada <__multiply+0x42>
 8009acc:	4602      	mov	r2, r0
 8009ace:	4b41      	ldr	r3, [pc, #260]	@ (8009bd4 <__multiply+0x13c>)
 8009ad0:	4841      	ldr	r0, [pc, #260]	@ (8009bd8 <__multiply+0x140>)
 8009ad2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009ad6:	f001 fc0f 	bl	800b2f8 <__assert_func>
 8009ada:	f100 0414 	add.w	r4, r0, #20
 8009ade:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009ae2:	4623      	mov	r3, r4
 8009ae4:	2200      	movs	r2, #0
 8009ae6:	4573      	cmp	r3, lr
 8009ae8:	d320      	bcc.n	8009b2c <__multiply+0x94>
 8009aea:	f107 0814 	add.w	r8, r7, #20
 8009aee:	f109 0114 	add.w	r1, r9, #20
 8009af2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009af6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009afa:	9302      	str	r3, [sp, #8]
 8009afc:	1beb      	subs	r3, r5, r7
 8009afe:	3b15      	subs	r3, #21
 8009b00:	f023 0303 	bic.w	r3, r3, #3
 8009b04:	3304      	adds	r3, #4
 8009b06:	3715      	adds	r7, #21
 8009b08:	42bd      	cmp	r5, r7
 8009b0a:	bf38      	it	cc
 8009b0c:	2304      	movcc	r3, #4
 8009b0e:	9301      	str	r3, [sp, #4]
 8009b10:	9b02      	ldr	r3, [sp, #8]
 8009b12:	9103      	str	r1, [sp, #12]
 8009b14:	428b      	cmp	r3, r1
 8009b16:	d80c      	bhi.n	8009b32 <__multiply+0x9a>
 8009b18:	2e00      	cmp	r6, #0
 8009b1a:	dd03      	ble.n	8009b24 <__multiply+0x8c>
 8009b1c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009b20:	2b00      	cmp	r3, #0
 8009b22:	d055      	beq.n	8009bd0 <__multiply+0x138>
 8009b24:	6106      	str	r6, [r0, #16]
 8009b26:	b005      	add	sp, #20
 8009b28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b2c:	f843 2b04 	str.w	r2, [r3], #4
 8009b30:	e7d9      	b.n	8009ae6 <__multiply+0x4e>
 8009b32:	f8b1 a000 	ldrh.w	sl, [r1]
 8009b36:	f1ba 0f00 	cmp.w	sl, #0
 8009b3a:	d01f      	beq.n	8009b7c <__multiply+0xe4>
 8009b3c:	46c4      	mov	ip, r8
 8009b3e:	46a1      	mov	r9, r4
 8009b40:	2700      	movs	r7, #0
 8009b42:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009b46:	f8d9 3000 	ldr.w	r3, [r9]
 8009b4a:	fa1f fb82 	uxth.w	fp, r2
 8009b4e:	b29b      	uxth	r3, r3
 8009b50:	fb0a 330b 	mla	r3, sl, fp, r3
 8009b54:	443b      	add	r3, r7
 8009b56:	f8d9 7000 	ldr.w	r7, [r9]
 8009b5a:	0c12      	lsrs	r2, r2, #16
 8009b5c:	0c3f      	lsrs	r7, r7, #16
 8009b5e:	fb0a 7202 	mla	r2, sl, r2, r7
 8009b62:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009b66:	b29b      	uxth	r3, r3
 8009b68:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009b6c:	4565      	cmp	r5, ip
 8009b6e:	f849 3b04 	str.w	r3, [r9], #4
 8009b72:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009b76:	d8e4      	bhi.n	8009b42 <__multiply+0xaa>
 8009b78:	9b01      	ldr	r3, [sp, #4]
 8009b7a:	50e7      	str	r7, [r4, r3]
 8009b7c:	9b03      	ldr	r3, [sp, #12]
 8009b7e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009b82:	3104      	adds	r1, #4
 8009b84:	f1b9 0f00 	cmp.w	r9, #0
 8009b88:	d020      	beq.n	8009bcc <__multiply+0x134>
 8009b8a:	6823      	ldr	r3, [r4, #0]
 8009b8c:	4647      	mov	r7, r8
 8009b8e:	46a4      	mov	ip, r4
 8009b90:	f04f 0a00 	mov.w	sl, #0
 8009b94:	f8b7 b000 	ldrh.w	fp, [r7]
 8009b98:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009b9c:	fb09 220b 	mla	r2, r9, fp, r2
 8009ba0:	4452      	add	r2, sl
 8009ba2:	b29b      	uxth	r3, r3
 8009ba4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009ba8:	f84c 3b04 	str.w	r3, [ip], #4
 8009bac:	f857 3b04 	ldr.w	r3, [r7], #4
 8009bb0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009bb4:	f8bc 3000 	ldrh.w	r3, [ip]
 8009bb8:	fb09 330a 	mla	r3, r9, sl, r3
 8009bbc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009bc0:	42bd      	cmp	r5, r7
 8009bc2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009bc6:	d8e5      	bhi.n	8009b94 <__multiply+0xfc>
 8009bc8:	9a01      	ldr	r2, [sp, #4]
 8009bca:	50a3      	str	r3, [r4, r2]
 8009bcc:	3404      	adds	r4, #4
 8009bce:	e79f      	b.n	8009b10 <__multiply+0x78>
 8009bd0:	3e01      	subs	r6, #1
 8009bd2:	e7a1      	b.n	8009b18 <__multiply+0x80>
 8009bd4:	0800c0fd 	.word	0x0800c0fd
 8009bd8:	0800c10e 	.word	0x0800c10e

08009bdc <__pow5mult>:
 8009bdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009be0:	4615      	mov	r5, r2
 8009be2:	f012 0203 	ands.w	r2, r2, #3
 8009be6:	4607      	mov	r7, r0
 8009be8:	460e      	mov	r6, r1
 8009bea:	d007      	beq.n	8009bfc <__pow5mult+0x20>
 8009bec:	4c25      	ldr	r4, [pc, #148]	@ (8009c84 <__pow5mult+0xa8>)
 8009bee:	3a01      	subs	r2, #1
 8009bf0:	2300      	movs	r3, #0
 8009bf2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009bf6:	f7ff fe5d 	bl	80098b4 <__multadd>
 8009bfa:	4606      	mov	r6, r0
 8009bfc:	10ad      	asrs	r5, r5, #2
 8009bfe:	d03d      	beq.n	8009c7c <__pow5mult+0xa0>
 8009c00:	69fc      	ldr	r4, [r7, #28]
 8009c02:	b97c      	cbnz	r4, 8009c24 <__pow5mult+0x48>
 8009c04:	2010      	movs	r0, #16
 8009c06:	f7ff fd3d 	bl	8009684 <malloc>
 8009c0a:	4602      	mov	r2, r0
 8009c0c:	61f8      	str	r0, [r7, #28]
 8009c0e:	b928      	cbnz	r0, 8009c1c <__pow5mult+0x40>
 8009c10:	4b1d      	ldr	r3, [pc, #116]	@ (8009c88 <__pow5mult+0xac>)
 8009c12:	481e      	ldr	r0, [pc, #120]	@ (8009c8c <__pow5mult+0xb0>)
 8009c14:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009c18:	f001 fb6e 	bl	800b2f8 <__assert_func>
 8009c1c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009c20:	6004      	str	r4, [r0, #0]
 8009c22:	60c4      	str	r4, [r0, #12]
 8009c24:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009c28:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009c2c:	b94c      	cbnz	r4, 8009c42 <__pow5mult+0x66>
 8009c2e:	f240 2171 	movw	r1, #625	@ 0x271
 8009c32:	4638      	mov	r0, r7
 8009c34:	f7ff ff1a 	bl	8009a6c <__i2b>
 8009c38:	2300      	movs	r3, #0
 8009c3a:	f8c8 0008 	str.w	r0, [r8, #8]
 8009c3e:	4604      	mov	r4, r0
 8009c40:	6003      	str	r3, [r0, #0]
 8009c42:	f04f 0900 	mov.w	r9, #0
 8009c46:	07eb      	lsls	r3, r5, #31
 8009c48:	d50a      	bpl.n	8009c60 <__pow5mult+0x84>
 8009c4a:	4631      	mov	r1, r6
 8009c4c:	4622      	mov	r2, r4
 8009c4e:	4638      	mov	r0, r7
 8009c50:	f7ff ff22 	bl	8009a98 <__multiply>
 8009c54:	4631      	mov	r1, r6
 8009c56:	4680      	mov	r8, r0
 8009c58:	4638      	mov	r0, r7
 8009c5a:	f7ff fe09 	bl	8009870 <_Bfree>
 8009c5e:	4646      	mov	r6, r8
 8009c60:	106d      	asrs	r5, r5, #1
 8009c62:	d00b      	beq.n	8009c7c <__pow5mult+0xa0>
 8009c64:	6820      	ldr	r0, [r4, #0]
 8009c66:	b938      	cbnz	r0, 8009c78 <__pow5mult+0x9c>
 8009c68:	4622      	mov	r2, r4
 8009c6a:	4621      	mov	r1, r4
 8009c6c:	4638      	mov	r0, r7
 8009c6e:	f7ff ff13 	bl	8009a98 <__multiply>
 8009c72:	6020      	str	r0, [r4, #0]
 8009c74:	f8c0 9000 	str.w	r9, [r0]
 8009c78:	4604      	mov	r4, r0
 8009c7a:	e7e4      	b.n	8009c46 <__pow5mult+0x6a>
 8009c7c:	4630      	mov	r0, r6
 8009c7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c82:	bf00      	nop
 8009c84:	0800c220 	.word	0x0800c220
 8009c88:	0800c08e 	.word	0x0800c08e
 8009c8c:	0800c10e 	.word	0x0800c10e

08009c90 <__lshift>:
 8009c90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c94:	460c      	mov	r4, r1
 8009c96:	6849      	ldr	r1, [r1, #4]
 8009c98:	6923      	ldr	r3, [r4, #16]
 8009c9a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009c9e:	68a3      	ldr	r3, [r4, #8]
 8009ca0:	4607      	mov	r7, r0
 8009ca2:	4691      	mov	r9, r2
 8009ca4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009ca8:	f108 0601 	add.w	r6, r8, #1
 8009cac:	42b3      	cmp	r3, r6
 8009cae:	db0b      	blt.n	8009cc8 <__lshift+0x38>
 8009cb0:	4638      	mov	r0, r7
 8009cb2:	f7ff fd9d 	bl	80097f0 <_Balloc>
 8009cb6:	4605      	mov	r5, r0
 8009cb8:	b948      	cbnz	r0, 8009cce <__lshift+0x3e>
 8009cba:	4602      	mov	r2, r0
 8009cbc:	4b28      	ldr	r3, [pc, #160]	@ (8009d60 <__lshift+0xd0>)
 8009cbe:	4829      	ldr	r0, [pc, #164]	@ (8009d64 <__lshift+0xd4>)
 8009cc0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009cc4:	f001 fb18 	bl	800b2f8 <__assert_func>
 8009cc8:	3101      	adds	r1, #1
 8009cca:	005b      	lsls	r3, r3, #1
 8009ccc:	e7ee      	b.n	8009cac <__lshift+0x1c>
 8009cce:	2300      	movs	r3, #0
 8009cd0:	f100 0114 	add.w	r1, r0, #20
 8009cd4:	f100 0210 	add.w	r2, r0, #16
 8009cd8:	4618      	mov	r0, r3
 8009cda:	4553      	cmp	r3, sl
 8009cdc:	db33      	blt.n	8009d46 <__lshift+0xb6>
 8009cde:	6920      	ldr	r0, [r4, #16]
 8009ce0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009ce4:	f104 0314 	add.w	r3, r4, #20
 8009ce8:	f019 091f 	ands.w	r9, r9, #31
 8009cec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009cf0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009cf4:	d02b      	beq.n	8009d4e <__lshift+0xbe>
 8009cf6:	f1c9 0e20 	rsb	lr, r9, #32
 8009cfa:	468a      	mov	sl, r1
 8009cfc:	2200      	movs	r2, #0
 8009cfe:	6818      	ldr	r0, [r3, #0]
 8009d00:	fa00 f009 	lsl.w	r0, r0, r9
 8009d04:	4310      	orrs	r0, r2
 8009d06:	f84a 0b04 	str.w	r0, [sl], #4
 8009d0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d0e:	459c      	cmp	ip, r3
 8009d10:	fa22 f20e 	lsr.w	r2, r2, lr
 8009d14:	d8f3      	bhi.n	8009cfe <__lshift+0x6e>
 8009d16:	ebac 0304 	sub.w	r3, ip, r4
 8009d1a:	3b15      	subs	r3, #21
 8009d1c:	f023 0303 	bic.w	r3, r3, #3
 8009d20:	3304      	adds	r3, #4
 8009d22:	f104 0015 	add.w	r0, r4, #21
 8009d26:	4560      	cmp	r0, ip
 8009d28:	bf88      	it	hi
 8009d2a:	2304      	movhi	r3, #4
 8009d2c:	50ca      	str	r2, [r1, r3]
 8009d2e:	b10a      	cbz	r2, 8009d34 <__lshift+0xa4>
 8009d30:	f108 0602 	add.w	r6, r8, #2
 8009d34:	3e01      	subs	r6, #1
 8009d36:	4638      	mov	r0, r7
 8009d38:	612e      	str	r6, [r5, #16]
 8009d3a:	4621      	mov	r1, r4
 8009d3c:	f7ff fd98 	bl	8009870 <_Bfree>
 8009d40:	4628      	mov	r0, r5
 8009d42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d46:	f842 0f04 	str.w	r0, [r2, #4]!
 8009d4a:	3301      	adds	r3, #1
 8009d4c:	e7c5      	b.n	8009cda <__lshift+0x4a>
 8009d4e:	3904      	subs	r1, #4
 8009d50:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d54:	f841 2f04 	str.w	r2, [r1, #4]!
 8009d58:	459c      	cmp	ip, r3
 8009d5a:	d8f9      	bhi.n	8009d50 <__lshift+0xc0>
 8009d5c:	e7ea      	b.n	8009d34 <__lshift+0xa4>
 8009d5e:	bf00      	nop
 8009d60:	0800c0fd 	.word	0x0800c0fd
 8009d64:	0800c10e 	.word	0x0800c10e

08009d68 <__mcmp>:
 8009d68:	690a      	ldr	r2, [r1, #16]
 8009d6a:	4603      	mov	r3, r0
 8009d6c:	6900      	ldr	r0, [r0, #16]
 8009d6e:	1a80      	subs	r0, r0, r2
 8009d70:	b530      	push	{r4, r5, lr}
 8009d72:	d10e      	bne.n	8009d92 <__mcmp+0x2a>
 8009d74:	3314      	adds	r3, #20
 8009d76:	3114      	adds	r1, #20
 8009d78:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009d7c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009d80:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009d84:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009d88:	4295      	cmp	r5, r2
 8009d8a:	d003      	beq.n	8009d94 <__mcmp+0x2c>
 8009d8c:	d205      	bcs.n	8009d9a <__mcmp+0x32>
 8009d8e:	f04f 30ff 	mov.w	r0, #4294967295
 8009d92:	bd30      	pop	{r4, r5, pc}
 8009d94:	42a3      	cmp	r3, r4
 8009d96:	d3f3      	bcc.n	8009d80 <__mcmp+0x18>
 8009d98:	e7fb      	b.n	8009d92 <__mcmp+0x2a>
 8009d9a:	2001      	movs	r0, #1
 8009d9c:	e7f9      	b.n	8009d92 <__mcmp+0x2a>
	...

08009da0 <__mdiff>:
 8009da0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009da4:	4689      	mov	r9, r1
 8009da6:	4606      	mov	r6, r0
 8009da8:	4611      	mov	r1, r2
 8009daa:	4648      	mov	r0, r9
 8009dac:	4614      	mov	r4, r2
 8009dae:	f7ff ffdb 	bl	8009d68 <__mcmp>
 8009db2:	1e05      	subs	r5, r0, #0
 8009db4:	d112      	bne.n	8009ddc <__mdiff+0x3c>
 8009db6:	4629      	mov	r1, r5
 8009db8:	4630      	mov	r0, r6
 8009dba:	f7ff fd19 	bl	80097f0 <_Balloc>
 8009dbe:	4602      	mov	r2, r0
 8009dc0:	b928      	cbnz	r0, 8009dce <__mdiff+0x2e>
 8009dc2:	4b3f      	ldr	r3, [pc, #252]	@ (8009ec0 <__mdiff+0x120>)
 8009dc4:	f240 2137 	movw	r1, #567	@ 0x237
 8009dc8:	483e      	ldr	r0, [pc, #248]	@ (8009ec4 <__mdiff+0x124>)
 8009dca:	f001 fa95 	bl	800b2f8 <__assert_func>
 8009dce:	2301      	movs	r3, #1
 8009dd0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009dd4:	4610      	mov	r0, r2
 8009dd6:	b003      	add	sp, #12
 8009dd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ddc:	bfbc      	itt	lt
 8009dde:	464b      	movlt	r3, r9
 8009de0:	46a1      	movlt	r9, r4
 8009de2:	4630      	mov	r0, r6
 8009de4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009de8:	bfba      	itte	lt
 8009dea:	461c      	movlt	r4, r3
 8009dec:	2501      	movlt	r5, #1
 8009dee:	2500      	movge	r5, #0
 8009df0:	f7ff fcfe 	bl	80097f0 <_Balloc>
 8009df4:	4602      	mov	r2, r0
 8009df6:	b918      	cbnz	r0, 8009e00 <__mdiff+0x60>
 8009df8:	4b31      	ldr	r3, [pc, #196]	@ (8009ec0 <__mdiff+0x120>)
 8009dfa:	f240 2145 	movw	r1, #581	@ 0x245
 8009dfe:	e7e3      	b.n	8009dc8 <__mdiff+0x28>
 8009e00:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009e04:	6926      	ldr	r6, [r4, #16]
 8009e06:	60c5      	str	r5, [r0, #12]
 8009e08:	f109 0310 	add.w	r3, r9, #16
 8009e0c:	f109 0514 	add.w	r5, r9, #20
 8009e10:	f104 0e14 	add.w	lr, r4, #20
 8009e14:	f100 0b14 	add.w	fp, r0, #20
 8009e18:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009e1c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009e20:	9301      	str	r3, [sp, #4]
 8009e22:	46d9      	mov	r9, fp
 8009e24:	f04f 0c00 	mov.w	ip, #0
 8009e28:	9b01      	ldr	r3, [sp, #4]
 8009e2a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009e2e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009e32:	9301      	str	r3, [sp, #4]
 8009e34:	fa1f f38a 	uxth.w	r3, sl
 8009e38:	4619      	mov	r1, r3
 8009e3a:	b283      	uxth	r3, r0
 8009e3c:	1acb      	subs	r3, r1, r3
 8009e3e:	0c00      	lsrs	r0, r0, #16
 8009e40:	4463      	add	r3, ip
 8009e42:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009e46:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8009e4a:	b29b      	uxth	r3, r3
 8009e4c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009e50:	4576      	cmp	r6, lr
 8009e52:	f849 3b04 	str.w	r3, [r9], #4
 8009e56:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009e5a:	d8e5      	bhi.n	8009e28 <__mdiff+0x88>
 8009e5c:	1b33      	subs	r3, r6, r4
 8009e5e:	3b15      	subs	r3, #21
 8009e60:	f023 0303 	bic.w	r3, r3, #3
 8009e64:	3415      	adds	r4, #21
 8009e66:	3304      	adds	r3, #4
 8009e68:	42a6      	cmp	r6, r4
 8009e6a:	bf38      	it	cc
 8009e6c:	2304      	movcc	r3, #4
 8009e6e:	441d      	add	r5, r3
 8009e70:	445b      	add	r3, fp
 8009e72:	461e      	mov	r6, r3
 8009e74:	462c      	mov	r4, r5
 8009e76:	4544      	cmp	r4, r8
 8009e78:	d30e      	bcc.n	8009e98 <__mdiff+0xf8>
 8009e7a:	f108 0103 	add.w	r1, r8, #3
 8009e7e:	1b49      	subs	r1, r1, r5
 8009e80:	f021 0103 	bic.w	r1, r1, #3
 8009e84:	3d03      	subs	r5, #3
 8009e86:	45a8      	cmp	r8, r5
 8009e88:	bf38      	it	cc
 8009e8a:	2100      	movcc	r1, #0
 8009e8c:	440b      	add	r3, r1
 8009e8e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009e92:	b191      	cbz	r1, 8009eba <__mdiff+0x11a>
 8009e94:	6117      	str	r7, [r2, #16]
 8009e96:	e79d      	b.n	8009dd4 <__mdiff+0x34>
 8009e98:	f854 1b04 	ldr.w	r1, [r4], #4
 8009e9c:	46e6      	mov	lr, ip
 8009e9e:	0c08      	lsrs	r0, r1, #16
 8009ea0:	fa1c fc81 	uxtah	ip, ip, r1
 8009ea4:	4471      	add	r1, lr
 8009ea6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8009eaa:	b289      	uxth	r1, r1
 8009eac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8009eb0:	f846 1b04 	str.w	r1, [r6], #4
 8009eb4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009eb8:	e7dd      	b.n	8009e76 <__mdiff+0xd6>
 8009eba:	3f01      	subs	r7, #1
 8009ebc:	e7e7      	b.n	8009e8e <__mdiff+0xee>
 8009ebe:	bf00      	nop
 8009ec0:	0800c0fd 	.word	0x0800c0fd
 8009ec4:	0800c10e 	.word	0x0800c10e

08009ec8 <__ulp>:
 8009ec8:	b082      	sub	sp, #8
 8009eca:	ed8d 0b00 	vstr	d0, [sp]
 8009ece:	9a01      	ldr	r2, [sp, #4]
 8009ed0:	4b0f      	ldr	r3, [pc, #60]	@ (8009f10 <__ulp+0x48>)
 8009ed2:	4013      	ands	r3, r2
 8009ed4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	dc08      	bgt.n	8009eee <__ulp+0x26>
 8009edc:	425b      	negs	r3, r3
 8009ede:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8009ee2:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009ee6:	da04      	bge.n	8009ef2 <__ulp+0x2a>
 8009ee8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8009eec:	4113      	asrs	r3, r2
 8009eee:	2200      	movs	r2, #0
 8009ef0:	e008      	b.n	8009f04 <__ulp+0x3c>
 8009ef2:	f1a2 0314 	sub.w	r3, r2, #20
 8009ef6:	2b1e      	cmp	r3, #30
 8009ef8:	bfda      	itte	le
 8009efa:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8009efe:	40da      	lsrle	r2, r3
 8009f00:	2201      	movgt	r2, #1
 8009f02:	2300      	movs	r3, #0
 8009f04:	4619      	mov	r1, r3
 8009f06:	4610      	mov	r0, r2
 8009f08:	ec41 0b10 	vmov	d0, r0, r1
 8009f0c:	b002      	add	sp, #8
 8009f0e:	4770      	bx	lr
 8009f10:	7ff00000 	.word	0x7ff00000

08009f14 <__b2d>:
 8009f14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f18:	6906      	ldr	r6, [r0, #16]
 8009f1a:	f100 0814 	add.w	r8, r0, #20
 8009f1e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8009f22:	1f37      	subs	r7, r6, #4
 8009f24:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009f28:	4610      	mov	r0, r2
 8009f2a:	f7ff fd53 	bl	80099d4 <__hi0bits>
 8009f2e:	f1c0 0320 	rsb	r3, r0, #32
 8009f32:	280a      	cmp	r0, #10
 8009f34:	600b      	str	r3, [r1, #0]
 8009f36:	491b      	ldr	r1, [pc, #108]	@ (8009fa4 <__b2d+0x90>)
 8009f38:	dc15      	bgt.n	8009f66 <__b2d+0x52>
 8009f3a:	f1c0 0c0b 	rsb	ip, r0, #11
 8009f3e:	fa22 f30c 	lsr.w	r3, r2, ip
 8009f42:	45b8      	cmp	r8, r7
 8009f44:	ea43 0501 	orr.w	r5, r3, r1
 8009f48:	bf34      	ite	cc
 8009f4a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009f4e:	2300      	movcs	r3, #0
 8009f50:	3015      	adds	r0, #21
 8009f52:	fa02 f000 	lsl.w	r0, r2, r0
 8009f56:	fa23 f30c 	lsr.w	r3, r3, ip
 8009f5a:	4303      	orrs	r3, r0
 8009f5c:	461c      	mov	r4, r3
 8009f5e:	ec45 4b10 	vmov	d0, r4, r5
 8009f62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f66:	45b8      	cmp	r8, r7
 8009f68:	bf3a      	itte	cc
 8009f6a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8009f6e:	f1a6 0708 	subcc.w	r7, r6, #8
 8009f72:	2300      	movcs	r3, #0
 8009f74:	380b      	subs	r0, #11
 8009f76:	d012      	beq.n	8009f9e <__b2d+0x8a>
 8009f78:	f1c0 0120 	rsb	r1, r0, #32
 8009f7c:	fa23 f401 	lsr.w	r4, r3, r1
 8009f80:	4082      	lsls	r2, r0
 8009f82:	4322      	orrs	r2, r4
 8009f84:	4547      	cmp	r7, r8
 8009f86:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8009f8a:	bf8c      	ite	hi
 8009f8c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8009f90:	2200      	movls	r2, #0
 8009f92:	4083      	lsls	r3, r0
 8009f94:	40ca      	lsrs	r2, r1
 8009f96:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8009f9a:	4313      	orrs	r3, r2
 8009f9c:	e7de      	b.n	8009f5c <__b2d+0x48>
 8009f9e:	ea42 0501 	orr.w	r5, r2, r1
 8009fa2:	e7db      	b.n	8009f5c <__b2d+0x48>
 8009fa4:	3ff00000 	.word	0x3ff00000

08009fa8 <__d2b>:
 8009fa8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009fac:	460f      	mov	r7, r1
 8009fae:	2101      	movs	r1, #1
 8009fb0:	ec59 8b10 	vmov	r8, r9, d0
 8009fb4:	4616      	mov	r6, r2
 8009fb6:	f7ff fc1b 	bl	80097f0 <_Balloc>
 8009fba:	4604      	mov	r4, r0
 8009fbc:	b930      	cbnz	r0, 8009fcc <__d2b+0x24>
 8009fbe:	4602      	mov	r2, r0
 8009fc0:	4b23      	ldr	r3, [pc, #140]	@ (800a050 <__d2b+0xa8>)
 8009fc2:	4824      	ldr	r0, [pc, #144]	@ (800a054 <__d2b+0xac>)
 8009fc4:	f240 310f 	movw	r1, #783	@ 0x30f
 8009fc8:	f001 f996 	bl	800b2f8 <__assert_func>
 8009fcc:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009fd0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009fd4:	b10d      	cbz	r5, 8009fda <__d2b+0x32>
 8009fd6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009fda:	9301      	str	r3, [sp, #4]
 8009fdc:	f1b8 0300 	subs.w	r3, r8, #0
 8009fe0:	d023      	beq.n	800a02a <__d2b+0x82>
 8009fe2:	4668      	mov	r0, sp
 8009fe4:	9300      	str	r3, [sp, #0]
 8009fe6:	f7ff fd14 	bl	8009a12 <__lo0bits>
 8009fea:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009fee:	b1d0      	cbz	r0, 800a026 <__d2b+0x7e>
 8009ff0:	f1c0 0320 	rsb	r3, r0, #32
 8009ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8009ff8:	430b      	orrs	r3, r1
 8009ffa:	40c2      	lsrs	r2, r0
 8009ffc:	6163      	str	r3, [r4, #20]
 8009ffe:	9201      	str	r2, [sp, #4]
 800a000:	9b01      	ldr	r3, [sp, #4]
 800a002:	61a3      	str	r3, [r4, #24]
 800a004:	2b00      	cmp	r3, #0
 800a006:	bf0c      	ite	eq
 800a008:	2201      	moveq	r2, #1
 800a00a:	2202      	movne	r2, #2
 800a00c:	6122      	str	r2, [r4, #16]
 800a00e:	b1a5      	cbz	r5, 800a03a <__d2b+0x92>
 800a010:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a014:	4405      	add	r5, r0
 800a016:	603d      	str	r5, [r7, #0]
 800a018:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a01c:	6030      	str	r0, [r6, #0]
 800a01e:	4620      	mov	r0, r4
 800a020:	b003      	add	sp, #12
 800a022:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a026:	6161      	str	r1, [r4, #20]
 800a028:	e7ea      	b.n	800a000 <__d2b+0x58>
 800a02a:	a801      	add	r0, sp, #4
 800a02c:	f7ff fcf1 	bl	8009a12 <__lo0bits>
 800a030:	9b01      	ldr	r3, [sp, #4]
 800a032:	6163      	str	r3, [r4, #20]
 800a034:	3020      	adds	r0, #32
 800a036:	2201      	movs	r2, #1
 800a038:	e7e8      	b.n	800a00c <__d2b+0x64>
 800a03a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a03e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a042:	6038      	str	r0, [r7, #0]
 800a044:	6918      	ldr	r0, [r3, #16]
 800a046:	f7ff fcc5 	bl	80099d4 <__hi0bits>
 800a04a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a04e:	e7e5      	b.n	800a01c <__d2b+0x74>
 800a050:	0800c0fd 	.word	0x0800c0fd
 800a054:	0800c10e 	.word	0x0800c10e

0800a058 <__ratio>:
 800a058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a05c:	b085      	sub	sp, #20
 800a05e:	e9cd 1000 	strd	r1, r0, [sp]
 800a062:	a902      	add	r1, sp, #8
 800a064:	f7ff ff56 	bl	8009f14 <__b2d>
 800a068:	9800      	ldr	r0, [sp, #0]
 800a06a:	a903      	add	r1, sp, #12
 800a06c:	ec55 4b10 	vmov	r4, r5, d0
 800a070:	f7ff ff50 	bl	8009f14 <__b2d>
 800a074:	9b01      	ldr	r3, [sp, #4]
 800a076:	6919      	ldr	r1, [r3, #16]
 800a078:	9b00      	ldr	r3, [sp, #0]
 800a07a:	691b      	ldr	r3, [r3, #16]
 800a07c:	1ac9      	subs	r1, r1, r3
 800a07e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800a082:	1a9b      	subs	r3, r3, r2
 800a084:	ec5b ab10 	vmov	sl, fp, d0
 800a088:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	bfce      	itee	gt
 800a090:	462a      	movgt	r2, r5
 800a092:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a096:	465a      	movle	r2, fp
 800a098:	462f      	mov	r7, r5
 800a09a:	46d9      	mov	r9, fp
 800a09c:	bfcc      	ite	gt
 800a09e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a0a2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800a0a6:	464b      	mov	r3, r9
 800a0a8:	4652      	mov	r2, sl
 800a0aa:	4620      	mov	r0, r4
 800a0ac:	4639      	mov	r1, r7
 800a0ae:	f7f6 fbcd 	bl	800084c <__aeabi_ddiv>
 800a0b2:	ec41 0b10 	vmov	d0, r0, r1
 800a0b6:	b005      	add	sp, #20
 800a0b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a0bc <__copybits>:
 800a0bc:	3901      	subs	r1, #1
 800a0be:	b570      	push	{r4, r5, r6, lr}
 800a0c0:	1149      	asrs	r1, r1, #5
 800a0c2:	6914      	ldr	r4, [r2, #16]
 800a0c4:	3101      	adds	r1, #1
 800a0c6:	f102 0314 	add.w	r3, r2, #20
 800a0ca:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a0ce:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a0d2:	1f05      	subs	r5, r0, #4
 800a0d4:	42a3      	cmp	r3, r4
 800a0d6:	d30c      	bcc.n	800a0f2 <__copybits+0x36>
 800a0d8:	1aa3      	subs	r3, r4, r2
 800a0da:	3b11      	subs	r3, #17
 800a0dc:	f023 0303 	bic.w	r3, r3, #3
 800a0e0:	3211      	adds	r2, #17
 800a0e2:	42a2      	cmp	r2, r4
 800a0e4:	bf88      	it	hi
 800a0e6:	2300      	movhi	r3, #0
 800a0e8:	4418      	add	r0, r3
 800a0ea:	2300      	movs	r3, #0
 800a0ec:	4288      	cmp	r0, r1
 800a0ee:	d305      	bcc.n	800a0fc <__copybits+0x40>
 800a0f0:	bd70      	pop	{r4, r5, r6, pc}
 800a0f2:	f853 6b04 	ldr.w	r6, [r3], #4
 800a0f6:	f845 6f04 	str.w	r6, [r5, #4]!
 800a0fa:	e7eb      	b.n	800a0d4 <__copybits+0x18>
 800a0fc:	f840 3b04 	str.w	r3, [r0], #4
 800a100:	e7f4      	b.n	800a0ec <__copybits+0x30>

0800a102 <__any_on>:
 800a102:	f100 0214 	add.w	r2, r0, #20
 800a106:	6900      	ldr	r0, [r0, #16]
 800a108:	114b      	asrs	r3, r1, #5
 800a10a:	4298      	cmp	r0, r3
 800a10c:	b510      	push	{r4, lr}
 800a10e:	db11      	blt.n	800a134 <__any_on+0x32>
 800a110:	dd0a      	ble.n	800a128 <__any_on+0x26>
 800a112:	f011 011f 	ands.w	r1, r1, #31
 800a116:	d007      	beq.n	800a128 <__any_on+0x26>
 800a118:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a11c:	fa24 f001 	lsr.w	r0, r4, r1
 800a120:	fa00 f101 	lsl.w	r1, r0, r1
 800a124:	428c      	cmp	r4, r1
 800a126:	d10b      	bne.n	800a140 <__any_on+0x3e>
 800a128:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a12c:	4293      	cmp	r3, r2
 800a12e:	d803      	bhi.n	800a138 <__any_on+0x36>
 800a130:	2000      	movs	r0, #0
 800a132:	bd10      	pop	{r4, pc}
 800a134:	4603      	mov	r3, r0
 800a136:	e7f7      	b.n	800a128 <__any_on+0x26>
 800a138:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a13c:	2900      	cmp	r1, #0
 800a13e:	d0f5      	beq.n	800a12c <__any_on+0x2a>
 800a140:	2001      	movs	r0, #1
 800a142:	e7f6      	b.n	800a132 <__any_on+0x30>

0800a144 <sulp>:
 800a144:	b570      	push	{r4, r5, r6, lr}
 800a146:	4604      	mov	r4, r0
 800a148:	460d      	mov	r5, r1
 800a14a:	ec45 4b10 	vmov	d0, r4, r5
 800a14e:	4616      	mov	r6, r2
 800a150:	f7ff feba 	bl	8009ec8 <__ulp>
 800a154:	ec51 0b10 	vmov	r0, r1, d0
 800a158:	b17e      	cbz	r6, 800a17a <sulp+0x36>
 800a15a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800a15e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a162:	2b00      	cmp	r3, #0
 800a164:	dd09      	ble.n	800a17a <sulp+0x36>
 800a166:	051b      	lsls	r3, r3, #20
 800a168:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800a16c:	2400      	movs	r4, #0
 800a16e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800a172:	4622      	mov	r2, r4
 800a174:	462b      	mov	r3, r5
 800a176:	f7f6 fa3f 	bl	80005f8 <__aeabi_dmul>
 800a17a:	ec41 0b10 	vmov	d0, r0, r1
 800a17e:	bd70      	pop	{r4, r5, r6, pc}

0800a180 <_strtod_l>:
 800a180:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a184:	b09f      	sub	sp, #124	@ 0x7c
 800a186:	460c      	mov	r4, r1
 800a188:	9217      	str	r2, [sp, #92]	@ 0x5c
 800a18a:	2200      	movs	r2, #0
 800a18c:	921a      	str	r2, [sp, #104]	@ 0x68
 800a18e:	9005      	str	r0, [sp, #20]
 800a190:	f04f 0a00 	mov.w	sl, #0
 800a194:	f04f 0b00 	mov.w	fp, #0
 800a198:	460a      	mov	r2, r1
 800a19a:	9219      	str	r2, [sp, #100]	@ 0x64
 800a19c:	7811      	ldrb	r1, [r2, #0]
 800a19e:	292b      	cmp	r1, #43	@ 0x2b
 800a1a0:	d04a      	beq.n	800a238 <_strtod_l+0xb8>
 800a1a2:	d838      	bhi.n	800a216 <_strtod_l+0x96>
 800a1a4:	290d      	cmp	r1, #13
 800a1a6:	d832      	bhi.n	800a20e <_strtod_l+0x8e>
 800a1a8:	2908      	cmp	r1, #8
 800a1aa:	d832      	bhi.n	800a212 <_strtod_l+0x92>
 800a1ac:	2900      	cmp	r1, #0
 800a1ae:	d03b      	beq.n	800a228 <_strtod_l+0xa8>
 800a1b0:	2200      	movs	r2, #0
 800a1b2:	920e      	str	r2, [sp, #56]	@ 0x38
 800a1b4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800a1b6:	782a      	ldrb	r2, [r5, #0]
 800a1b8:	2a30      	cmp	r2, #48	@ 0x30
 800a1ba:	f040 80b2 	bne.w	800a322 <_strtod_l+0x1a2>
 800a1be:	786a      	ldrb	r2, [r5, #1]
 800a1c0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a1c4:	2a58      	cmp	r2, #88	@ 0x58
 800a1c6:	d16e      	bne.n	800a2a6 <_strtod_l+0x126>
 800a1c8:	9302      	str	r3, [sp, #8]
 800a1ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a1cc:	9301      	str	r3, [sp, #4]
 800a1ce:	ab1a      	add	r3, sp, #104	@ 0x68
 800a1d0:	9300      	str	r3, [sp, #0]
 800a1d2:	4a8f      	ldr	r2, [pc, #572]	@ (800a410 <_strtod_l+0x290>)
 800a1d4:	9805      	ldr	r0, [sp, #20]
 800a1d6:	ab1b      	add	r3, sp, #108	@ 0x6c
 800a1d8:	a919      	add	r1, sp, #100	@ 0x64
 800a1da:	f001 f927 	bl	800b42c <__gethex>
 800a1de:	f010 060f 	ands.w	r6, r0, #15
 800a1e2:	4604      	mov	r4, r0
 800a1e4:	d005      	beq.n	800a1f2 <_strtod_l+0x72>
 800a1e6:	2e06      	cmp	r6, #6
 800a1e8:	d128      	bne.n	800a23c <_strtod_l+0xbc>
 800a1ea:	3501      	adds	r5, #1
 800a1ec:	2300      	movs	r3, #0
 800a1ee:	9519      	str	r5, [sp, #100]	@ 0x64
 800a1f0:	930e      	str	r3, [sp, #56]	@ 0x38
 800a1f2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a1f4:	2b00      	cmp	r3, #0
 800a1f6:	f040 858e 	bne.w	800ad16 <_strtod_l+0xb96>
 800a1fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a1fc:	b1cb      	cbz	r3, 800a232 <_strtod_l+0xb2>
 800a1fe:	4652      	mov	r2, sl
 800a200:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800a204:	ec43 2b10 	vmov	d0, r2, r3
 800a208:	b01f      	add	sp, #124	@ 0x7c
 800a20a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a20e:	2920      	cmp	r1, #32
 800a210:	d1ce      	bne.n	800a1b0 <_strtod_l+0x30>
 800a212:	3201      	adds	r2, #1
 800a214:	e7c1      	b.n	800a19a <_strtod_l+0x1a>
 800a216:	292d      	cmp	r1, #45	@ 0x2d
 800a218:	d1ca      	bne.n	800a1b0 <_strtod_l+0x30>
 800a21a:	2101      	movs	r1, #1
 800a21c:	910e      	str	r1, [sp, #56]	@ 0x38
 800a21e:	1c51      	adds	r1, r2, #1
 800a220:	9119      	str	r1, [sp, #100]	@ 0x64
 800a222:	7852      	ldrb	r2, [r2, #1]
 800a224:	2a00      	cmp	r2, #0
 800a226:	d1c5      	bne.n	800a1b4 <_strtod_l+0x34>
 800a228:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800a22a:	9419      	str	r4, [sp, #100]	@ 0x64
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	f040 8570 	bne.w	800ad12 <_strtod_l+0xb92>
 800a232:	4652      	mov	r2, sl
 800a234:	465b      	mov	r3, fp
 800a236:	e7e5      	b.n	800a204 <_strtod_l+0x84>
 800a238:	2100      	movs	r1, #0
 800a23a:	e7ef      	b.n	800a21c <_strtod_l+0x9c>
 800a23c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a23e:	b13a      	cbz	r2, 800a250 <_strtod_l+0xd0>
 800a240:	2135      	movs	r1, #53	@ 0x35
 800a242:	a81c      	add	r0, sp, #112	@ 0x70
 800a244:	f7ff ff3a 	bl	800a0bc <__copybits>
 800a248:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a24a:	9805      	ldr	r0, [sp, #20]
 800a24c:	f7ff fb10 	bl	8009870 <_Bfree>
 800a250:	3e01      	subs	r6, #1
 800a252:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800a254:	2e04      	cmp	r6, #4
 800a256:	d806      	bhi.n	800a266 <_strtod_l+0xe6>
 800a258:	e8df f006 	tbb	[pc, r6]
 800a25c:	201d0314 	.word	0x201d0314
 800a260:	14          	.byte	0x14
 800a261:	00          	.byte	0x00
 800a262:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800a266:	05e1      	lsls	r1, r4, #23
 800a268:	bf48      	it	mi
 800a26a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800a26e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a272:	0d1b      	lsrs	r3, r3, #20
 800a274:	051b      	lsls	r3, r3, #20
 800a276:	2b00      	cmp	r3, #0
 800a278:	d1bb      	bne.n	800a1f2 <_strtod_l+0x72>
 800a27a:	f7fe fb2b 	bl	80088d4 <__errno>
 800a27e:	2322      	movs	r3, #34	@ 0x22
 800a280:	6003      	str	r3, [r0, #0]
 800a282:	e7b6      	b.n	800a1f2 <_strtod_l+0x72>
 800a284:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800a288:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800a28c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800a290:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800a294:	e7e7      	b.n	800a266 <_strtod_l+0xe6>
 800a296:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800a418 <_strtod_l+0x298>
 800a29a:	e7e4      	b.n	800a266 <_strtod_l+0xe6>
 800a29c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800a2a0:	f04f 3aff 	mov.w	sl, #4294967295
 800a2a4:	e7df      	b.n	800a266 <_strtod_l+0xe6>
 800a2a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a2a8:	1c5a      	adds	r2, r3, #1
 800a2aa:	9219      	str	r2, [sp, #100]	@ 0x64
 800a2ac:	785b      	ldrb	r3, [r3, #1]
 800a2ae:	2b30      	cmp	r3, #48	@ 0x30
 800a2b0:	d0f9      	beq.n	800a2a6 <_strtod_l+0x126>
 800a2b2:	2b00      	cmp	r3, #0
 800a2b4:	d09d      	beq.n	800a1f2 <_strtod_l+0x72>
 800a2b6:	2301      	movs	r3, #1
 800a2b8:	2700      	movs	r7, #0
 800a2ba:	9308      	str	r3, [sp, #32]
 800a2bc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a2be:	930c      	str	r3, [sp, #48]	@ 0x30
 800a2c0:	970b      	str	r7, [sp, #44]	@ 0x2c
 800a2c2:	46b9      	mov	r9, r7
 800a2c4:	220a      	movs	r2, #10
 800a2c6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800a2c8:	7805      	ldrb	r5, [r0, #0]
 800a2ca:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800a2ce:	b2d9      	uxtb	r1, r3
 800a2d0:	2909      	cmp	r1, #9
 800a2d2:	d928      	bls.n	800a326 <_strtod_l+0x1a6>
 800a2d4:	494f      	ldr	r1, [pc, #316]	@ (800a414 <_strtod_l+0x294>)
 800a2d6:	2201      	movs	r2, #1
 800a2d8:	f000 ffd6 	bl	800b288 <strncmp>
 800a2dc:	2800      	cmp	r0, #0
 800a2de:	d032      	beq.n	800a346 <_strtod_l+0x1c6>
 800a2e0:	2000      	movs	r0, #0
 800a2e2:	462a      	mov	r2, r5
 800a2e4:	900a      	str	r0, [sp, #40]	@ 0x28
 800a2e6:	464d      	mov	r5, r9
 800a2e8:	4603      	mov	r3, r0
 800a2ea:	2a65      	cmp	r2, #101	@ 0x65
 800a2ec:	d001      	beq.n	800a2f2 <_strtod_l+0x172>
 800a2ee:	2a45      	cmp	r2, #69	@ 0x45
 800a2f0:	d114      	bne.n	800a31c <_strtod_l+0x19c>
 800a2f2:	b91d      	cbnz	r5, 800a2fc <_strtod_l+0x17c>
 800a2f4:	9a08      	ldr	r2, [sp, #32]
 800a2f6:	4302      	orrs	r2, r0
 800a2f8:	d096      	beq.n	800a228 <_strtod_l+0xa8>
 800a2fa:	2500      	movs	r5, #0
 800a2fc:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800a2fe:	1c62      	adds	r2, r4, #1
 800a300:	9219      	str	r2, [sp, #100]	@ 0x64
 800a302:	7862      	ldrb	r2, [r4, #1]
 800a304:	2a2b      	cmp	r2, #43	@ 0x2b
 800a306:	d07a      	beq.n	800a3fe <_strtod_l+0x27e>
 800a308:	2a2d      	cmp	r2, #45	@ 0x2d
 800a30a:	d07e      	beq.n	800a40a <_strtod_l+0x28a>
 800a30c:	f04f 0c00 	mov.w	ip, #0
 800a310:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800a314:	2909      	cmp	r1, #9
 800a316:	f240 8085 	bls.w	800a424 <_strtod_l+0x2a4>
 800a31a:	9419      	str	r4, [sp, #100]	@ 0x64
 800a31c:	f04f 0800 	mov.w	r8, #0
 800a320:	e0a5      	b.n	800a46e <_strtod_l+0x2ee>
 800a322:	2300      	movs	r3, #0
 800a324:	e7c8      	b.n	800a2b8 <_strtod_l+0x138>
 800a326:	f1b9 0f08 	cmp.w	r9, #8
 800a32a:	bfd8      	it	le
 800a32c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800a32e:	f100 0001 	add.w	r0, r0, #1
 800a332:	bfda      	itte	le
 800a334:	fb02 3301 	mlale	r3, r2, r1, r3
 800a338:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800a33a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800a33e:	f109 0901 	add.w	r9, r9, #1
 800a342:	9019      	str	r0, [sp, #100]	@ 0x64
 800a344:	e7bf      	b.n	800a2c6 <_strtod_l+0x146>
 800a346:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a348:	1c5a      	adds	r2, r3, #1
 800a34a:	9219      	str	r2, [sp, #100]	@ 0x64
 800a34c:	785a      	ldrb	r2, [r3, #1]
 800a34e:	f1b9 0f00 	cmp.w	r9, #0
 800a352:	d03b      	beq.n	800a3cc <_strtod_l+0x24c>
 800a354:	900a      	str	r0, [sp, #40]	@ 0x28
 800a356:	464d      	mov	r5, r9
 800a358:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800a35c:	2b09      	cmp	r3, #9
 800a35e:	d912      	bls.n	800a386 <_strtod_l+0x206>
 800a360:	2301      	movs	r3, #1
 800a362:	e7c2      	b.n	800a2ea <_strtod_l+0x16a>
 800a364:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a366:	1c5a      	adds	r2, r3, #1
 800a368:	9219      	str	r2, [sp, #100]	@ 0x64
 800a36a:	785a      	ldrb	r2, [r3, #1]
 800a36c:	3001      	adds	r0, #1
 800a36e:	2a30      	cmp	r2, #48	@ 0x30
 800a370:	d0f8      	beq.n	800a364 <_strtod_l+0x1e4>
 800a372:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800a376:	2b08      	cmp	r3, #8
 800a378:	f200 84d2 	bhi.w	800ad20 <_strtod_l+0xba0>
 800a37c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a37e:	900a      	str	r0, [sp, #40]	@ 0x28
 800a380:	2000      	movs	r0, #0
 800a382:	930c      	str	r3, [sp, #48]	@ 0x30
 800a384:	4605      	mov	r5, r0
 800a386:	3a30      	subs	r2, #48	@ 0x30
 800a388:	f100 0301 	add.w	r3, r0, #1
 800a38c:	d018      	beq.n	800a3c0 <_strtod_l+0x240>
 800a38e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800a390:	4419      	add	r1, r3
 800a392:	910a      	str	r1, [sp, #40]	@ 0x28
 800a394:	462e      	mov	r6, r5
 800a396:	f04f 0e0a 	mov.w	lr, #10
 800a39a:	1c71      	adds	r1, r6, #1
 800a39c:	eba1 0c05 	sub.w	ip, r1, r5
 800a3a0:	4563      	cmp	r3, ip
 800a3a2:	dc15      	bgt.n	800a3d0 <_strtod_l+0x250>
 800a3a4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800a3a8:	182b      	adds	r3, r5, r0
 800a3aa:	2b08      	cmp	r3, #8
 800a3ac:	f105 0501 	add.w	r5, r5, #1
 800a3b0:	4405      	add	r5, r0
 800a3b2:	dc1a      	bgt.n	800a3ea <_strtod_l+0x26a>
 800a3b4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a3b6:	230a      	movs	r3, #10
 800a3b8:	fb03 2301 	mla	r3, r3, r1, r2
 800a3bc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a3be:	2300      	movs	r3, #0
 800a3c0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a3c2:	1c51      	adds	r1, r2, #1
 800a3c4:	9119      	str	r1, [sp, #100]	@ 0x64
 800a3c6:	7852      	ldrb	r2, [r2, #1]
 800a3c8:	4618      	mov	r0, r3
 800a3ca:	e7c5      	b.n	800a358 <_strtod_l+0x1d8>
 800a3cc:	4648      	mov	r0, r9
 800a3ce:	e7ce      	b.n	800a36e <_strtod_l+0x1ee>
 800a3d0:	2e08      	cmp	r6, #8
 800a3d2:	dc05      	bgt.n	800a3e0 <_strtod_l+0x260>
 800a3d4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800a3d6:	fb0e f606 	mul.w	r6, lr, r6
 800a3da:	960b      	str	r6, [sp, #44]	@ 0x2c
 800a3dc:	460e      	mov	r6, r1
 800a3de:	e7dc      	b.n	800a39a <_strtod_l+0x21a>
 800a3e0:	2910      	cmp	r1, #16
 800a3e2:	bfd8      	it	le
 800a3e4:	fb0e f707 	mulle.w	r7, lr, r7
 800a3e8:	e7f8      	b.n	800a3dc <_strtod_l+0x25c>
 800a3ea:	2b0f      	cmp	r3, #15
 800a3ec:	bfdc      	itt	le
 800a3ee:	230a      	movle	r3, #10
 800a3f0:	fb03 2707 	mlale	r7, r3, r7, r2
 800a3f4:	e7e3      	b.n	800a3be <_strtod_l+0x23e>
 800a3f6:	2300      	movs	r3, #0
 800a3f8:	930a      	str	r3, [sp, #40]	@ 0x28
 800a3fa:	2301      	movs	r3, #1
 800a3fc:	e77a      	b.n	800a2f4 <_strtod_l+0x174>
 800a3fe:	f04f 0c00 	mov.w	ip, #0
 800a402:	1ca2      	adds	r2, r4, #2
 800a404:	9219      	str	r2, [sp, #100]	@ 0x64
 800a406:	78a2      	ldrb	r2, [r4, #2]
 800a408:	e782      	b.n	800a310 <_strtod_l+0x190>
 800a40a:	f04f 0c01 	mov.w	ip, #1
 800a40e:	e7f8      	b.n	800a402 <_strtod_l+0x282>
 800a410:	0800c334 	.word	0x0800c334
 800a414:	0800c167 	.word	0x0800c167
 800a418:	7ff00000 	.word	0x7ff00000
 800a41c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a41e:	1c51      	adds	r1, r2, #1
 800a420:	9119      	str	r1, [sp, #100]	@ 0x64
 800a422:	7852      	ldrb	r2, [r2, #1]
 800a424:	2a30      	cmp	r2, #48	@ 0x30
 800a426:	d0f9      	beq.n	800a41c <_strtod_l+0x29c>
 800a428:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800a42c:	2908      	cmp	r1, #8
 800a42e:	f63f af75 	bhi.w	800a31c <_strtod_l+0x19c>
 800a432:	3a30      	subs	r2, #48	@ 0x30
 800a434:	9209      	str	r2, [sp, #36]	@ 0x24
 800a436:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a438:	920f      	str	r2, [sp, #60]	@ 0x3c
 800a43a:	f04f 080a 	mov.w	r8, #10
 800a43e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800a440:	1c56      	adds	r6, r2, #1
 800a442:	9619      	str	r6, [sp, #100]	@ 0x64
 800a444:	7852      	ldrb	r2, [r2, #1]
 800a446:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800a44a:	f1be 0f09 	cmp.w	lr, #9
 800a44e:	d939      	bls.n	800a4c4 <_strtod_l+0x344>
 800a450:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800a452:	1a76      	subs	r6, r6, r1
 800a454:	2e08      	cmp	r6, #8
 800a456:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800a45a:	dc03      	bgt.n	800a464 <_strtod_l+0x2e4>
 800a45c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a45e:	4588      	cmp	r8, r1
 800a460:	bfa8      	it	ge
 800a462:	4688      	movge	r8, r1
 800a464:	f1bc 0f00 	cmp.w	ip, #0
 800a468:	d001      	beq.n	800a46e <_strtod_l+0x2ee>
 800a46a:	f1c8 0800 	rsb	r8, r8, #0
 800a46e:	2d00      	cmp	r5, #0
 800a470:	d14e      	bne.n	800a510 <_strtod_l+0x390>
 800a472:	9908      	ldr	r1, [sp, #32]
 800a474:	4308      	orrs	r0, r1
 800a476:	f47f aebc 	bne.w	800a1f2 <_strtod_l+0x72>
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	f47f aed4 	bne.w	800a228 <_strtod_l+0xa8>
 800a480:	2a69      	cmp	r2, #105	@ 0x69
 800a482:	d028      	beq.n	800a4d6 <_strtod_l+0x356>
 800a484:	dc25      	bgt.n	800a4d2 <_strtod_l+0x352>
 800a486:	2a49      	cmp	r2, #73	@ 0x49
 800a488:	d025      	beq.n	800a4d6 <_strtod_l+0x356>
 800a48a:	2a4e      	cmp	r2, #78	@ 0x4e
 800a48c:	f47f aecc 	bne.w	800a228 <_strtod_l+0xa8>
 800a490:	499a      	ldr	r1, [pc, #616]	@ (800a6fc <_strtod_l+0x57c>)
 800a492:	a819      	add	r0, sp, #100	@ 0x64
 800a494:	f001 f9ec 	bl	800b870 <__match>
 800a498:	2800      	cmp	r0, #0
 800a49a:	f43f aec5 	beq.w	800a228 <_strtod_l+0xa8>
 800a49e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a4a0:	781b      	ldrb	r3, [r3, #0]
 800a4a2:	2b28      	cmp	r3, #40	@ 0x28
 800a4a4:	d12e      	bne.n	800a504 <_strtod_l+0x384>
 800a4a6:	4996      	ldr	r1, [pc, #600]	@ (800a700 <_strtod_l+0x580>)
 800a4a8:	aa1c      	add	r2, sp, #112	@ 0x70
 800a4aa:	a819      	add	r0, sp, #100	@ 0x64
 800a4ac:	f001 f9f4 	bl	800b898 <__hexnan>
 800a4b0:	2805      	cmp	r0, #5
 800a4b2:	d127      	bne.n	800a504 <_strtod_l+0x384>
 800a4b4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800a4b6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800a4ba:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800a4be:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800a4c2:	e696      	b.n	800a1f2 <_strtod_l+0x72>
 800a4c4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800a4c6:	fb08 2101 	mla	r1, r8, r1, r2
 800a4ca:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800a4ce:	9209      	str	r2, [sp, #36]	@ 0x24
 800a4d0:	e7b5      	b.n	800a43e <_strtod_l+0x2be>
 800a4d2:	2a6e      	cmp	r2, #110	@ 0x6e
 800a4d4:	e7da      	b.n	800a48c <_strtod_l+0x30c>
 800a4d6:	498b      	ldr	r1, [pc, #556]	@ (800a704 <_strtod_l+0x584>)
 800a4d8:	a819      	add	r0, sp, #100	@ 0x64
 800a4da:	f001 f9c9 	bl	800b870 <__match>
 800a4de:	2800      	cmp	r0, #0
 800a4e0:	f43f aea2 	beq.w	800a228 <_strtod_l+0xa8>
 800a4e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a4e6:	4988      	ldr	r1, [pc, #544]	@ (800a708 <_strtod_l+0x588>)
 800a4e8:	3b01      	subs	r3, #1
 800a4ea:	a819      	add	r0, sp, #100	@ 0x64
 800a4ec:	9319      	str	r3, [sp, #100]	@ 0x64
 800a4ee:	f001 f9bf 	bl	800b870 <__match>
 800a4f2:	b910      	cbnz	r0, 800a4fa <_strtod_l+0x37a>
 800a4f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a4f6:	3301      	adds	r3, #1
 800a4f8:	9319      	str	r3, [sp, #100]	@ 0x64
 800a4fa:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800a718 <_strtod_l+0x598>
 800a4fe:	f04f 0a00 	mov.w	sl, #0
 800a502:	e676      	b.n	800a1f2 <_strtod_l+0x72>
 800a504:	4881      	ldr	r0, [pc, #516]	@ (800a70c <_strtod_l+0x58c>)
 800a506:	f000 feef 	bl	800b2e8 <nan>
 800a50a:	ec5b ab10 	vmov	sl, fp, d0
 800a50e:	e670      	b.n	800a1f2 <_strtod_l+0x72>
 800a510:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a512:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800a514:	eba8 0303 	sub.w	r3, r8, r3
 800a518:	f1b9 0f00 	cmp.w	r9, #0
 800a51c:	bf08      	it	eq
 800a51e:	46a9      	moveq	r9, r5
 800a520:	2d10      	cmp	r5, #16
 800a522:	9309      	str	r3, [sp, #36]	@ 0x24
 800a524:	462c      	mov	r4, r5
 800a526:	bfa8      	it	ge
 800a528:	2410      	movge	r4, #16
 800a52a:	f7f5 ffeb 	bl	8000504 <__aeabi_ui2d>
 800a52e:	2d09      	cmp	r5, #9
 800a530:	4682      	mov	sl, r0
 800a532:	468b      	mov	fp, r1
 800a534:	dc13      	bgt.n	800a55e <_strtod_l+0x3de>
 800a536:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a538:	2b00      	cmp	r3, #0
 800a53a:	f43f ae5a 	beq.w	800a1f2 <_strtod_l+0x72>
 800a53e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a540:	dd78      	ble.n	800a634 <_strtod_l+0x4b4>
 800a542:	2b16      	cmp	r3, #22
 800a544:	dc5f      	bgt.n	800a606 <_strtod_l+0x486>
 800a546:	4972      	ldr	r1, [pc, #456]	@ (800a710 <_strtod_l+0x590>)
 800a548:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a54c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a550:	4652      	mov	r2, sl
 800a552:	465b      	mov	r3, fp
 800a554:	f7f6 f850 	bl	80005f8 <__aeabi_dmul>
 800a558:	4682      	mov	sl, r0
 800a55a:	468b      	mov	fp, r1
 800a55c:	e649      	b.n	800a1f2 <_strtod_l+0x72>
 800a55e:	4b6c      	ldr	r3, [pc, #432]	@ (800a710 <_strtod_l+0x590>)
 800a560:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a564:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800a568:	f7f6 f846 	bl	80005f8 <__aeabi_dmul>
 800a56c:	4682      	mov	sl, r0
 800a56e:	4638      	mov	r0, r7
 800a570:	468b      	mov	fp, r1
 800a572:	f7f5 ffc7 	bl	8000504 <__aeabi_ui2d>
 800a576:	4602      	mov	r2, r0
 800a578:	460b      	mov	r3, r1
 800a57a:	4650      	mov	r0, sl
 800a57c:	4659      	mov	r1, fp
 800a57e:	f7f5 fe85 	bl	800028c <__adddf3>
 800a582:	2d0f      	cmp	r5, #15
 800a584:	4682      	mov	sl, r0
 800a586:	468b      	mov	fp, r1
 800a588:	ddd5      	ble.n	800a536 <_strtod_l+0x3b6>
 800a58a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a58c:	1b2c      	subs	r4, r5, r4
 800a58e:	441c      	add	r4, r3
 800a590:	2c00      	cmp	r4, #0
 800a592:	f340 8093 	ble.w	800a6bc <_strtod_l+0x53c>
 800a596:	f014 030f 	ands.w	r3, r4, #15
 800a59a:	d00a      	beq.n	800a5b2 <_strtod_l+0x432>
 800a59c:	495c      	ldr	r1, [pc, #368]	@ (800a710 <_strtod_l+0x590>)
 800a59e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800a5a2:	4652      	mov	r2, sl
 800a5a4:	465b      	mov	r3, fp
 800a5a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a5aa:	f7f6 f825 	bl	80005f8 <__aeabi_dmul>
 800a5ae:	4682      	mov	sl, r0
 800a5b0:	468b      	mov	fp, r1
 800a5b2:	f034 040f 	bics.w	r4, r4, #15
 800a5b6:	d073      	beq.n	800a6a0 <_strtod_l+0x520>
 800a5b8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800a5bc:	dd49      	ble.n	800a652 <_strtod_l+0x4d2>
 800a5be:	2400      	movs	r4, #0
 800a5c0:	46a0      	mov	r8, r4
 800a5c2:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a5c4:	46a1      	mov	r9, r4
 800a5c6:	9a05      	ldr	r2, [sp, #20]
 800a5c8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800a718 <_strtod_l+0x598>
 800a5cc:	2322      	movs	r3, #34	@ 0x22
 800a5ce:	6013      	str	r3, [r2, #0]
 800a5d0:	f04f 0a00 	mov.w	sl, #0
 800a5d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a5d6:	2b00      	cmp	r3, #0
 800a5d8:	f43f ae0b 	beq.w	800a1f2 <_strtod_l+0x72>
 800a5dc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a5de:	9805      	ldr	r0, [sp, #20]
 800a5e0:	f7ff f946 	bl	8009870 <_Bfree>
 800a5e4:	9805      	ldr	r0, [sp, #20]
 800a5e6:	4649      	mov	r1, r9
 800a5e8:	f7ff f942 	bl	8009870 <_Bfree>
 800a5ec:	9805      	ldr	r0, [sp, #20]
 800a5ee:	4641      	mov	r1, r8
 800a5f0:	f7ff f93e 	bl	8009870 <_Bfree>
 800a5f4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800a5f6:	9805      	ldr	r0, [sp, #20]
 800a5f8:	f7ff f93a 	bl	8009870 <_Bfree>
 800a5fc:	9805      	ldr	r0, [sp, #20]
 800a5fe:	4621      	mov	r1, r4
 800a600:	f7ff f936 	bl	8009870 <_Bfree>
 800a604:	e5f5      	b.n	800a1f2 <_strtod_l+0x72>
 800a606:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a608:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800a60c:	4293      	cmp	r3, r2
 800a60e:	dbbc      	blt.n	800a58a <_strtod_l+0x40a>
 800a610:	4c3f      	ldr	r4, [pc, #252]	@ (800a710 <_strtod_l+0x590>)
 800a612:	f1c5 050f 	rsb	r5, r5, #15
 800a616:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800a61a:	4652      	mov	r2, sl
 800a61c:	465b      	mov	r3, fp
 800a61e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a622:	f7f5 ffe9 	bl	80005f8 <__aeabi_dmul>
 800a626:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a628:	1b5d      	subs	r5, r3, r5
 800a62a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800a62e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800a632:	e78f      	b.n	800a554 <_strtod_l+0x3d4>
 800a634:	3316      	adds	r3, #22
 800a636:	dba8      	blt.n	800a58a <_strtod_l+0x40a>
 800a638:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a63a:	eba3 0808 	sub.w	r8, r3, r8
 800a63e:	4b34      	ldr	r3, [pc, #208]	@ (800a710 <_strtod_l+0x590>)
 800a640:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800a644:	e9d8 2300 	ldrd	r2, r3, [r8]
 800a648:	4650      	mov	r0, sl
 800a64a:	4659      	mov	r1, fp
 800a64c:	f7f6 f8fe 	bl	800084c <__aeabi_ddiv>
 800a650:	e782      	b.n	800a558 <_strtod_l+0x3d8>
 800a652:	2300      	movs	r3, #0
 800a654:	4f2f      	ldr	r7, [pc, #188]	@ (800a714 <_strtod_l+0x594>)
 800a656:	1124      	asrs	r4, r4, #4
 800a658:	4650      	mov	r0, sl
 800a65a:	4659      	mov	r1, fp
 800a65c:	461e      	mov	r6, r3
 800a65e:	2c01      	cmp	r4, #1
 800a660:	dc21      	bgt.n	800a6a6 <_strtod_l+0x526>
 800a662:	b10b      	cbz	r3, 800a668 <_strtod_l+0x4e8>
 800a664:	4682      	mov	sl, r0
 800a666:	468b      	mov	fp, r1
 800a668:	492a      	ldr	r1, [pc, #168]	@ (800a714 <_strtod_l+0x594>)
 800a66a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800a66e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800a672:	4652      	mov	r2, sl
 800a674:	465b      	mov	r3, fp
 800a676:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a67a:	f7f5 ffbd 	bl	80005f8 <__aeabi_dmul>
 800a67e:	4b26      	ldr	r3, [pc, #152]	@ (800a718 <_strtod_l+0x598>)
 800a680:	460a      	mov	r2, r1
 800a682:	400b      	ands	r3, r1
 800a684:	4925      	ldr	r1, [pc, #148]	@ (800a71c <_strtod_l+0x59c>)
 800a686:	428b      	cmp	r3, r1
 800a688:	4682      	mov	sl, r0
 800a68a:	d898      	bhi.n	800a5be <_strtod_l+0x43e>
 800a68c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800a690:	428b      	cmp	r3, r1
 800a692:	bf86      	itte	hi
 800a694:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800a720 <_strtod_l+0x5a0>
 800a698:	f04f 3aff 	movhi.w	sl, #4294967295
 800a69c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800a6a0:	2300      	movs	r3, #0
 800a6a2:	9308      	str	r3, [sp, #32]
 800a6a4:	e076      	b.n	800a794 <_strtod_l+0x614>
 800a6a6:	07e2      	lsls	r2, r4, #31
 800a6a8:	d504      	bpl.n	800a6b4 <_strtod_l+0x534>
 800a6aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a6ae:	f7f5 ffa3 	bl	80005f8 <__aeabi_dmul>
 800a6b2:	2301      	movs	r3, #1
 800a6b4:	3601      	adds	r6, #1
 800a6b6:	1064      	asrs	r4, r4, #1
 800a6b8:	3708      	adds	r7, #8
 800a6ba:	e7d0      	b.n	800a65e <_strtod_l+0x4de>
 800a6bc:	d0f0      	beq.n	800a6a0 <_strtod_l+0x520>
 800a6be:	4264      	negs	r4, r4
 800a6c0:	f014 020f 	ands.w	r2, r4, #15
 800a6c4:	d00a      	beq.n	800a6dc <_strtod_l+0x55c>
 800a6c6:	4b12      	ldr	r3, [pc, #72]	@ (800a710 <_strtod_l+0x590>)
 800a6c8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a6cc:	4650      	mov	r0, sl
 800a6ce:	4659      	mov	r1, fp
 800a6d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6d4:	f7f6 f8ba 	bl	800084c <__aeabi_ddiv>
 800a6d8:	4682      	mov	sl, r0
 800a6da:	468b      	mov	fp, r1
 800a6dc:	1124      	asrs	r4, r4, #4
 800a6de:	d0df      	beq.n	800a6a0 <_strtod_l+0x520>
 800a6e0:	2c1f      	cmp	r4, #31
 800a6e2:	dd1f      	ble.n	800a724 <_strtod_l+0x5a4>
 800a6e4:	2400      	movs	r4, #0
 800a6e6:	46a0      	mov	r8, r4
 800a6e8:	940b      	str	r4, [sp, #44]	@ 0x2c
 800a6ea:	46a1      	mov	r9, r4
 800a6ec:	9a05      	ldr	r2, [sp, #20]
 800a6ee:	2322      	movs	r3, #34	@ 0x22
 800a6f0:	f04f 0a00 	mov.w	sl, #0
 800a6f4:	f04f 0b00 	mov.w	fp, #0
 800a6f8:	6013      	str	r3, [r2, #0]
 800a6fa:	e76b      	b.n	800a5d4 <_strtod_l+0x454>
 800a6fc:	0800c055 	.word	0x0800c055
 800a700:	0800c320 	.word	0x0800c320
 800a704:	0800c04d 	.word	0x0800c04d
 800a708:	0800c084 	.word	0x0800c084
 800a70c:	0800c1bd 	.word	0x0800c1bd
 800a710:	0800c258 	.word	0x0800c258
 800a714:	0800c230 	.word	0x0800c230
 800a718:	7ff00000 	.word	0x7ff00000
 800a71c:	7ca00000 	.word	0x7ca00000
 800a720:	7fefffff 	.word	0x7fefffff
 800a724:	f014 0310 	ands.w	r3, r4, #16
 800a728:	bf18      	it	ne
 800a72a:	236a      	movne	r3, #106	@ 0x6a
 800a72c:	4ea9      	ldr	r6, [pc, #676]	@ (800a9d4 <_strtod_l+0x854>)
 800a72e:	9308      	str	r3, [sp, #32]
 800a730:	4650      	mov	r0, sl
 800a732:	4659      	mov	r1, fp
 800a734:	2300      	movs	r3, #0
 800a736:	07e7      	lsls	r7, r4, #31
 800a738:	d504      	bpl.n	800a744 <_strtod_l+0x5c4>
 800a73a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a73e:	f7f5 ff5b 	bl	80005f8 <__aeabi_dmul>
 800a742:	2301      	movs	r3, #1
 800a744:	1064      	asrs	r4, r4, #1
 800a746:	f106 0608 	add.w	r6, r6, #8
 800a74a:	d1f4      	bne.n	800a736 <_strtod_l+0x5b6>
 800a74c:	b10b      	cbz	r3, 800a752 <_strtod_l+0x5d2>
 800a74e:	4682      	mov	sl, r0
 800a750:	468b      	mov	fp, r1
 800a752:	9b08      	ldr	r3, [sp, #32]
 800a754:	b1b3      	cbz	r3, 800a784 <_strtod_l+0x604>
 800a756:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800a75a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800a75e:	2b00      	cmp	r3, #0
 800a760:	4659      	mov	r1, fp
 800a762:	dd0f      	ble.n	800a784 <_strtod_l+0x604>
 800a764:	2b1f      	cmp	r3, #31
 800a766:	dd56      	ble.n	800a816 <_strtod_l+0x696>
 800a768:	2b34      	cmp	r3, #52	@ 0x34
 800a76a:	bfde      	ittt	le
 800a76c:	f04f 33ff 	movle.w	r3, #4294967295
 800a770:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800a774:	4093      	lslle	r3, r2
 800a776:	f04f 0a00 	mov.w	sl, #0
 800a77a:	bfcc      	ite	gt
 800a77c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800a780:	ea03 0b01 	andle.w	fp, r3, r1
 800a784:	2200      	movs	r2, #0
 800a786:	2300      	movs	r3, #0
 800a788:	4650      	mov	r0, sl
 800a78a:	4659      	mov	r1, fp
 800a78c:	f7f6 f99c 	bl	8000ac8 <__aeabi_dcmpeq>
 800a790:	2800      	cmp	r0, #0
 800a792:	d1a7      	bne.n	800a6e4 <_strtod_l+0x564>
 800a794:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a796:	9300      	str	r3, [sp, #0]
 800a798:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800a79a:	9805      	ldr	r0, [sp, #20]
 800a79c:	462b      	mov	r3, r5
 800a79e:	464a      	mov	r2, r9
 800a7a0:	f7ff f8ce 	bl	8009940 <__s2b>
 800a7a4:	900b      	str	r0, [sp, #44]	@ 0x2c
 800a7a6:	2800      	cmp	r0, #0
 800a7a8:	f43f af09 	beq.w	800a5be <_strtod_l+0x43e>
 800a7ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a7ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a7b0:	2a00      	cmp	r2, #0
 800a7b2:	eba3 0308 	sub.w	r3, r3, r8
 800a7b6:	bfa8      	it	ge
 800a7b8:	2300      	movge	r3, #0
 800a7ba:	9312      	str	r3, [sp, #72]	@ 0x48
 800a7bc:	2400      	movs	r4, #0
 800a7be:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800a7c2:	9316      	str	r3, [sp, #88]	@ 0x58
 800a7c4:	46a0      	mov	r8, r4
 800a7c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a7c8:	9805      	ldr	r0, [sp, #20]
 800a7ca:	6859      	ldr	r1, [r3, #4]
 800a7cc:	f7ff f810 	bl	80097f0 <_Balloc>
 800a7d0:	4681      	mov	r9, r0
 800a7d2:	2800      	cmp	r0, #0
 800a7d4:	f43f aef7 	beq.w	800a5c6 <_strtod_l+0x446>
 800a7d8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a7da:	691a      	ldr	r2, [r3, #16]
 800a7dc:	3202      	adds	r2, #2
 800a7de:	f103 010c 	add.w	r1, r3, #12
 800a7e2:	0092      	lsls	r2, r2, #2
 800a7e4:	300c      	adds	r0, #12
 800a7e6:	f000 fd71 	bl	800b2cc <memcpy>
 800a7ea:	ec4b ab10 	vmov	d0, sl, fp
 800a7ee:	9805      	ldr	r0, [sp, #20]
 800a7f0:	aa1c      	add	r2, sp, #112	@ 0x70
 800a7f2:	a91b      	add	r1, sp, #108	@ 0x6c
 800a7f4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800a7f8:	f7ff fbd6 	bl	8009fa8 <__d2b>
 800a7fc:	901a      	str	r0, [sp, #104]	@ 0x68
 800a7fe:	2800      	cmp	r0, #0
 800a800:	f43f aee1 	beq.w	800a5c6 <_strtod_l+0x446>
 800a804:	9805      	ldr	r0, [sp, #20]
 800a806:	2101      	movs	r1, #1
 800a808:	f7ff f930 	bl	8009a6c <__i2b>
 800a80c:	4680      	mov	r8, r0
 800a80e:	b948      	cbnz	r0, 800a824 <_strtod_l+0x6a4>
 800a810:	f04f 0800 	mov.w	r8, #0
 800a814:	e6d7      	b.n	800a5c6 <_strtod_l+0x446>
 800a816:	f04f 32ff 	mov.w	r2, #4294967295
 800a81a:	fa02 f303 	lsl.w	r3, r2, r3
 800a81e:	ea03 0a0a 	and.w	sl, r3, sl
 800a822:	e7af      	b.n	800a784 <_strtod_l+0x604>
 800a824:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800a826:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800a828:	2d00      	cmp	r5, #0
 800a82a:	bfab      	itete	ge
 800a82c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800a82e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800a830:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800a832:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800a834:	bfac      	ite	ge
 800a836:	18ef      	addge	r7, r5, r3
 800a838:	1b5e      	sublt	r6, r3, r5
 800a83a:	9b08      	ldr	r3, [sp, #32]
 800a83c:	1aed      	subs	r5, r5, r3
 800a83e:	4415      	add	r5, r2
 800a840:	4b65      	ldr	r3, [pc, #404]	@ (800a9d8 <_strtod_l+0x858>)
 800a842:	3d01      	subs	r5, #1
 800a844:	429d      	cmp	r5, r3
 800a846:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800a84a:	da50      	bge.n	800a8ee <_strtod_l+0x76e>
 800a84c:	1b5b      	subs	r3, r3, r5
 800a84e:	2b1f      	cmp	r3, #31
 800a850:	eba2 0203 	sub.w	r2, r2, r3
 800a854:	f04f 0101 	mov.w	r1, #1
 800a858:	dc3d      	bgt.n	800a8d6 <_strtod_l+0x756>
 800a85a:	fa01 f303 	lsl.w	r3, r1, r3
 800a85e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a860:	2300      	movs	r3, #0
 800a862:	9310      	str	r3, [sp, #64]	@ 0x40
 800a864:	18bd      	adds	r5, r7, r2
 800a866:	9b08      	ldr	r3, [sp, #32]
 800a868:	42af      	cmp	r7, r5
 800a86a:	4416      	add	r6, r2
 800a86c:	441e      	add	r6, r3
 800a86e:	463b      	mov	r3, r7
 800a870:	bfa8      	it	ge
 800a872:	462b      	movge	r3, r5
 800a874:	42b3      	cmp	r3, r6
 800a876:	bfa8      	it	ge
 800a878:	4633      	movge	r3, r6
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	bfc2      	ittt	gt
 800a87e:	1aed      	subgt	r5, r5, r3
 800a880:	1af6      	subgt	r6, r6, r3
 800a882:	1aff      	subgt	r7, r7, r3
 800a884:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800a886:	2b00      	cmp	r3, #0
 800a888:	dd16      	ble.n	800a8b8 <_strtod_l+0x738>
 800a88a:	4641      	mov	r1, r8
 800a88c:	9805      	ldr	r0, [sp, #20]
 800a88e:	461a      	mov	r2, r3
 800a890:	f7ff f9a4 	bl	8009bdc <__pow5mult>
 800a894:	4680      	mov	r8, r0
 800a896:	2800      	cmp	r0, #0
 800a898:	d0ba      	beq.n	800a810 <_strtod_l+0x690>
 800a89a:	4601      	mov	r1, r0
 800a89c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800a89e:	9805      	ldr	r0, [sp, #20]
 800a8a0:	f7ff f8fa 	bl	8009a98 <__multiply>
 800a8a4:	900a      	str	r0, [sp, #40]	@ 0x28
 800a8a6:	2800      	cmp	r0, #0
 800a8a8:	f43f ae8d 	beq.w	800a5c6 <_strtod_l+0x446>
 800a8ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a8ae:	9805      	ldr	r0, [sp, #20]
 800a8b0:	f7fe ffde 	bl	8009870 <_Bfree>
 800a8b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a8b6:	931a      	str	r3, [sp, #104]	@ 0x68
 800a8b8:	2d00      	cmp	r5, #0
 800a8ba:	dc1d      	bgt.n	800a8f8 <_strtod_l+0x778>
 800a8bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	dd23      	ble.n	800a90a <_strtod_l+0x78a>
 800a8c2:	4649      	mov	r1, r9
 800a8c4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800a8c6:	9805      	ldr	r0, [sp, #20]
 800a8c8:	f7ff f988 	bl	8009bdc <__pow5mult>
 800a8cc:	4681      	mov	r9, r0
 800a8ce:	b9e0      	cbnz	r0, 800a90a <_strtod_l+0x78a>
 800a8d0:	f04f 0900 	mov.w	r9, #0
 800a8d4:	e677      	b.n	800a5c6 <_strtod_l+0x446>
 800a8d6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800a8da:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800a8de:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800a8e2:	35e2      	adds	r5, #226	@ 0xe2
 800a8e4:	fa01 f305 	lsl.w	r3, r1, r5
 800a8e8:	9310      	str	r3, [sp, #64]	@ 0x40
 800a8ea:	9113      	str	r1, [sp, #76]	@ 0x4c
 800a8ec:	e7ba      	b.n	800a864 <_strtod_l+0x6e4>
 800a8ee:	2300      	movs	r3, #0
 800a8f0:	9310      	str	r3, [sp, #64]	@ 0x40
 800a8f2:	2301      	movs	r3, #1
 800a8f4:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a8f6:	e7b5      	b.n	800a864 <_strtod_l+0x6e4>
 800a8f8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a8fa:	9805      	ldr	r0, [sp, #20]
 800a8fc:	462a      	mov	r2, r5
 800a8fe:	f7ff f9c7 	bl	8009c90 <__lshift>
 800a902:	901a      	str	r0, [sp, #104]	@ 0x68
 800a904:	2800      	cmp	r0, #0
 800a906:	d1d9      	bne.n	800a8bc <_strtod_l+0x73c>
 800a908:	e65d      	b.n	800a5c6 <_strtod_l+0x446>
 800a90a:	2e00      	cmp	r6, #0
 800a90c:	dd07      	ble.n	800a91e <_strtod_l+0x79e>
 800a90e:	4649      	mov	r1, r9
 800a910:	9805      	ldr	r0, [sp, #20]
 800a912:	4632      	mov	r2, r6
 800a914:	f7ff f9bc 	bl	8009c90 <__lshift>
 800a918:	4681      	mov	r9, r0
 800a91a:	2800      	cmp	r0, #0
 800a91c:	d0d8      	beq.n	800a8d0 <_strtod_l+0x750>
 800a91e:	2f00      	cmp	r7, #0
 800a920:	dd08      	ble.n	800a934 <_strtod_l+0x7b4>
 800a922:	4641      	mov	r1, r8
 800a924:	9805      	ldr	r0, [sp, #20]
 800a926:	463a      	mov	r2, r7
 800a928:	f7ff f9b2 	bl	8009c90 <__lshift>
 800a92c:	4680      	mov	r8, r0
 800a92e:	2800      	cmp	r0, #0
 800a930:	f43f ae49 	beq.w	800a5c6 <_strtod_l+0x446>
 800a934:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a936:	9805      	ldr	r0, [sp, #20]
 800a938:	464a      	mov	r2, r9
 800a93a:	f7ff fa31 	bl	8009da0 <__mdiff>
 800a93e:	4604      	mov	r4, r0
 800a940:	2800      	cmp	r0, #0
 800a942:	f43f ae40 	beq.w	800a5c6 <_strtod_l+0x446>
 800a946:	68c3      	ldr	r3, [r0, #12]
 800a948:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a94a:	2300      	movs	r3, #0
 800a94c:	60c3      	str	r3, [r0, #12]
 800a94e:	4641      	mov	r1, r8
 800a950:	f7ff fa0a 	bl	8009d68 <__mcmp>
 800a954:	2800      	cmp	r0, #0
 800a956:	da45      	bge.n	800a9e4 <_strtod_l+0x864>
 800a958:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a95a:	ea53 030a 	orrs.w	r3, r3, sl
 800a95e:	d16b      	bne.n	800aa38 <_strtod_l+0x8b8>
 800a960:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a964:	2b00      	cmp	r3, #0
 800a966:	d167      	bne.n	800aa38 <_strtod_l+0x8b8>
 800a968:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a96c:	0d1b      	lsrs	r3, r3, #20
 800a96e:	051b      	lsls	r3, r3, #20
 800a970:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a974:	d960      	bls.n	800aa38 <_strtod_l+0x8b8>
 800a976:	6963      	ldr	r3, [r4, #20]
 800a978:	b913      	cbnz	r3, 800a980 <_strtod_l+0x800>
 800a97a:	6923      	ldr	r3, [r4, #16]
 800a97c:	2b01      	cmp	r3, #1
 800a97e:	dd5b      	ble.n	800aa38 <_strtod_l+0x8b8>
 800a980:	4621      	mov	r1, r4
 800a982:	2201      	movs	r2, #1
 800a984:	9805      	ldr	r0, [sp, #20]
 800a986:	f7ff f983 	bl	8009c90 <__lshift>
 800a98a:	4641      	mov	r1, r8
 800a98c:	4604      	mov	r4, r0
 800a98e:	f7ff f9eb 	bl	8009d68 <__mcmp>
 800a992:	2800      	cmp	r0, #0
 800a994:	dd50      	ble.n	800aa38 <_strtod_l+0x8b8>
 800a996:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a99a:	9a08      	ldr	r2, [sp, #32]
 800a99c:	0d1b      	lsrs	r3, r3, #20
 800a99e:	051b      	lsls	r3, r3, #20
 800a9a0:	2a00      	cmp	r2, #0
 800a9a2:	d06a      	beq.n	800aa7a <_strtod_l+0x8fa>
 800a9a4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a9a8:	d867      	bhi.n	800aa7a <_strtod_l+0x8fa>
 800a9aa:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800a9ae:	f67f ae9d 	bls.w	800a6ec <_strtod_l+0x56c>
 800a9b2:	4b0a      	ldr	r3, [pc, #40]	@ (800a9dc <_strtod_l+0x85c>)
 800a9b4:	4650      	mov	r0, sl
 800a9b6:	4659      	mov	r1, fp
 800a9b8:	2200      	movs	r2, #0
 800a9ba:	f7f5 fe1d 	bl	80005f8 <__aeabi_dmul>
 800a9be:	4b08      	ldr	r3, [pc, #32]	@ (800a9e0 <_strtod_l+0x860>)
 800a9c0:	400b      	ands	r3, r1
 800a9c2:	4682      	mov	sl, r0
 800a9c4:	468b      	mov	fp, r1
 800a9c6:	2b00      	cmp	r3, #0
 800a9c8:	f47f ae08 	bne.w	800a5dc <_strtod_l+0x45c>
 800a9cc:	9a05      	ldr	r2, [sp, #20]
 800a9ce:	2322      	movs	r3, #34	@ 0x22
 800a9d0:	6013      	str	r3, [r2, #0]
 800a9d2:	e603      	b.n	800a5dc <_strtod_l+0x45c>
 800a9d4:	0800c348 	.word	0x0800c348
 800a9d8:	fffffc02 	.word	0xfffffc02
 800a9dc:	39500000 	.word	0x39500000
 800a9e0:	7ff00000 	.word	0x7ff00000
 800a9e4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800a9e8:	d165      	bne.n	800aab6 <_strtod_l+0x936>
 800a9ea:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a9ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a9f0:	b35a      	cbz	r2, 800aa4a <_strtod_l+0x8ca>
 800a9f2:	4a9f      	ldr	r2, [pc, #636]	@ (800ac70 <_strtod_l+0xaf0>)
 800a9f4:	4293      	cmp	r3, r2
 800a9f6:	d12b      	bne.n	800aa50 <_strtod_l+0x8d0>
 800a9f8:	9b08      	ldr	r3, [sp, #32]
 800a9fa:	4651      	mov	r1, sl
 800a9fc:	b303      	cbz	r3, 800aa40 <_strtod_l+0x8c0>
 800a9fe:	4b9d      	ldr	r3, [pc, #628]	@ (800ac74 <_strtod_l+0xaf4>)
 800aa00:	465a      	mov	r2, fp
 800aa02:	4013      	ands	r3, r2
 800aa04:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800aa08:	f04f 32ff 	mov.w	r2, #4294967295
 800aa0c:	d81b      	bhi.n	800aa46 <_strtod_l+0x8c6>
 800aa0e:	0d1b      	lsrs	r3, r3, #20
 800aa10:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800aa14:	fa02 f303 	lsl.w	r3, r2, r3
 800aa18:	4299      	cmp	r1, r3
 800aa1a:	d119      	bne.n	800aa50 <_strtod_l+0x8d0>
 800aa1c:	4b96      	ldr	r3, [pc, #600]	@ (800ac78 <_strtod_l+0xaf8>)
 800aa1e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800aa20:	429a      	cmp	r2, r3
 800aa22:	d102      	bne.n	800aa2a <_strtod_l+0x8aa>
 800aa24:	3101      	adds	r1, #1
 800aa26:	f43f adce 	beq.w	800a5c6 <_strtod_l+0x446>
 800aa2a:	4b92      	ldr	r3, [pc, #584]	@ (800ac74 <_strtod_l+0xaf4>)
 800aa2c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800aa2e:	401a      	ands	r2, r3
 800aa30:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800aa34:	f04f 0a00 	mov.w	sl, #0
 800aa38:	9b08      	ldr	r3, [sp, #32]
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d1b9      	bne.n	800a9b2 <_strtod_l+0x832>
 800aa3e:	e5cd      	b.n	800a5dc <_strtod_l+0x45c>
 800aa40:	f04f 33ff 	mov.w	r3, #4294967295
 800aa44:	e7e8      	b.n	800aa18 <_strtod_l+0x898>
 800aa46:	4613      	mov	r3, r2
 800aa48:	e7e6      	b.n	800aa18 <_strtod_l+0x898>
 800aa4a:	ea53 030a 	orrs.w	r3, r3, sl
 800aa4e:	d0a2      	beq.n	800a996 <_strtod_l+0x816>
 800aa50:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800aa52:	b1db      	cbz	r3, 800aa8c <_strtod_l+0x90c>
 800aa54:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800aa56:	4213      	tst	r3, r2
 800aa58:	d0ee      	beq.n	800aa38 <_strtod_l+0x8b8>
 800aa5a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aa5c:	9a08      	ldr	r2, [sp, #32]
 800aa5e:	4650      	mov	r0, sl
 800aa60:	4659      	mov	r1, fp
 800aa62:	b1bb      	cbz	r3, 800aa94 <_strtod_l+0x914>
 800aa64:	f7ff fb6e 	bl	800a144 <sulp>
 800aa68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aa6c:	ec53 2b10 	vmov	r2, r3, d0
 800aa70:	f7f5 fc0c 	bl	800028c <__adddf3>
 800aa74:	4682      	mov	sl, r0
 800aa76:	468b      	mov	fp, r1
 800aa78:	e7de      	b.n	800aa38 <_strtod_l+0x8b8>
 800aa7a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800aa7e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800aa82:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800aa86:	f04f 3aff 	mov.w	sl, #4294967295
 800aa8a:	e7d5      	b.n	800aa38 <_strtod_l+0x8b8>
 800aa8c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800aa8e:	ea13 0f0a 	tst.w	r3, sl
 800aa92:	e7e1      	b.n	800aa58 <_strtod_l+0x8d8>
 800aa94:	f7ff fb56 	bl	800a144 <sulp>
 800aa98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800aa9c:	ec53 2b10 	vmov	r2, r3, d0
 800aaa0:	f7f5 fbf2 	bl	8000288 <__aeabi_dsub>
 800aaa4:	2200      	movs	r2, #0
 800aaa6:	2300      	movs	r3, #0
 800aaa8:	4682      	mov	sl, r0
 800aaaa:	468b      	mov	fp, r1
 800aaac:	f7f6 f80c 	bl	8000ac8 <__aeabi_dcmpeq>
 800aab0:	2800      	cmp	r0, #0
 800aab2:	d0c1      	beq.n	800aa38 <_strtod_l+0x8b8>
 800aab4:	e61a      	b.n	800a6ec <_strtod_l+0x56c>
 800aab6:	4641      	mov	r1, r8
 800aab8:	4620      	mov	r0, r4
 800aaba:	f7ff facd 	bl	800a058 <__ratio>
 800aabe:	ec57 6b10 	vmov	r6, r7, d0
 800aac2:	2200      	movs	r2, #0
 800aac4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800aac8:	4630      	mov	r0, r6
 800aaca:	4639      	mov	r1, r7
 800aacc:	f7f6 f810 	bl	8000af0 <__aeabi_dcmple>
 800aad0:	2800      	cmp	r0, #0
 800aad2:	d06f      	beq.n	800abb4 <_strtod_l+0xa34>
 800aad4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d17a      	bne.n	800abd0 <_strtod_l+0xa50>
 800aada:	f1ba 0f00 	cmp.w	sl, #0
 800aade:	d158      	bne.n	800ab92 <_strtod_l+0xa12>
 800aae0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aae2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d15a      	bne.n	800aba0 <_strtod_l+0xa20>
 800aaea:	4b64      	ldr	r3, [pc, #400]	@ (800ac7c <_strtod_l+0xafc>)
 800aaec:	2200      	movs	r2, #0
 800aaee:	4630      	mov	r0, r6
 800aaf0:	4639      	mov	r1, r7
 800aaf2:	f7f5 fff3 	bl	8000adc <__aeabi_dcmplt>
 800aaf6:	2800      	cmp	r0, #0
 800aaf8:	d159      	bne.n	800abae <_strtod_l+0xa2e>
 800aafa:	4630      	mov	r0, r6
 800aafc:	4639      	mov	r1, r7
 800aafe:	4b60      	ldr	r3, [pc, #384]	@ (800ac80 <_strtod_l+0xb00>)
 800ab00:	2200      	movs	r2, #0
 800ab02:	f7f5 fd79 	bl	80005f8 <__aeabi_dmul>
 800ab06:	4606      	mov	r6, r0
 800ab08:	460f      	mov	r7, r1
 800ab0a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800ab0e:	9606      	str	r6, [sp, #24]
 800ab10:	9307      	str	r3, [sp, #28]
 800ab12:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ab16:	4d57      	ldr	r5, [pc, #348]	@ (800ac74 <_strtod_l+0xaf4>)
 800ab18:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ab1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ab1e:	401d      	ands	r5, r3
 800ab20:	4b58      	ldr	r3, [pc, #352]	@ (800ac84 <_strtod_l+0xb04>)
 800ab22:	429d      	cmp	r5, r3
 800ab24:	f040 80b2 	bne.w	800ac8c <_strtod_l+0xb0c>
 800ab28:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ab2a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800ab2e:	ec4b ab10 	vmov	d0, sl, fp
 800ab32:	f7ff f9c9 	bl	8009ec8 <__ulp>
 800ab36:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ab3a:	ec51 0b10 	vmov	r0, r1, d0
 800ab3e:	f7f5 fd5b 	bl	80005f8 <__aeabi_dmul>
 800ab42:	4652      	mov	r2, sl
 800ab44:	465b      	mov	r3, fp
 800ab46:	f7f5 fba1 	bl	800028c <__adddf3>
 800ab4a:	460b      	mov	r3, r1
 800ab4c:	4949      	ldr	r1, [pc, #292]	@ (800ac74 <_strtod_l+0xaf4>)
 800ab4e:	4a4e      	ldr	r2, [pc, #312]	@ (800ac88 <_strtod_l+0xb08>)
 800ab50:	4019      	ands	r1, r3
 800ab52:	4291      	cmp	r1, r2
 800ab54:	4682      	mov	sl, r0
 800ab56:	d942      	bls.n	800abde <_strtod_l+0xa5e>
 800ab58:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ab5a:	4b47      	ldr	r3, [pc, #284]	@ (800ac78 <_strtod_l+0xaf8>)
 800ab5c:	429a      	cmp	r2, r3
 800ab5e:	d103      	bne.n	800ab68 <_strtod_l+0x9e8>
 800ab60:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ab62:	3301      	adds	r3, #1
 800ab64:	f43f ad2f 	beq.w	800a5c6 <_strtod_l+0x446>
 800ab68:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800ac78 <_strtod_l+0xaf8>
 800ab6c:	f04f 3aff 	mov.w	sl, #4294967295
 800ab70:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ab72:	9805      	ldr	r0, [sp, #20]
 800ab74:	f7fe fe7c 	bl	8009870 <_Bfree>
 800ab78:	9805      	ldr	r0, [sp, #20]
 800ab7a:	4649      	mov	r1, r9
 800ab7c:	f7fe fe78 	bl	8009870 <_Bfree>
 800ab80:	9805      	ldr	r0, [sp, #20]
 800ab82:	4641      	mov	r1, r8
 800ab84:	f7fe fe74 	bl	8009870 <_Bfree>
 800ab88:	9805      	ldr	r0, [sp, #20]
 800ab8a:	4621      	mov	r1, r4
 800ab8c:	f7fe fe70 	bl	8009870 <_Bfree>
 800ab90:	e619      	b.n	800a7c6 <_strtod_l+0x646>
 800ab92:	f1ba 0f01 	cmp.w	sl, #1
 800ab96:	d103      	bne.n	800aba0 <_strtod_l+0xa20>
 800ab98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ab9a:	2b00      	cmp	r3, #0
 800ab9c:	f43f ada6 	beq.w	800a6ec <_strtod_l+0x56c>
 800aba0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800ac50 <_strtod_l+0xad0>
 800aba4:	4f35      	ldr	r7, [pc, #212]	@ (800ac7c <_strtod_l+0xafc>)
 800aba6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800abaa:	2600      	movs	r6, #0
 800abac:	e7b1      	b.n	800ab12 <_strtod_l+0x992>
 800abae:	4f34      	ldr	r7, [pc, #208]	@ (800ac80 <_strtod_l+0xb00>)
 800abb0:	2600      	movs	r6, #0
 800abb2:	e7aa      	b.n	800ab0a <_strtod_l+0x98a>
 800abb4:	4b32      	ldr	r3, [pc, #200]	@ (800ac80 <_strtod_l+0xb00>)
 800abb6:	4630      	mov	r0, r6
 800abb8:	4639      	mov	r1, r7
 800abba:	2200      	movs	r2, #0
 800abbc:	f7f5 fd1c 	bl	80005f8 <__aeabi_dmul>
 800abc0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800abc2:	4606      	mov	r6, r0
 800abc4:	460f      	mov	r7, r1
 800abc6:	2b00      	cmp	r3, #0
 800abc8:	d09f      	beq.n	800ab0a <_strtod_l+0x98a>
 800abca:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800abce:	e7a0      	b.n	800ab12 <_strtod_l+0x992>
 800abd0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800ac58 <_strtod_l+0xad8>
 800abd4:	ed8d 7b06 	vstr	d7, [sp, #24]
 800abd8:	ec57 6b17 	vmov	r6, r7, d7
 800abdc:	e799      	b.n	800ab12 <_strtod_l+0x992>
 800abde:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800abe2:	9b08      	ldr	r3, [sp, #32]
 800abe4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d1c1      	bne.n	800ab70 <_strtod_l+0x9f0>
 800abec:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800abf0:	0d1b      	lsrs	r3, r3, #20
 800abf2:	051b      	lsls	r3, r3, #20
 800abf4:	429d      	cmp	r5, r3
 800abf6:	d1bb      	bne.n	800ab70 <_strtod_l+0x9f0>
 800abf8:	4630      	mov	r0, r6
 800abfa:	4639      	mov	r1, r7
 800abfc:	f7f6 f85c 	bl	8000cb8 <__aeabi_d2lz>
 800ac00:	f7f5 fccc 	bl	800059c <__aeabi_l2d>
 800ac04:	4602      	mov	r2, r0
 800ac06:	460b      	mov	r3, r1
 800ac08:	4630      	mov	r0, r6
 800ac0a:	4639      	mov	r1, r7
 800ac0c:	f7f5 fb3c 	bl	8000288 <__aeabi_dsub>
 800ac10:	460b      	mov	r3, r1
 800ac12:	4602      	mov	r2, r0
 800ac14:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800ac18:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800ac1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ac1e:	ea46 060a 	orr.w	r6, r6, sl
 800ac22:	431e      	orrs	r6, r3
 800ac24:	d06f      	beq.n	800ad06 <_strtod_l+0xb86>
 800ac26:	a30e      	add	r3, pc, #56	@ (adr r3, 800ac60 <_strtod_l+0xae0>)
 800ac28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac2c:	f7f5 ff56 	bl	8000adc <__aeabi_dcmplt>
 800ac30:	2800      	cmp	r0, #0
 800ac32:	f47f acd3 	bne.w	800a5dc <_strtod_l+0x45c>
 800ac36:	a30c      	add	r3, pc, #48	@ (adr r3, 800ac68 <_strtod_l+0xae8>)
 800ac38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac3c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ac40:	f7f5 ff6a 	bl	8000b18 <__aeabi_dcmpgt>
 800ac44:	2800      	cmp	r0, #0
 800ac46:	d093      	beq.n	800ab70 <_strtod_l+0x9f0>
 800ac48:	e4c8      	b.n	800a5dc <_strtod_l+0x45c>
 800ac4a:	bf00      	nop
 800ac4c:	f3af 8000 	nop.w
 800ac50:	00000000 	.word	0x00000000
 800ac54:	bff00000 	.word	0xbff00000
 800ac58:	00000000 	.word	0x00000000
 800ac5c:	3ff00000 	.word	0x3ff00000
 800ac60:	94a03595 	.word	0x94a03595
 800ac64:	3fdfffff 	.word	0x3fdfffff
 800ac68:	35afe535 	.word	0x35afe535
 800ac6c:	3fe00000 	.word	0x3fe00000
 800ac70:	000fffff 	.word	0x000fffff
 800ac74:	7ff00000 	.word	0x7ff00000
 800ac78:	7fefffff 	.word	0x7fefffff
 800ac7c:	3ff00000 	.word	0x3ff00000
 800ac80:	3fe00000 	.word	0x3fe00000
 800ac84:	7fe00000 	.word	0x7fe00000
 800ac88:	7c9fffff 	.word	0x7c9fffff
 800ac8c:	9b08      	ldr	r3, [sp, #32]
 800ac8e:	b323      	cbz	r3, 800acda <_strtod_l+0xb5a>
 800ac90:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800ac94:	d821      	bhi.n	800acda <_strtod_l+0xb5a>
 800ac96:	a328      	add	r3, pc, #160	@ (adr r3, 800ad38 <_strtod_l+0xbb8>)
 800ac98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac9c:	4630      	mov	r0, r6
 800ac9e:	4639      	mov	r1, r7
 800aca0:	f7f5 ff26 	bl	8000af0 <__aeabi_dcmple>
 800aca4:	b1a0      	cbz	r0, 800acd0 <_strtod_l+0xb50>
 800aca6:	4639      	mov	r1, r7
 800aca8:	4630      	mov	r0, r6
 800acaa:	f7f5 ff7d 	bl	8000ba8 <__aeabi_d2uiz>
 800acae:	2801      	cmp	r0, #1
 800acb0:	bf38      	it	cc
 800acb2:	2001      	movcc	r0, #1
 800acb4:	f7f5 fc26 	bl	8000504 <__aeabi_ui2d>
 800acb8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800acba:	4606      	mov	r6, r0
 800acbc:	460f      	mov	r7, r1
 800acbe:	b9fb      	cbnz	r3, 800ad00 <_strtod_l+0xb80>
 800acc0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800acc4:	9014      	str	r0, [sp, #80]	@ 0x50
 800acc6:	9315      	str	r3, [sp, #84]	@ 0x54
 800acc8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800accc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800acd0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800acd2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800acd6:	1b5b      	subs	r3, r3, r5
 800acd8:	9311      	str	r3, [sp, #68]	@ 0x44
 800acda:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800acde:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800ace2:	f7ff f8f1 	bl	8009ec8 <__ulp>
 800ace6:	4650      	mov	r0, sl
 800ace8:	ec53 2b10 	vmov	r2, r3, d0
 800acec:	4659      	mov	r1, fp
 800acee:	f7f5 fc83 	bl	80005f8 <__aeabi_dmul>
 800acf2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800acf6:	f7f5 fac9 	bl	800028c <__adddf3>
 800acfa:	4682      	mov	sl, r0
 800acfc:	468b      	mov	fp, r1
 800acfe:	e770      	b.n	800abe2 <_strtod_l+0xa62>
 800ad00:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800ad04:	e7e0      	b.n	800acc8 <_strtod_l+0xb48>
 800ad06:	a30e      	add	r3, pc, #56	@ (adr r3, 800ad40 <_strtod_l+0xbc0>)
 800ad08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad0c:	f7f5 fee6 	bl	8000adc <__aeabi_dcmplt>
 800ad10:	e798      	b.n	800ac44 <_strtod_l+0xac4>
 800ad12:	2300      	movs	r3, #0
 800ad14:	930e      	str	r3, [sp, #56]	@ 0x38
 800ad16:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800ad18:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ad1a:	6013      	str	r3, [r2, #0]
 800ad1c:	f7ff ba6d 	b.w	800a1fa <_strtod_l+0x7a>
 800ad20:	2a65      	cmp	r2, #101	@ 0x65
 800ad22:	f43f ab68 	beq.w	800a3f6 <_strtod_l+0x276>
 800ad26:	2a45      	cmp	r2, #69	@ 0x45
 800ad28:	f43f ab65 	beq.w	800a3f6 <_strtod_l+0x276>
 800ad2c:	2301      	movs	r3, #1
 800ad2e:	f7ff bba0 	b.w	800a472 <_strtod_l+0x2f2>
 800ad32:	bf00      	nop
 800ad34:	f3af 8000 	nop.w
 800ad38:	ffc00000 	.word	0xffc00000
 800ad3c:	41dfffff 	.word	0x41dfffff
 800ad40:	94a03595 	.word	0x94a03595
 800ad44:	3fcfffff 	.word	0x3fcfffff

0800ad48 <_strtod_r>:
 800ad48:	4b01      	ldr	r3, [pc, #4]	@ (800ad50 <_strtod_r+0x8>)
 800ad4a:	f7ff ba19 	b.w	800a180 <_strtod_l>
 800ad4e:	bf00      	nop
 800ad50:	2000006c 	.word	0x2000006c

0800ad54 <_strtol_l.isra.0>:
 800ad54:	2b24      	cmp	r3, #36	@ 0x24
 800ad56:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad5a:	4686      	mov	lr, r0
 800ad5c:	4690      	mov	r8, r2
 800ad5e:	d801      	bhi.n	800ad64 <_strtol_l.isra.0+0x10>
 800ad60:	2b01      	cmp	r3, #1
 800ad62:	d106      	bne.n	800ad72 <_strtol_l.isra.0+0x1e>
 800ad64:	f7fd fdb6 	bl	80088d4 <__errno>
 800ad68:	2316      	movs	r3, #22
 800ad6a:	6003      	str	r3, [r0, #0]
 800ad6c:	2000      	movs	r0, #0
 800ad6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ad72:	4834      	ldr	r0, [pc, #208]	@ (800ae44 <_strtol_l.isra.0+0xf0>)
 800ad74:	460d      	mov	r5, r1
 800ad76:	462a      	mov	r2, r5
 800ad78:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ad7c:	5d06      	ldrb	r6, [r0, r4]
 800ad7e:	f016 0608 	ands.w	r6, r6, #8
 800ad82:	d1f8      	bne.n	800ad76 <_strtol_l.isra.0+0x22>
 800ad84:	2c2d      	cmp	r4, #45	@ 0x2d
 800ad86:	d110      	bne.n	800adaa <_strtol_l.isra.0+0x56>
 800ad88:	782c      	ldrb	r4, [r5, #0]
 800ad8a:	2601      	movs	r6, #1
 800ad8c:	1c95      	adds	r5, r2, #2
 800ad8e:	f033 0210 	bics.w	r2, r3, #16
 800ad92:	d115      	bne.n	800adc0 <_strtol_l.isra.0+0x6c>
 800ad94:	2c30      	cmp	r4, #48	@ 0x30
 800ad96:	d10d      	bne.n	800adb4 <_strtol_l.isra.0+0x60>
 800ad98:	782a      	ldrb	r2, [r5, #0]
 800ad9a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ad9e:	2a58      	cmp	r2, #88	@ 0x58
 800ada0:	d108      	bne.n	800adb4 <_strtol_l.isra.0+0x60>
 800ada2:	786c      	ldrb	r4, [r5, #1]
 800ada4:	3502      	adds	r5, #2
 800ada6:	2310      	movs	r3, #16
 800ada8:	e00a      	b.n	800adc0 <_strtol_l.isra.0+0x6c>
 800adaa:	2c2b      	cmp	r4, #43	@ 0x2b
 800adac:	bf04      	itt	eq
 800adae:	782c      	ldrbeq	r4, [r5, #0]
 800adb0:	1c95      	addeq	r5, r2, #2
 800adb2:	e7ec      	b.n	800ad8e <_strtol_l.isra.0+0x3a>
 800adb4:	2b00      	cmp	r3, #0
 800adb6:	d1f6      	bne.n	800ada6 <_strtol_l.isra.0+0x52>
 800adb8:	2c30      	cmp	r4, #48	@ 0x30
 800adba:	bf14      	ite	ne
 800adbc:	230a      	movne	r3, #10
 800adbe:	2308      	moveq	r3, #8
 800adc0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800adc4:	f10c 3cff 	add.w	ip, ip, #4294967295
 800adc8:	2200      	movs	r2, #0
 800adca:	fbbc f9f3 	udiv	r9, ip, r3
 800adce:	4610      	mov	r0, r2
 800add0:	fb03 ca19 	mls	sl, r3, r9, ip
 800add4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800add8:	2f09      	cmp	r7, #9
 800adda:	d80f      	bhi.n	800adfc <_strtol_l.isra.0+0xa8>
 800addc:	463c      	mov	r4, r7
 800adde:	42a3      	cmp	r3, r4
 800ade0:	dd1b      	ble.n	800ae1a <_strtol_l.isra.0+0xc6>
 800ade2:	1c57      	adds	r7, r2, #1
 800ade4:	d007      	beq.n	800adf6 <_strtol_l.isra.0+0xa2>
 800ade6:	4581      	cmp	r9, r0
 800ade8:	d314      	bcc.n	800ae14 <_strtol_l.isra.0+0xc0>
 800adea:	d101      	bne.n	800adf0 <_strtol_l.isra.0+0x9c>
 800adec:	45a2      	cmp	sl, r4
 800adee:	db11      	blt.n	800ae14 <_strtol_l.isra.0+0xc0>
 800adf0:	fb00 4003 	mla	r0, r0, r3, r4
 800adf4:	2201      	movs	r2, #1
 800adf6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800adfa:	e7eb      	b.n	800add4 <_strtol_l.isra.0+0x80>
 800adfc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800ae00:	2f19      	cmp	r7, #25
 800ae02:	d801      	bhi.n	800ae08 <_strtol_l.isra.0+0xb4>
 800ae04:	3c37      	subs	r4, #55	@ 0x37
 800ae06:	e7ea      	b.n	800adde <_strtol_l.isra.0+0x8a>
 800ae08:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800ae0c:	2f19      	cmp	r7, #25
 800ae0e:	d804      	bhi.n	800ae1a <_strtol_l.isra.0+0xc6>
 800ae10:	3c57      	subs	r4, #87	@ 0x57
 800ae12:	e7e4      	b.n	800adde <_strtol_l.isra.0+0x8a>
 800ae14:	f04f 32ff 	mov.w	r2, #4294967295
 800ae18:	e7ed      	b.n	800adf6 <_strtol_l.isra.0+0xa2>
 800ae1a:	1c53      	adds	r3, r2, #1
 800ae1c:	d108      	bne.n	800ae30 <_strtol_l.isra.0+0xdc>
 800ae1e:	2322      	movs	r3, #34	@ 0x22
 800ae20:	f8ce 3000 	str.w	r3, [lr]
 800ae24:	4660      	mov	r0, ip
 800ae26:	f1b8 0f00 	cmp.w	r8, #0
 800ae2a:	d0a0      	beq.n	800ad6e <_strtol_l.isra.0+0x1a>
 800ae2c:	1e69      	subs	r1, r5, #1
 800ae2e:	e006      	b.n	800ae3e <_strtol_l.isra.0+0xea>
 800ae30:	b106      	cbz	r6, 800ae34 <_strtol_l.isra.0+0xe0>
 800ae32:	4240      	negs	r0, r0
 800ae34:	f1b8 0f00 	cmp.w	r8, #0
 800ae38:	d099      	beq.n	800ad6e <_strtol_l.isra.0+0x1a>
 800ae3a:	2a00      	cmp	r2, #0
 800ae3c:	d1f6      	bne.n	800ae2c <_strtol_l.isra.0+0xd8>
 800ae3e:	f8c8 1000 	str.w	r1, [r8]
 800ae42:	e794      	b.n	800ad6e <_strtol_l.isra.0+0x1a>
 800ae44:	0800c371 	.word	0x0800c371

0800ae48 <_strtol_r>:
 800ae48:	f7ff bf84 	b.w	800ad54 <_strtol_l.isra.0>

0800ae4c <__ssputs_r>:
 800ae4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae50:	688e      	ldr	r6, [r1, #8]
 800ae52:	461f      	mov	r7, r3
 800ae54:	42be      	cmp	r6, r7
 800ae56:	680b      	ldr	r3, [r1, #0]
 800ae58:	4682      	mov	sl, r0
 800ae5a:	460c      	mov	r4, r1
 800ae5c:	4690      	mov	r8, r2
 800ae5e:	d82d      	bhi.n	800aebc <__ssputs_r+0x70>
 800ae60:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ae64:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800ae68:	d026      	beq.n	800aeb8 <__ssputs_r+0x6c>
 800ae6a:	6965      	ldr	r5, [r4, #20]
 800ae6c:	6909      	ldr	r1, [r1, #16]
 800ae6e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ae72:	eba3 0901 	sub.w	r9, r3, r1
 800ae76:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ae7a:	1c7b      	adds	r3, r7, #1
 800ae7c:	444b      	add	r3, r9
 800ae7e:	106d      	asrs	r5, r5, #1
 800ae80:	429d      	cmp	r5, r3
 800ae82:	bf38      	it	cc
 800ae84:	461d      	movcc	r5, r3
 800ae86:	0553      	lsls	r3, r2, #21
 800ae88:	d527      	bpl.n	800aeda <__ssputs_r+0x8e>
 800ae8a:	4629      	mov	r1, r5
 800ae8c:	f7fe fc24 	bl	80096d8 <_malloc_r>
 800ae90:	4606      	mov	r6, r0
 800ae92:	b360      	cbz	r0, 800aeee <__ssputs_r+0xa2>
 800ae94:	6921      	ldr	r1, [r4, #16]
 800ae96:	464a      	mov	r2, r9
 800ae98:	f000 fa18 	bl	800b2cc <memcpy>
 800ae9c:	89a3      	ldrh	r3, [r4, #12]
 800ae9e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800aea2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800aea6:	81a3      	strh	r3, [r4, #12]
 800aea8:	6126      	str	r6, [r4, #16]
 800aeaa:	6165      	str	r5, [r4, #20]
 800aeac:	444e      	add	r6, r9
 800aeae:	eba5 0509 	sub.w	r5, r5, r9
 800aeb2:	6026      	str	r6, [r4, #0]
 800aeb4:	60a5      	str	r5, [r4, #8]
 800aeb6:	463e      	mov	r6, r7
 800aeb8:	42be      	cmp	r6, r7
 800aeba:	d900      	bls.n	800aebe <__ssputs_r+0x72>
 800aebc:	463e      	mov	r6, r7
 800aebe:	6820      	ldr	r0, [r4, #0]
 800aec0:	4632      	mov	r2, r6
 800aec2:	4641      	mov	r1, r8
 800aec4:	f000 f9c6 	bl	800b254 <memmove>
 800aec8:	68a3      	ldr	r3, [r4, #8]
 800aeca:	1b9b      	subs	r3, r3, r6
 800aecc:	60a3      	str	r3, [r4, #8]
 800aece:	6823      	ldr	r3, [r4, #0]
 800aed0:	4433      	add	r3, r6
 800aed2:	6023      	str	r3, [r4, #0]
 800aed4:	2000      	movs	r0, #0
 800aed6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aeda:	462a      	mov	r2, r5
 800aedc:	f000 fd89 	bl	800b9f2 <_realloc_r>
 800aee0:	4606      	mov	r6, r0
 800aee2:	2800      	cmp	r0, #0
 800aee4:	d1e0      	bne.n	800aea8 <__ssputs_r+0x5c>
 800aee6:	6921      	ldr	r1, [r4, #16]
 800aee8:	4650      	mov	r0, sl
 800aeea:	f7fe fb81 	bl	80095f0 <_free_r>
 800aeee:	230c      	movs	r3, #12
 800aef0:	f8ca 3000 	str.w	r3, [sl]
 800aef4:	89a3      	ldrh	r3, [r4, #12]
 800aef6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800aefa:	81a3      	strh	r3, [r4, #12]
 800aefc:	f04f 30ff 	mov.w	r0, #4294967295
 800af00:	e7e9      	b.n	800aed6 <__ssputs_r+0x8a>
	...

0800af04 <_svfiprintf_r>:
 800af04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af08:	4698      	mov	r8, r3
 800af0a:	898b      	ldrh	r3, [r1, #12]
 800af0c:	061b      	lsls	r3, r3, #24
 800af0e:	b09d      	sub	sp, #116	@ 0x74
 800af10:	4607      	mov	r7, r0
 800af12:	460d      	mov	r5, r1
 800af14:	4614      	mov	r4, r2
 800af16:	d510      	bpl.n	800af3a <_svfiprintf_r+0x36>
 800af18:	690b      	ldr	r3, [r1, #16]
 800af1a:	b973      	cbnz	r3, 800af3a <_svfiprintf_r+0x36>
 800af1c:	2140      	movs	r1, #64	@ 0x40
 800af1e:	f7fe fbdb 	bl	80096d8 <_malloc_r>
 800af22:	6028      	str	r0, [r5, #0]
 800af24:	6128      	str	r0, [r5, #16]
 800af26:	b930      	cbnz	r0, 800af36 <_svfiprintf_r+0x32>
 800af28:	230c      	movs	r3, #12
 800af2a:	603b      	str	r3, [r7, #0]
 800af2c:	f04f 30ff 	mov.w	r0, #4294967295
 800af30:	b01d      	add	sp, #116	@ 0x74
 800af32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af36:	2340      	movs	r3, #64	@ 0x40
 800af38:	616b      	str	r3, [r5, #20]
 800af3a:	2300      	movs	r3, #0
 800af3c:	9309      	str	r3, [sp, #36]	@ 0x24
 800af3e:	2320      	movs	r3, #32
 800af40:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800af44:	f8cd 800c 	str.w	r8, [sp, #12]
 800af48:	2330      	movs	r3, #48	@ 0x30
 800af4a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b0e8 <_svfiprintf_r+0x1e4>
 800af4e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800af52:	f04f 0901 	mov.w	r9, #1
 800af56:	4623      	mov	r3, r4
 800af58:	469a      	mov	sl, r3
 800af5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800af5e:	b10a      	cbz	r2, 800af64 <_svfiprintf_r+0x60>
 800af60:	2a25      	cmp	r2, #37	@ 0x25
 800af62:	d1f9      	bne.n	800af58 <_svfiprintf_r+0x54>
 800af64:	ebba 0b04 	subs.w	fp, sl, r4
 800af68:	d00b      	beq.n	800af82 <_svfiprintf_r+0x7e>
 800af6a:	465b      	mov	r3, fp
 800af6c:	4622      	mov	r2, r4
 800af6e:	4629      	mov	r1, r5
 800af70:	4638      	mov	r0, r7
 800af72:	f7ff ff6b 	bl	800ae4c <__ssputs_r>
 800af76:	3001      	adds	r0, #1
 800af78:	f000 80a7 	beq.w	800b0ca <_svfiprintf_r+0x1c6>
 800af7c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800af7e:	445a      	add	r2, fp
 800af80:	9209      	str	r2, [sp, #36]	@ 0x24
 800af82:	f89a 3000 	ldrb.w	r3, [sl]
 800af86:	2b00      	cmp	r3, #0
 800af88:	f000 809f 	beq.w	800b0ca <_svfiprintf_r+0x1c6>
 800af8c:	2300      	movs	r3, #0
 800af8e:	f04f 32ff 	mov.w	r2, #4294967295
 800af92:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800af96:	f10a 0a01 	add.w	sl, sl, #1
 800af9a:	9304      	str	r3, [sp, #16]
 800af9c:	9307      	str	r3, [sp, #28]
 800af9e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800afa2:	931a      	str	r3, [sp, #104]	@ 0x68
 800afa4:	4654      	mov	r4, sl
 800afa6:	2205      	movs	r2, #5
 800afa8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800afac:	484e      	ldr	r0, [pc, #312]	@ (800b0e8 <_svfiprintf_r+0x1e4>)
 800afae:	f7f5 f90f 	bl	80001d0 <memchr>
 800afb2:	9a04      	ldr	r2, [sp, #16]
 800afb4:	b9d8      	cbnz	r0, 800afee <_svfiprintf_r+0xea>
 800afb6:	06d0      	lsls	r0, r2, #27
 800afb8:	bf44      	itt	mi
 800afba:	2320      	movmi	r3, #32
 800afbc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800afc0:	0711      	lsls	r1, r2, #28
 800afc2:	bf44      	itt	mi
 800afc4:	232b      	movmi	r3, #43	@ 0x2b
 800afc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800afca:	f89a 3000 	ldrb.w	r3, [sl]
 800afce:	2b2a      	cmp	r3, #42	@ 0x2a
 800afd0:	d015      	beq.n	800affe <_svfiprintf_r+0xfa>
 800afd2:	9a07      	ldr	r2, [sp, #28]
 800afd4:	4654      	mov	r4, sl
 800afd6:	2000      	movs	r0, #0
 800afd8:	f04f 0c0a 	mov.w	ip, #10
 800afdc:	4621      	mov	r1, r4
 800afde:	f811 3b01 	ldrb.w	r3, [r1], #1
 800afe2:	3b30      	subs	r3, #48	@ 0x30
 800afe4:	2b09      	cmp	r3, #9
 800afe6:	d94b      	bls.n	800b080 <_svfiprintf_r+0x17c>
 800afe8:	b1b0      	cbz	r0, 800b018 <_svfiprintf_r+0x114>
 800afea:	9207      	str	r2, [sp, #28]
 800afec:	e014      	b.n	800b018 <_svfiprintf_r+0x114>
 800afee:	eba0 0308 	sub.w	r3, r0, r8
 800aff2:	fa09 f303 	lsl.w	r3, r9, r3
 800aff6:	4313      	orrs	r3, r2
 800aff8:	9304      	str	r3, [sp, #16]
 800affa:	46a2      	mov	sl, r4
 800affc:	e7d2      	b.n	800afa4 <_svfiprintf_r+0xa0>
 800affe:	9b03      	ldr	r3, [sp, #12]
 800b000:	1d19      	adds	r1, r3, #4
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	9103      	str	r1, [sp, #12]
 800b006:	2b00      	cmp	r3, #0
 800b008:	bfbb      	ittet	lt
 800b00a:	425b      	neglt	r3, r3
 800b00c:	f042 0202 	orrlt.w	r2, r2, #2
 800b010:	9307      	strge	r3, [sp, #28]
 800b012:	9307      	strlt	r3, [sp, #28]
 800b014:	bfb8      	it	lt
 800b016:	9204      	strlt	r2, [sp, #16]
 800b018:	7823      	ldrb	r3, [r4, #0]
 800b01a:	2b2e      	cmp	r3, #46	@ 0x2e
 800b01c:	d10a      	bne.n	800b034 <_svfiprintf_r+0x130>
 800b01e:	7863      	ldrb	r3, [r4, #1]
 800b020:	2b2a      	cmp	r3, #42	@ 0x2a
 800b022:	d132      	bne.n	800b08a <_svfiprintf_r+0x186>
 800b024:	9b03      	ldr	r3, [sp, #12]
 800b026:	1d1a      	adds	r2, r3, #4
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	9203      	str	r2, [sp, #12]
 800b02c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b030:	3402      	adds	r4, #2
 800b032:	9305      	str	r3, [sp, #20]
 800b034:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b0f8 <_svfiprintf_r+0x1f4>
 800b038:	7821      	ldrb	r1, [r4, #0]
 800b03a:	2203      	movs	r2, #3
 800b03c:	4650      	mov	r0, sl
 800b03e:	f7f5 f8c7 	bl	80001d0 <memchr>
 800b042:	b138      	cbz	r0, 800b054 <_svfiprintf_r+0x150>
 800b044:	9b04      	ldr	r3, [sp, #16]
 800b046:	eba0 000a 	sub.w	r0, r0, sl
 800b04a:	2240      	movs	r2, #64	@ 0x40
 800b04c:	4082      	lsls	r2, r0
 800b04e:	4313      	orrs	r3, r2
 800b050:	3401      	adds	r4, #1
 800b052:	9304      	str	r3, [sp, #16]
 800b054:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b058:	4824      	ldr	r0, [pc, #144]	@ (800b0ec <_svfiprintf_r+0x1e8>)
 800b05a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b05e:	2206      	movs	r2, #6
 800b060:	f7f5 f8b6 	bl	80001d0 <memchr>
 800b064:	2800      	cmp	r0, #0
 800b066:	d036      	beq.n	800b0d6 <_svfiprintf_r+0x1d2>
 800b068:	4b21      	ldr	r3, [pc, #132]	@ (800b0f0 <_svfiprintf_r+0x1ec>)
 800b06a:	bb1b      	cbnz	r3, 800b0b4 <_svfiprintf_r+0x1b0>
 800b06c:	9b03      	ldr	r3, [sp, #12]
 800b06e:	3307      	adds	r3, #7
 800b070:	f023 0307 	bic.w	r3, r3, #7
 800b074:	3308      	adds	r3, #8
 800b076:	9303      	str	r3, [sp, #12]
 800b078:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b07a:	4433      	add	r3, r6
 800b07c:	9309      	str	r3, [sp, #36]	@ 0x24
 800b07e:	e76a      	b.n	800af56 <_svfiprintf_r+0x52>
 800b080:	fb0c 3202 	mla	r2, ip, r2, r3
 800b084:	460c      	mov	r4, r1
 800b086:	2001      	movs	r0, #1
 800b088:	e7a8      	b.n	800afdc <_svfiprintf_r+0xd8>
 800b08a:	2300      	movs	r3, #0
 800b08c:	3401      	adds	r4, #1
 800b08e:	9305      	str	r3, [sp, #20]
 800b090:	4619      	mov	r1, r3
 800b092:	f04f 0c0a 	mov.w	ip, #10
 800b096:	4620      	mov	r0, r4
 800b098:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b09c:	3a30      	subs	r2, #48	@ 0x30
 800b09e:	2a09      	cmp	r2, #9
 800b0a0:	d903      	bls.n	800b0aa <_svfiprintf_r+0x1a6>
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d0c6      	beq.n	800b034 <_svfiprintf_r+0x130>
 800b0a6:	9105      	str	r1, [sp, #20]
 800b0a8:	e7c4      	b.n	800b034 <_svfiprintf_r+0x130>
 800b0aa:	fb0c 2101 	mla	r1, ip, r1, r2
 800b0ae:	4604      	mov	r4, r0
 800b0b0:	2301      	movs	r3, #1
 800b0b2:	e7f0      	b.n	800b096 <_svfiprintf_r+0x192>
 800b0b4:	ab03      	add	r3, sp, #12
 800b0b6:	9300      	str	r3, [sp, #0]
 800b0b8:	462a      	mov	r2, r5
 800b0ba:	4b0e      	ldr	r3, [pc, #56]	@ (800b0f4 <_svfiprintf_r+0x1f0>)
 800b0bc:	a904      	add	r1, sp, #16
 800b0be:	4638      	mov	r0, r7
 800b0c0:	f7fc fcca 	bl	8007a58 <_printf_float>
 800b0c4:	1c42      	adds	r2, r0, #1
 800b0c6:	4606      	mov	r6, r0
 800b0c8:	d1d6      	bne.n	800b078 <_svfiprintf_r+0x174>
 800b0ca:	89ab      	ldrh	r3, [r5, #12]
 800b0cc:	065b      	lsls	r3, r3, #25
 800b0ce:	f53f af2d 	bmi.w	800af2c <_svfiprintf_r+0x28>
 800b0d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b0d4:	e72c      	b.n	800af30 <_svfiprintf_r+0x2c>
 800b0d6:	ab03      	add	r3, sp, #12
 800b0d8:	9300      	str	r3, [sp, #0]
 800b0da:	462a      	mov	r2, r5
 800b0dc:	4b05      	ldr	r3, [pc, #20]	@ (800b0f4 <_svfiprintf_r+0x1f0>)
 800b0de:	a904      	add	r1, sp, #16
 800b0e0:	4638      	mov	r0, r7
 800b0e2:	f7fc ff51 	bl	8007f88 <_printf_i>
 800b0e6:	e7ed      	b.n	800b0c4 <_svfiprintf_r+0x1c0>
 800b0e8:	0800c169 	.word	0x0800c169
 800b0ec:	0800c173 	.word	0x0800c173
 800b0f0:	08007a59 	.word	0x08007a59
 800b0f4:	0800ae4d 	.word	0x0800ae4d
 800b0f8:	0800c16f 	.word	0x0800c16f

0800b0fc <__sflush_r>:
 800b0fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b100:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b104:	0716      	lsls	r6, r2, #28
 800b106:	4605      	mov	r5, r0
 800b108:	460c      	mov	r4, r1
 800b10a:	d454      	bmi.n	800b1b6 <__sflush_r+0xba>
 800b10c:	684b      	ldr	r3, [r1, #4]
 800b10e:	2b00      	cmp	r3, #0
 800b110:	dc02      	bgt.n	800b118 <__sflush_r+0x1c>
 800b112:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b114:	2b00      	cmp	r3, #0
 800b116:	dd48      	ble.n	800b1aa <__sflush_r+0xae>
 800b118:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b11a:	2e00      	cmp	r6, #0
 800b11c:	d045      	beq.n	800b1aa <__sflush_r+0xae>
 800b11e:	2300      	movs	r3, #0
 800b120:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b124:	682f      	ldr	r7, [r5, #0]
 800b126:	6a21      	ldr	r1, [r4, #32]
 800b128:	602b      	str	r3, [r5, #0]
 800b12a:	d030      	beq.n	800b18e <__sflush_r+0x92>
 800b12c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b12e:	89a3      	ldrh	r3, [r4, #12]
 800b130:	0759      	lsls	r1, r3, #29
 800b132:	d505      	bpl.n	800b140 <__sflush_r+0x44>
 800b134:	6863      	ldr	r3, [r4, #4]
 800b136:	1ad2      	subs	r2, r2, r3
 800b138:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b13a:	b10b      	cbz	r3, 800b140 <__sflush_r+0x44>
 800b13c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b13e:	1ad2      	subs	r2, r2, r3
 800b140:	2300      	movs	r3, #0
 800b142:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b144:	6a21      	ldr	r1, [r4, #32]
 800b146:	4628      	mov	r0, r5
 800b148:	47b0      	blx	r6
 800b14a:	1c43      	adds	r3, r0, #1
 800b14c:	89a3      	ldrh	r3, [r4, #12]
 800b14e:	d106      	bne.n	800b15e <__sflush_r+0x62>
 800b150:	6829      	ldr	r1, [r5, #0]
 800b152:	291d      	cmp	r1, #29
 800b154:	d82b      	bhi.n	800b1ae <__sflush_r+0xb2>
 800b156:	4a2a      	ldr	r2, [pc, #168]	@ (800b200 <__sflush_r+0x104>)
 800b158:	40ca      	lsrs	r2, r1
 800b15a:	07d6      	lsls	r6, r2, #31
 800b15c:	d527      	bpl.n	800b1ae <__sflush_r+0xb2>
 800b15e:	2200      	movs	r2, #0
 800b160:	6062      	str	r2, [r4, #4]
 800b162:	04d9      	lsls	r1, r3, #19
 800b164:	6922      	ldr	r2, [r4, #16]
 800b166:	6022      	str	r2, [r4, #0]
 800b168:	d504      	bpl.n	800b174 <__sflush_r+0x78>
 800b16a:	1c42      	adds	r2, r0, #1
 800b16c:	d101      	bne.n	800b172 <__sflush_r+0x76>
 800b16e:	682b      	ldr	r3, [r5, #0]
 800b170:	b903      	cbnz	r3, 800b174 <__sflush_r+0x78>
 800b172:	6560      	str	r0, [r4, #84]	@ 0x54
 800b174:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b176:	602f      	str	r7, [r5, #0]
 800b178:	b1b9      	cbz	r1, 800b1aa <__sflush_r+0xae>
 800b17a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b17e:	4299      	cmp	r1, r3
 800b180:	d002      	beq.n	800b188 <__sflush_r+0x8c>
 800b182:	4628      	mov	r0, r5
 800b184:	f7fe fa34 	bl	80095f0 <_free_r>
 800b188:	2300      	movs	r3, #0
 800b18a:	6363      	str	r3, [r4, #52]	@ 0x34
 800b18c:	e00d      	b.n	800b1aa <__sflush_r+0xae>
 800b18e:	2301      	movs	r3, #1
 800b190:	4628      	mov	r0, r5
 800b192:	47b0      	blx	r6
 800b194:	4602      	mov	r2, r0
 800b196:	1c50      	adds	r0, r2, #1
 800b198:	d1c9      	bne.n	800b12e <__sflush_r+0x32>
 800b19a:	682b      	ldr	r3, [r5, #0]
 800b19c:	2b00      	cmp	r3, #0
 800b19e:	d0c6      	beq.n	800b12e <__sflush_r+0x32>
 800b1a0:	2b1d      	cmp	r3, #29
 800b1a2:	d001      	beq.n	800b1a8 <__sflush_r+0xac>
 800b1a4:	2b16      	cmp	r3, #22
 800b1a6:	d11e      	bne.n	800b1e6 <__sflush_r+0xea>
 800b1a8:	602f      	str	r7, [r5, #0]
 800b1aa:	2000      	movs	r0, #0
 800b1ac:	e022      	b.n	800b1f4 <__sflush_r+0xf8>
 800b1ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b1b2:	b21b      	sxth	r3, r3
 800b1b4:	e01b      	b.n	800b1ee <__sflush_r+0xf2>
 800b1b6:	690f      	ldr	r7, [r1, #16]
 800b1b8:	2f00      	cmp	r7, #0
 800b1ba:	d0f6      	beq.n	800b1aa <__sflush_r+0xae>
 800b1bc:	0793      	lsls	r3, r2, #30
 800b1be:	680e      	ldr	r6, [r1, #0]
 800b1c0:	bf08      	it	eq
 800b1c2:	694b      	ldreq	r3, [r1, #20]
 800b1c4:	600f      	str	r7, [r1, #0]
 800b1c6:	bf18      	it	ne
 800b1c8:	2300      	movne	r3, #0
 800b1ca:	eba6 0807 	sub.w	r8, r6, r7
 800b1ce:	608b      	str	r3, [r1, #8]
 800b1d0:	f1b8 0f00 	cmp.w	r8, #0
 800b1d4:	dde9      	ble.n	800b1aa <__sflush_r+0xae>
 800b1d6:	6a21      	ldr	r1, [r4, #32]
 800b1d8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b1da:	4643      	mov	r3, r8
 800b1dc:	463a      	mov	r2, r7
 800b1de:	4628      	mov	r0, r5
 800b1e0:	47b0      	blx	r6
 800b1e2:	2800      	cmp	r0, #0
 800b1e4:	dc08      	bgt.n	800b1f8 <__sflush_r+0xfc>
 800b1e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b1ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b1ee:	81a3      	strh	r3, [r4, #12]
 800b1f0:	f04f 30ff 	mov.w	r0, #4294967295
 800b1f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b1f8:	4407      	add	r7, r0
 800b1fa:	eba8 0800 	sub.w	r8, r8, r0
 800b1fe:	e7e7      	b.n	800b1d0 <__sflush_r+0xd4>
 800b200:	20400001 	.word	0x20400001

0800b204 <_fflush_r>:
 800b204:	b538      	push	{r3, r4, r5, lr}
 800b206:	690b      	ldr	r3, [r1, #16]
 800b208:	4605      	mov	r5, r0
 800b20a:	460c      	mov	r4, r1
 800b20c:	b913      	cbnz	r3, 800b214 <_fflush_r+0x10>
 800b20e:	2500      	movs	r5, #0
 800b210:	4628      	mov	r0, r5
 800b212:	bd38      	pop	{r3, r4, r5, pc}
 800b214:	b118      	cbz	r0, 800b21e <_fflush_r+0x1a>
 800b216:	6a03      	ldr	r3, [r0, #32]
 800b218:	b90b      	cbnz	r3, 800b21e <_fflush_r+0x1a>
 800b21a:	f7fd fa6d 	bl	80086f8 <__sinit>
 800b21e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b222:	2b00      	cmp	r3, #0
 800b224:	d0f3      	beq.n	800b20e <_fflush_r+0xa>
 800b226:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b228:	07d0      	lsls	r0, r2, #31
 800b22a:	d404      	bmi.n	800b236 <_fflush_r+0x32>
 800b22c:	0599      	lsls	r1, r3, #22
 800b22e:	d402      	bmi.n	800b236 <_fflush_r+0x32>
 800b230:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b232:	f7fd fb7a 	bl	800892a <__retarget_lock_acquire_recursive>
 800b236:	4628      	mov	r0, r5
 800b238:	4621      	mov	r1, r4
 800b23a:	f7ff ff5f 	bl	800b0fc <__sflush_r>
 800b23e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b240:	07da      	lsls	r2, r3, #31
 800b242:	4605      	mov	r5, r0
 800b244:	d4e4      	bmi.n	800b210 <_fflush_r+0xc>
 800b246:	89a3      	ldrh	r3, [r4, #12]
 800b248:	059b      	lsls	r3, r3, #22
 800b24a:	d4e1      	bmi.n	800b210 <_fflush_r+0xc>
 800b24c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b24e:	f7fd fb6d 	bl	800892c <__retarget_lock_release_recursive>
 800b252:	e7dd      	b.n	800b210 <_fflush_r+0xc>

0800b254 <memmove>:
 800b254:	4288      	cmp	r0, r1
 800b256:	b510      	push	{r4, lr}
 800b258:	eb01 0402 	add.w	r4, r1, r2
 800b25c:	d902      	bls.n	800b264 <memmove+0x10>
 800b25e:	4284      	cmp	r4, r0
 800b260:	4623      	mov	r3, r4
 800b262:	d807      	bhi.n	800b274 <memmove+0x20>
 800b264:	1e43      	subs	r3, r0, #1
 800b266:	42a1      	cmp	r1, r4
 800b268:	d008      	beq.n	800b27c <memmove+0x28>
 800b26a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b26e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b272:	e7f8      	b.n	800b266 <memmove+0x12>
 800b274:	4402      	add	r2, r0
 800b276:	4601      	mov	r1, r0
 800b278:	428a      	cmp	r2, r1
 800b27a:	d100      	bne.n	800b27e <memmove+0x2a>
 800b27c:	bd10      	pop	{r4, pc}
 800b27e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b282:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b286:	e7f7      	b.n	800b278 <memmove+0x24>

0800b288 <strncmp>:
 800b288:	b510      	push	{r4, lr}
 800b28a:	b16a      	cbz	r2, 800b2a8 <strncmp+0x20>
 800b28c:	3901      	subs	r1, #1
 800b28e:	1884      	adds	r4, r0, r2
 800b290:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b294:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800b298:	429a      	cmp	r2, r3
 800b29a:	d103      	bne.n	800b2a4 <strncmp+0x1c>
 800b29c:	42a0      	cmp	r0, r4
 800b29e:	d001      	beq.n	800b2a4 <strncmp+0x1c>
 800b2a0:	2a00      	cmp	r2, #0
 800b2a2:	d1f5      	bne.n	800b290 <strncmp+0x8>
 800b2a4:	1ad0      	subs	r0, r2, r3
 800b2a6:	bd10      	pop	{r4, pc}
 800b2a8:	4610      	mov	r0, r2
 800b2aa:	e7fc      	b.n	800b2a6 <strncmp+0x1e>

0800b2ac <_sbrk_r>:
 800b2ac:	b538      	push	{r3, r4, r5, lr}
 800b2ae:	4d06      	ldr	r5, [pc, #24]	@ (800b2c8 <_sbrk_r+0x1c>)
 800b2b0:	2300      	movs	r3, #0
 800b2b2:	4604      	mov	r4, r0
 800b2b4:	4608      	mov	r0, r1
 800b2b6:	602b      	str	r3, [r5, #0]
 800b2b8:	f7f6 fe40 	bl	8001f3c <_sbrk>
 800b2bc:	1c43      	adds	r3, r0, #1
 800b2be:	d102      	bne.n	800b2c6 <_sbrk_r+0x1a>
 800b2c0:	682b      	ldr	r3, [r5, #0]
 800b2c2:	b103      	cbz	r3, 800b2c6 <_sbrk_r+0x1a>
 800b2c4:	6023      	str	r3, [r4, #0]
 800b2c6:	bd38      	pop	{r3, r4, r5, pc}
 800b2c8:	20000714 	.word	0x20000714

0800b2cc <memcpy>:
 800b2cc:	440a      	add	r2, r1
 800b2ce:	4291      	cmp	r1, r2
 800b2d0:	f100 33ff 	add.w	r3, r0, #4294967295
 800b2d4:	d100      	bne.n	800b2d8 <memcpy+0xc>
 800b2d6:	4770      	bx	lr
 800b2d8:	b510      	push	{r4, lr}
 800b2da:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b2de:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b2e2:	4291      	cmp	r1, r2
 800b2e4:	d1f9      	bne.n	800b2da <memcpy+0xe>
 800b2e6:	bd10      	pop	{r4, pc}

0800b2e8 <nan>:
 800b2e8:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800b2f0 <nan+0x8>
 800b2ec:	4770      	bx	lr
 800b2ee:	bf00      	nop
 800b2f0:	00000000 	.word	0x00000000
 800b2f4:	7ff80000 	.word	0x7ff80000

0800b2f8 <__assert_func>:
 800b2f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b2fa:	4614      	mov	r4, r2
 800b2fc:	461a      	mov	r2, r3
 800b2fe:	4b09      	ldr	r3, [pc, #36]	@ (800b324 <__assert_func+0x2c>)
 800b300:	681b      	ldr	r3, [r3, #0]
 800b302:	4605      	mov	r5, r0
 800b304:	68d8      	ldr	r0, [r3, #12]
 800b306:	b14c      	cbz	r4, 800b31c <__assert_func+0x24>
 800b308:	4b07      	ldr	r3, [pc, #28]	@ (800b328 <__assert_func+0x30>)
 800b30a:	9100      	str	r1, [sp, #0]
 800b30c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b310:	4906      	ldr	r1, [pc, #24]	@ (800b32c <__assert_func+0x34>)
 800b312:	462b      	mov	r3, r5
 800b314:	f000 fba8 	bl	800ba68 <fiprintf>
 800b318:	f000 fbb8 	bl	800ba8c <abort>
 800b31c:	4b04      	ldr	r3, [pc, #16]	@ (800b330 <__assert_func+0x38>)
 800b31e:	461c      	mov	r4, r3
 800b320:	e7f3      	b.n	800b30a <__assert_func+0x12>
 800b322:	bf00      	nop
 800b324:	2000001c 	.word	0x2000001c
 800b328:	0800c182 	.word	0x0800c182
 800b32c:	0800c18f 	.word	0x0800c18f
 800b330:	0800c1bd 	.word	0x0800c1bd

0800b334 <_calloc_r>:
 800b334:	b570      	push	{r4, r5, r6, lr}
 800b336:	fba1 5402 	umull	r5, r4, r1, r2
 800b33a:	b934      	cbnz	r4, 800b34a <_calloc_r+0x16>
 800b33c:	4629      	mov	r1, r5
 800b33e:	f7fe f9cb 	bl	80096d8 <_malloc_r>
 800b342:	4606      	mov	r6, r0
 800b344:	b928      	cbnz	r0, 800b352 <_calloc_r+0x1e>
 800b346:	4630      	mov	r0, r6
 800b348:	bd70      	pop	{r4, r5, r6, pc}
 800b34a:	220c      	movs	r2, #12
 800b34c:	6002      	str	r2, [r0, #0]
 800b34e:	2600      	movs	r6, #0
 800b350:	e7f9      	b.n	800b346 <_calloc_r+0x12>
 800b352:	462a      	mov	r2, r5
 800b354:	4621      	mov	r1, r4
 800b356:	f7fd fa6a 	bl	800882e <memset>
 800b35a:	e7f4      	b.n	800b346 <_calloc_r+0x12>

0800b35c <rshift>:
 800b35c:	6903      	ldr	r3, [r0, #16]
 800b35e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b362:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b366:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b36a:	f100 0414 	add.w	r4, r0, #20
 800b36e:	dd45      	ble.n	800b3fc <rshift+0xa0>
 800b370:	f011 011f 	ands.w	r1, r1, #31
 800b374:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b378:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b37c:	d10c      	bne.n	800b398 <rshift+0x3c>
 800b37e:	f100 0710 	add.w	r7, r0, #16
 800b382:	4629      	mov	r1, r5
 800b384:	42b1      	cmp	r1, r6
 800b386:	d334      	bcc.n	800b3f2 <rshift+0x96>
 800b388:	1a9b      	subs	r3, r3, r2
 800b38a:	009b      	lsls	r3, r3, #2
 800b38c:	1eea      	subs	r2, r5, #3
 800b38e:	4296      	cmp	r6, r2
 800b390:	bf38      	it	cc
 800b392:	2300      	movcc	r3, #0
 800b394:	4423      	add	r3, r4
 800b396:	e015      	b.n	800b3c4 <rshift+0x68>
 800b398:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b39c:	f1c1 0820 	rsb	r8, r1, #32
 800b3a0:	40cf      	lsrs	r7, r1
 800b3a2:	f105 0e04 	add.w	lr, r5, #4
 800b3a6:	46a1      	mov	r9, r4
 800b3a8:	4576      	cmp	r6, lr
 800b3aa:	46f4      	mov	ip, lr
 800b3ac:	d815      	bhi.n	800b3da <rshift+0x7e>
 800b3ae:	1a9a      	subs	r2, r3, r2
 800b3b0:	0092      	lsls	r2, r2, #2
 800b3b2:	3a04      	subs	r2, #4
 800b3b4:	3501      	adds	r5, #1
 800b3b6:	42ae      	cmp	r6, r5
 800b3b8:	bf38      	it	cc
 800b3ba:	2200      	movcc	r2, #0
 800b3bc:	18a3      	adds	r3, r4, r2
 800b3be:	50a7      	str	r7, [r4, r2]
 800b3c0:	b107      	cbz	r7, 800b3c4 <rshift+0x68>
 800b3c2:	3304      	adds	r3, #4
 800b3c4:	1b1a      	subs	r2, r3, r4
 800b3c6:	42a3      	cmp	r3, r4
 800b3c8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b3cc:	bf08      	it	eq
 800b3ce:	2300      	moveq	r3, #0
 800b3d0:	6102      	str	r2, [r0, #16]
 800b3d2:	bf08      	it	eq
 800b3d4:	6143      	streq	r3, [r0, #20]
 800b3d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b3da:	f8dc c000 	ldr.w	ip, [ip]
 800b3de:	fa0c fc08 	lsl.w	ip, ip, r8
 800b3e2:	ea4c 0707 	orr.w	r7, ip, r7
 800b3e6:	f849 7b04 	str.w	r7, [r9], #4
 800b3ea:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b3ee:	40cf      	lsrs	r7, r1
 800b3f0:	e7da      	b.n	800b3a8 <rshift+0x4c>
 800b3f2:	f851 cb04 	ldr.w	ip, [r1], #4
 800b3f6:	f847 cf04 	str.w	ip, [r7, #4]!
 800b3fa:	e7c3      	b.n	800b384 <rshift+0x28>
 800b3fc:	4623      	mov	r3, r4
 800b3fe:	e7e1      	b.n	800b3c4 <rshift+0x68>

0800b400 <__hexdig_fun>:
 800b400:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800b404:	2b09      	cmp	r3, #9
 800b406:	d802      	bhi.n	800b40e <__hexdig_fun+0xe>
 800b408:	3820      	subs	r0, #32
 800b40a:	b2c0      	uxtb	r0, r0
 800b40c:	4770      	bx	lr
 800b40e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800b412:	2b05      	cmp	r3, #5
 800b414:	d801      	bhi.n	800b41a <__hexdig_fun+0x1a>
 800b416:	3847      	subs	r0, #71	@ 0x47
 800b418:	e7f7      	b.n	800b40a <__hexdig_fun+0xa>
 800b41a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800b41e:	2b05      	cmp	r3, #5
 800b420:	d801      	bhi.n	800b426 <__hexdig_fun+0x26>
 800b422:	3827      	subs	r0, #39	@ 0x27
 800b424:	e7f1      	b.n	800b40a <__hexdig_fun+0xa>
 800b426:	2000      	movs	r0, #0
 800b428:	4770      	bx	lr
	...

0800b42c <__gethex>:
 800b42c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b430:	b085      	sub	sp, #20
 800b432:	468a      	mov	sl, r1
 800b434:	9302      	str	r3, [sp, #8]
 800b436:	680b      	ldr	r3, [r1, #0]
 800b438:	9001      	str	r0, [sp, #4]
 800b43a:	4690      	mov	r8, r2
 800b43c:	1c9c      	adds	r4, r3, #2
 800b43e:	46a1      	mov	r9, r4
 800b440:	f814 0b01 	ldrb.w	r0, [r4], #1
 800b444:	2830      	cmp	r0, #48	@ 0x30
 800b446:	d0fa      	beq.n	800b43e <__gethex+0x12>
 800b448:	eba9 0303 	sub.w	r3, r9, r3
 800b44c:	f1a3 0b02 	sub.w	fp, r3, #2
 800b450:	f7ff ffd6 	bl	800b400 <__hexdig_fun>
 800b454:	4605      	mov	r5, r0
 800b456:	2800      	cmp	r0, #0
 800b458:	d168      	bne.n	800b52c <__gethex+0x100>
 800b45a:	49a0      	ldr	r1, [pc, #640]	@ (800b6dc <__gethex+0x2b0>)
 800b45c:	2201      	movs	r2, #1
 800b45e:	4648      	mov	r0, r9
 800b460:	f7ff ff12 	bl	800b288 <strncmp>
 800b464:	4607      	mov	r7, r0
 800b466:	2800      	cmp	r0, #0
 800b468:	d167      	bne.n	800b53a <__gethex+0x10e>
 800b46a:	f899 0001 	ldrb.w	r0, [r9, #1]
 800b46e:	4626      	mov	r6, r4
 800b470:	f7ff ffc6 	bl	800b400 <__hexdig_fun>
 800b474:	2800      	cmp	r0, #0
 800b476:	d062      	beq.n	800b53e <__gethex+0x112>
 800b478:	4623      	mov	r3, r4
 800b47a:	7818      	ldrb	r0, [r3, #0]
 800b47c:	2830      	cmp	r0, #48	@ 0x30
 800b47e:	4699      	mov	r9, r3
 800b480:	f103 0301 	add.w	r3, r3, #1
 800b484:	d0f9      	beq.n	800b47a <__gethex+0x4e>
 800b486:	f7ff ffbb 	bl	800b400 <__hexdig_fun>
 800b48a:	fab0 f580 	clz	r5, r0
 800b48e:	096d      	lsrs	r5, r5, #5
 800b490:	f04f 0b01 	mov.w	fp, #1
 800b494:	464a      	mov	r2, r9
 800b496:	4616      	mov	r6, r2
 800b498:	3201      	adds	r2, #1
 800b49a:	7830      	ldrb	r0, [r6, #0]
 800b49c:	f7ff ffb0 	bl	800b400 <__hexdig_fun>
 800b4a0:	2800      	cmp	r0, #0
 800b4a2:	d1f8      	bne.n	800b496 <__gethex+0x6a>
 800b4a4:	498d      	ldr	r1, [pc, #564]	@ (800b6dc <__gethex+0x2b0>)
 800b4a6:	2201      	movs	r2, #1
 800b4a8:	4630      	mov	r0, r6
 800b4aa:	f7ff feed 	bl	800b288 <strncmp>
 800b4ae:	2800      	cmp	r0, #0
 800b4b0:	d13f      	bne.n	800b532 <__gethex+0x106>
 800b4b2:	b944      	cbnz	r4, 800b4c6 <__gethex+0x9a>
 800b4b4:	1c74      	adds	r4, r6, #1
 800b4b6:	4622      	mov	r2, r4
 800b4b8:	4616      	mov	r6, r2
 800b4ba:	3201      	adds	r2, #1
 800b4bc:	7830      	ldrb	r0, [r6, #0]
 800b4be:	f7ff ff9f 	bl	800b400 <__hexdig_fun>
 800b4c2:	2800      	cmp	r0, #0
 800b4c4:	d1f8      	bne.n	800b4b8 <__gethex+0x8c>
 800b4c6:	1ba4      	subs	r4, r4, r6
 800b4c8:	00a7      	lsls	r7, r4, #2
 800b4ca:	7833      	ldrb	r3, [r6, #0]
 800b4cc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800b4d0:	2b50      	cmp	r3, #80	@ 0x50
 800b4d2:	d13e      	bne.n	800b552 <__gethex+0x126>
 800b4d4:	7873      	ldrb	r3, [r6, #1]
 800b4d6:	2b2b      	cmp	r3, #43	@ 0x2b
 800b4d8:	d033      	beq.n	800b542 <__gethex+0x116>
 800b4da:	2b2d      	cmp	r3, #45	@ 0x2d
 800b4dc:	d034      	beq.n	800b548 <__gethex+0x11c>
 800b4de:	1c71      	adds	r1, r6, #1
 800b4e0:	2400      	movs	r4, #0
 800b4e2:	7808      	ldrb	r0, [r1, #0]
 800b4e4:	f7ff ff8c 	bl	800b400 <__hexdig_fun>
 800b4e8:	1e43      	subs	r3, r0, #1
 800b4ea:	b2db      	uxtb	r3, r3
 800b4ec:	2b18      	cmp	r3, #24
 800b4ee:	d830      	bhi.n	800b552 <__gethex+0x126>
 800b4f0:	f1a0 0210 	sub.w	r2, r0, #16
 800b4f4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b4f8:	f7ff ff82 	bl	800b400 <__hexdig_fun>
 800b4fc:	f100 3cff 	add.w	ip, r0, #4294967295
 800b500:	fa5f fc8c 	uxtb.w	ip, ip
 800b504:	f1bc 0f18 	cmp.w	ip, #24
 800b508:	f04f 030a 	mov.w	r3, #10
 800b50c:	d91e      	bls.n	800b54c <__gethex+0x120>
 800b50e:	b104      	cbz	r4, 800b512 <__gethex+0xe6>
 800b510:	4252      	negs	r2, r2
 800b512:	4417      	add	r7, r2
 800b514:	f8ca 1000 	str.w	r1, [sl]
 800b518:	b1ed      	cbz	r5, 800b556 <__gethex+0x12a>
 800b51a:	f1bb 0f00 	cmp.w	fp, #0
 800b51e:	bf0c      	ite	eq
 800b520:	2506      	moveq	r5, #6
 800b522:	2500      	movne	r5, #0
 800b524:	4628      	mov	r0, r5
 800b526:	b005      	add	sp, #20
 800b528:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b52c:	2500      	movs	r5, #0
 800b52e:	462c      	mov	r4, r5
 800b530:	e7b0      	b.n	800b494 <__gethex+0x68>
 800b532:	2c00      	cmp	r4, #0
 800b534:	d1c7      	bne.n	800b4c6 <__gethex+0x9a>
 800b536:	4627      	mov	r7, r4
 800b538:	e7c7      	b.n	800b4ca <__gethex+0x9e>
 800b53a:	464e      	mov	r6, r9
 800b53c:	462f      	mov	r7, r5
 800b53e:	2501      	movs	r5, #1
 800b540:	e7c3      	b.n	800b4ca <__gethex+0x9e>
 800b542:	2400      	movs	r4, #0
 800b544:	1cb1      	adds	r1, r6, #2
 800b546:	e7cc      	b.n	800b4e2 <__gethex+0xb6>
 800b548:	2401      	movs	r4, #1
 800b54a:	e7fb      	b.n	800b544 <__gethex+0x118>
 800b54c:	fb03 0002 	mla	r0, r3, r2, r0
 800b550:	e7ce      	b.n	800b4f0 <__gethex+0xc4>
 800b552:	4631      	mov	r1, r6
 800b554:	e7de      	b.n	800b514 <__gethex+0xe8>
 800b556:	eba6 0309 	sub.w	r3, r6, r9
 800b55a:	3b01      	subs	r3, #1
 800b55c:	4629      	mov	r1, r5
 800b55e:	2b07      	cmp	r3, #7
 800b560:	dc0a      	bgt.n	800b578 <__gethex+0x14c>
 800b562:	9801      	ldr	r0, [sp, #4]
 800b564:	f7fe f944 	bl	80097f0 <_Balloc>
 800b568:	4604      	mov	r4, r0
 800b56a:	b940      	cbnz	r0, 800b57e <__gethex+0x152>
 800b56c:	4b5c      	ldr	r3, [pc, #368]	@ (800b6e0 <__gethex+0x2b4>)
 800b56e:	4602      	mov	r2, r0
 800b570:	21e4      	movs	r1, #228	@ 0xe4
 800b572:	485c      	ldr	r0, [pc, #368]	@ (800b6e4 <__gethex+0x2b8>)
 800b574:	f7ff fec0 	bl	800b2f8 <__assert_func>
 800b578:	3101      	adds	r1, #1
 800b57a:	105b      	asrs	r3, r3, #1
 800b57c:	e7ef      	b.n	800b55e <__gethex+0x132>
 800b57e:	f100 0a14 	add.w	sl, r0, #20
 800b582:	2300      	movs	r3, #0
 800b584:	4655      	mov	r5, sl
 800b586:	469b      	mov	fp, r3
 800b588:	45b1      	cmp	r9, r6
 800b58a:	d337      	bcc.n	800b5fc <__gethex+0x1d0>
 800b58c:	f845 bb04 	str.w	fp, [r5], #4
 800b590:	eba5 050a 	sub.w	r5, r5, sl
 800b594:	10ad      	asrs	r5, r5, #2
 800b596:	6125      	str	r5, [r4, #16]
 800b598:	4658      	mov	r0, fp
 800b59a:	f7fe fa1b 	bl	80099d4 <__hi0bits>
 800b59e:	016d      	lsls	r5, r5, #5
 800b5a0:	f8d8 6000 	ldr.w	r6, [r8]
 800b5a4:	1a2d      	subs	r5, r5, r0
 800b5a6:	42b5      	cmp	r5, r6
 800b5a8:	dd54      	ble.n	800b654 <__gethex+0x228>
 800b5aa:	1bad      	subs	r5, r5, r6
 800b5ac:	4629      	mov	r1, r5
 800b5ae:	4620      	mov	r0, r4
 800b5b0:	f7fe fda7 	bl	800a102 <__any_on>
 800b5b4:	4681      	mov	r9, r0
 800b5b6:	b178      	cbz	r0, 800b5d8 <__gethex+0x1ac>
 800b5b8:	1e6b      	subs	r3, r5, #1
 800b5ba:	1159      	asrs	r1, r3, #5
 800b5bc:	f003 021f 	and.w	r2, r3, #31
 800b5c0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800b5c4:	f04f 0901 	mov.w	r9, #1
 800b5c8:	fa09 f202 	lsl.w	r2, r9, r2
 800b5cc:	420a      	tst	r2, r1
 800b5ce:	d003      	beq.n	800b5d8 <__gethex+0x1ac>
 800b5d0:	454b      	cmp	r3, r9
 800b5d2:	dc36      	bgt.n	800b642 <__gethex+0x216>
 800b5d4:	f04f 0902 	mov.w	r9, #2
 800b5d8:	4629      	mov	r1, r5
 800b5da:	4620      	mov	r0, r4
 800b5dc:	f7ff febe 	bl	800b35c <rshift>
 800b5e0:	442f      	add	r7, r5
 800b5e2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b5e6:	42bb      	cmp	r3, r7
 800b5e8:	da42      	bge.n	800b670 <__gethex+0x244>
 800b5ea:	9801      	ldr	r0, [sp, #4]
 800b5ec:	4621      	mov	r1, r4
 800b5ee:	f7fe f93f 	bl	8009870 <_Bfree>
 800b5f2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b5f4:	2300      	movs	r3, #0
 800b5f6:	6013      	str	r3, [r2, #0]
 800b5f8:	25a3      	movs	r5, #163	@ 0xa3
 800b5fa:	e793      	b.n	800b524 <__gethex+0xf8>
 800b5fc:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800b600:	2a2e      	cmp	r2, #46	@ 0x2e
 800b602:	d012      	beq.n	800b62a <__gethex+0x1fe>
 800b604:	2b20      	cmp	r3, #32
 800b606:	d104      	bne.n	800b612 <__gethex+0x1e6>
 800b608:	f845 bb04 	str.w	fp, [r5], #4
 800b60c:	f04f 0b00 	mov.w	fp, #0
 800b610:	465b      	mov	r3, fp
 800b612:	7830      	ldrb	r0, [r6, #0]
 800b614:	9303      	str	r3, [sp, #12]
 800b616:	f7ff fef3 	bl	800b400 <__hexdig_fun>
 800b61a:	9b03      	ldr	r3, [sp, #12]
 800b61c:	f000 000f 	and.w	r0, r0, #15
 800b620:	4098      	lsls	r0, r3
 800b622:	ea4b 0b00 	orr.w	fp, fp, r0
 800b626:	3304      	adds	r3, #4
 800b628:	e7ae      	b.n	800b588 <__gethex+0x15c>
 800b62a:	45b1      	cmp	r9, r6
 800b62c:	d8ea      	bhi.n	800b604 <__gethex+0x1d8>
 800b62e:	492b      	ldr	r1, [pc, #172]	@ (800b6dc <__gethex+0x2b0>)
 800b630:	9303      	str	r3, [sp, #12]
 800b632:	2201      	movs	r2, #1
 800b634:	4630      	mov	r0, r6
 800b636:	f7ff fe27 	bl	800b288 <strncmp>
 800b63a:	9b03      	ldr	r3, [sp, #12]
 800b63c:	2800      	cmp	r0, #0
 800b63e:	d1e1      	bne.n	800b604 <__gethex+0x1d8>
 800b640:	e7a2      	b.n	800b588 <__gethex+0x15c>
 800b642:	1ea9      	subs	r1, r5, #2
 800b644:	4620      	mov	r0, r4
 800b646:	f7fe fd5c 	bl	800a102 <__any_on>
 800b64a:	2800      	cmp	r0, #0
 800b64c:	d0c2      	beq.n	800b5d4 <__gethex+0x1a8>
 800b64e:	f04f 0903 	mov.w	r9, #3
 800b652:	e7c1      	b.n	800b5d8 <__gethex+0x1ac>
 800b654:	da09      	bge.n	800b66a <__gethex+0x23e>
 800b656:	1b75      	subs	r5, r6, r5
 800b658:	4621      	mov	r1, r4
 800b65a:	9801      	ldr	r0, [sp, #4]
 800b65c:	462a      	mov	r2, r5
 800b65e:	f7fe fb17 	bl	8009c90 <__lshift>
 800b662:	1b7f      	subs	r7, r7, r5
 800b664:	4604      	mov	r4, r0
 800b666:	f100 0a14 	add.w	sl, r0, #20
 800b66a:	f04f 0900 	mov.w	r9, #0
 800b66e:	e7b8      	b.n	800b5e2 <__gethex+0x1b6>
 800b670:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b674:	42bd      	cmp	r5, r7
 800b676:	dd6f      	ble.n	800b758 <__gethex+0x32c>
 800b678:	1bed      	subs	r5, r5, r7
 800b67a:	42ae      	cmp	r6, r5
 800b67c:	dc34      	bgt.n	800b6e8 <__gethex+0x2bc>
 800b67e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b682:	2b02      	cmp	r3, #2
 800b684:	d022      	beq.n	800b6cc <__gethex+0x2a0>
 800b686:	2b03      	cmp	r3, #3
 800b688:	d024      	beq.n	800b6d4 <__gethex+0x2a8>
 800b68a:	2b01      	cmp	r3, #1
 800b68c:	d115      	bne.n	800b6ba <__gethex+0x28e>
 800b68e:	42ae      	cmp	r6, r5
 800b690:	d113      	bne.n	800b6ba <__gethex+0x28e>
 800b692:	2e01      	cmp	r6, #1
 800b694:	d10b      	bne.n	800b6ae <__gethex+0x282>
 800b696:	9a02      	ldr	r2, [sp, #8]
 800b698:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b69c:	6013      	str	r3, [r2, #0]
 800b69e:	2301      	movs	r3, #1
 800b6a0:	6123      	str	r3, [r4, #16]
 800b6a2:	f8ca 3000 	str.w	r3, [sl]
 800b6a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b6a8:	2562      	movs	r5, #98	@ 0x62
 800b6aa:	601c      	str	r4, [r3, #0]
 800b6ac:	e73a      	b.n	800b524 <__gethex+0xf8>
 800b6ae:	1e71      	subs	r1, r6, #1
 800b6b0:	4620      	mov	r0, r4
 800b6b2:	f7fe fd26 	bl	800a102 <__any_on>
 800b6b6:	2800      	cmp	r0, #0
 800b6b8:	d1ed      	bne.n	800b696 <__gethex+0x26a>
 800b6ba:	9801      	ldr	r0, [sp, #4]
 800b6bc:	4621      	mov	r1, r4
 800b6be:	f7fe f8d7 	bl	8009870 <_Bfree>
 800b6c2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b6c4:	2300      	movs	r3, #0
 800b6c6:	6013      	str	r3, [r2, #0]
 800b6c8:	2550      	movs	r5, #80	@ 0x50
 800b6ca:	e72b      	b.n	800b524 <__gethex+0xf8>
 800b6cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b6ce:	2b00      	cmp	r3, #0
 800b6d0:	d1f3      	bne.n	800b6ba <__gethex+0x28e>
 800b6d2:	e7e0      	b.n	800b696 <__gethex+0x26a>
 800b6d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d1dd      	bne.n	800b696 <__gethex+0x26a>
 800b6da:	e7ee      	b.n	800b6ba <__gethex+0x28e>
 800b6dc:	0800c167 	.word	0x0800c167
 800b6e0:	0800c0fd 	.word	0x0800c0fd
 800b6e4:	0800c1be 	.word	0x0800c1be
 800b6e8:	1e6f      	subs	r7, r5, #1
 800b6ea:	f1b9 0f00 	cmp.w	r9, #0
 800b6ee:	d130      	bne.n	800b752 <__gethex+0x326>
 800b6f0:	b127      	cbz	r7, 800b6fc <__gethex+0x2d0>
 800b6f2:	4639      	mov	r1, r7
 800b6f4:	4620      	mov	r0, r4
 800b6f6:	f7fe fd04 	bl	800a102 <__any_on>
 800b6fa:	4681      	mov	r9, r0
 800b6fc:	117a      	asrs	r2, r7, #5
 800b6fe:	2301      	movs	r3, #1
 800b700:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b704:	f007 071f 	and.w	r7, r7, #31
 800b708:	40bb      	lsls	r3, r7
 800b70a:	4213      	tst	r3, r2
 800b70c:	4629      	mov	r1, r5
 800b70e:	4620      	mov	r0, r4
 800b710:	bf18      	it	ne
 800b712:	f049 0902 	orrne.w	r9, r9, #2
 800b716:	f7ff fe21 	bl	800b35c <rshift>
 800b71a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800b71e:	1b76      	subs	r6, r6, r5
 800b720:	2502      	movs	r5, #2
 800b722:	f1b9 0f00 	cmp.w	r9, #0
 800b726:	d047      	beq.n	800b7b8 <__gethex+0x38c>
 800b728:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b72c:	2b02      	cmp	r3, #2
 800b72e:	d015      	beq.n	800b75c <__gethex+0x330>
 800b730:	2b03      	cmp	r3, #3
 800b732:	d017      	beq.n	800b764 <__gethex+0x338>
 800b734:	2b01      	cmp	r3, #1
 800b736:	d109      	bne.n	800b74c <__gethex+0x320>
 800b738:	f019 0f02 	tst.w	r9, #2
 800b73c:	d006      	beq.n	800b74c <__gethex+0x320>
 800b73e:	f8da 3000 	ldr.w	r3, [sl]
 800b742:	ea49 0903 	orr.w	r9, r9, r3
 800b746:	f019 0f01 	tst.w	r9, #1
 800b74a:	d10e      	bne.n	800b76a <__gethex+0x33e>
 800b74c:	f045 0510 	orr.w	r5, r5, #16
 800b750:	e032      	b.n	800b7b8 <__gethex+0x38c>
 800b752:	f04f 0901 	mov.w	r9, #1
 800b756:	e7d1      	b.n	800b6fc <__gethex+0x2d0>
 800b758:	2501      	movs	r5, #1
 800b75a:	e7e2      	b.n	800b722 <__gethex+0x2f6>
 800b75c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b75e:	f1c3 0301 	rsb	r3, r3, #1
 800b762:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b764:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b766:	2b00      	cmp	r3, #0
 800b768:	d0f0      	beq.n	800b74c <__gethex+0x320>
 800b76a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b76e:	f104 0314 	add.w	r3, r4, #20
 800b772:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b776:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b77a:	f04f 0c00 	mov.w	ip, #0
 800b77e:	4618      	mov	r0, r3
 800b780:	f853 2b04 	ldr.w	r2, [r3], #4
 800b784:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b788:	d01b      	beq.n	800b7c2 <__gethex+0x396>
 800b78a:	3201      	adds	r2, #1
 800b78c:	6002      	str	r2, [r0, #0]
 800b78e:	2d02      	cmp	r5, #2
 800b790:	f104 0314 	add.w	r3, r4, #20
 800b794:	d13c      	bne.n	800b810 <__gethex+0x3e4>
 800b796:	f8d8 2000 	ldr.w	r2, [r8]
 800b79a:	3a01      	subs	r2, #1
 800b79c:	42b2      	cmp	r2, r6
 800b79e:	d109      	bne.n	800b7b4 <__gethex+0x388>
 800b7a0:	1171      	asrs	r1, r6, #5
 800b7a2:	2201      	movs	r2, #1
 800b7a4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b7a8:	f006 061f 	and.w	r6, r6, #31
 800b7ac:	fa02 f606 	lsl.w	r6, r2, r6
 800b7b0:	421e      	tst	r6, r3
 800b7b2:	d13a      	bne.n	800b82a <__gethex+0x3fe>
 800b7b4:	f045 0520 	orr.w	r5, r5, #32
 800b7b8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b7ba:	601c      	str	r4, [r3, #0]
 800b7bc:	9b02      	ldr	r3, [sp, #8]
 800b7be:	601f      	str	r7, [r3, #0]
 800b7c0:	e6b0      	b.n	800b524 <__gethex+0xf8>
 800b7c2:	4299      	cmp	r1, r3
 800b7c4:	f843 cc04 	str.w	ip, [r3, #-4]
 800b7c8:	d8d9      	bhi.n	800b77e <__gethex+0x352>
 800b7ca:	68a3      	ldr	r3, [r4, #8]
 800b7cc:	459b      	cmp	fp, r3
 800b7ce:	db17      	blt.n	800b800 <__gethex+0x3d4>
 800b7d0:	6861      	ldr	r1, [r4, #4]
 800b7d2:	9801      	ldr	r0, [sp, #4]
 800b7d4:	3101      	adds	r1, #1
 800b7d6:	f7fe f80b 	bl	80097f0 <_Balloc>
 800b7da:	4681      	mov	r9, r0
 800b7dc:	b918      	cbnz	r0, 800b7e6 <__gethex+0x3ba>
 800b7de:	4b1a      	ldr	r3, [pc, #104]	@ (800b848 <__gethex+0x41c>)
 800b7e0:	4602      	mov	r2, r0
 800b7e2:	2184      	movs	r1, #132	@ 0x84
 800b7e4:	e6c5      	b.n	800b572 <__gethex+0x146>
 800b7e6:	6922      	ldr	r2, [r4, #16]
 800b7e8:	3202      	adds	r2, #2
 800b7ea:	f104 010c 	add.w	r1, r4, #12
 800b7ee:	0092      	lsls	r2, r2, #2
 800b7f0:	300c      	adds	r0, #12
 800b7f2:	f7ff fd6b 	bl	800b2cc <memcpy>
 800b7f6:	4621      	mov	r1, r4
 800b7f8:	9801      	ldr	r0, [sp, #4]
 800b7fa:	f7fe f839 	bl	8009870 <_Bfree>
 800b7fe:	464c      	mov	r4, r9
 800b800:	6923      	ldr	r3, [r4, #16]
 800b802:	1c5a      	adds	r2, r3, #1
 800b804:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b808:	6122      	str	r2, [r4, #16]
 800b80a:	2201      	movs	r2, #1
 800b80c:	615a      	str	r2, [r3, #20]
 800b80e:	e7be      	b.n	800b78e <__gethex+0x362>
 800b810:	6922      	ldr	r2, [r4, #16]
 800b812:	455a      	cmp	r2, fp
 800b814:	dd0b      	ble.n	800b82e <__gethex+0x402>
 800b816:	2101      	movs	r1, #1
 800b818:	4620      	mov	r0, r4
 800b81a:	f7ff fd9f 	bl	800b35c <rshift>
 800b81e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b822:	3701      	adds	r7, #1
 800b824:	42bb      	cmp	r3, r7
 800b826:	f6ff aee0 	blt.w	800b5ea <__gethex+0x1be>
 800b82a:	2501      	movs	r5, #1
 800b82c:	e7c2      	b.n	800b7b4 <__gethex+0x388>
 800b82e:	f016 061f 	ands.w	r6, r6, #31
 800b832:	d0fa      	beq.n	800b82a <__gethex+0x3fe>
 800b834:	4453      	add	r3, sl
 800b836:	f1c6 0620 	rsb	r6, r6, #32
 800b83a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b83e:	f7fe f8c9 	bl	80099d4 <__hi0bits>
 800b842:	42b0      	cmp	r0, r6
 800b844:	dbe7      	blt.n	800b816 <__gethex+0x3ea>
 800b846:	e7f0      	b.n	800b82a <__gethex+0x3fe>
 800b848:	0800c0fd 	.word	0x0800c0fd

0800b84c <L_shift>:
 800b84c:	f1c2 0208 	rsb	r2, r2, #8
 800b850:	0092      	lsls	r2, r2, #2
 800b852:	b570      	push	{r4, r5, r6, lr}
 800b854:	f1c2 0620 	rsb	r6, r2, #32
 800b858:	6843      	ldr	r3, [r0, #4]
 800b85a:	6804      	ldr	r4, [r0, #0]
 800b85c:	fa03 f506 	lsl.w	r5, r3, r6
 800b860:	432c      	orrs	r4, r5
 800b862:	40d3      	lsrs	r3, r2
 800b864:	6004      	str	r4, [r0, #0]
 800b866:	f840 3f04 	str.w	r3, [r0, #4]!
 800b86a:	4288      	cmp	r0, r1
 800b86c:	d3f4      	bcc.n	800b858 <L_shift+0xc>
 800b86e:	bd70      	pop	{r4, r5, r6, pc}

0800b870 <__match>:
 800b870:	b530      	push	{r4, r5, lr}
 800b872:	6803      	ldr	r3, [r0, #0]
 800b874:	3301      	adds	r3, #1
 800b876:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b87a:	b914      	cbnz	r4, 800b882 <__match+0x12>
 800b87c:	6003      	str	r3, [r0, #0]
 800b87e:	2001      	movs	r0, #1
 800b880:	bd30      	pop	{r4, r5, pc}
 800b882:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b886:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800b88a:	2d19      	cmp	r5, #25
 800b88c:	bf98      	it	ls
 800b88e:	3220      	addls	r2, #32
 800b890:	42a2      	cmp	r2, r4
 800b892:	d0f0      	beq.n	800b876 <__match+0x6>
 800b894:	2000      	movs	r0, #0
 800b896:	e7f3      	b.n	800b880 <__match+0x10>

0800b898 <__hexnan>:
 800b898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b89c:	680b      	ldr	r3, [r1, #0]
 800b89e:	6801      	ldr	r1, [r0, #0]
 800b8a0:	115e      	asrs	r6, r3, #5
 800b8a2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b8a6:	f013 031f 	ands.w	r3, r3, #31
 800b8aa:	b087      	sub	sp, #28
 800b8ac:	bf18      	it	ne
 800b8ae:	3604      	addne	r6, #4
 800b8b0:	2500      	movs	r5, #0
 800b8b2:	1f37      	subs	r7, r6, #4
 800b8b4:	4682      	mov	sl, r0
 800b8b6:	4690      	mov	r8, r2
 800b8b8:	9301      	str	r3, [sp, #4]
 800b8ba:	f846 5c04 	str.w	r5, [r6, #-4]
 800b8be:	46b9      	mov	r9, r7
 800b8c0:	463c      	mov	r4, r7
 800b8c2:	9502      	str	r5, [sp, #8]
 800b8c4:	46ab      	mov	fp, r5
 800b8c6:	784a      	ldrb	r2, [r1, #1]
 800b8c8:	1c4b      	adds	r3, r1, #1
 800b8ca:	9303      	str	r3, [sp, #12]
 800b8cc:	b342      	cbz	r2, 800b920 <__hexnan+0x88>
 800b8ce:	4610      	mov	r0, r2
 800b8d0:	9105      	str	r1, [sp, #20]
 800b8d2:	9204      	str	r2, [sp, #16]
 800b8d4:	f7ff fd94 	bl	800b400 <__hexdig_fun>
 800b8d8:	2800      	cmp	r0, #0
 800b8da:	d151      	bne.n	800b980 <__hexnan+0xe8>
 800b8dc:	9a04      	ldr	r2, [sp, #16]
 800b8de:	9905      	ldr	r1, [sp, #20]
 800b8e0:	2a20      	cmp	r2, #32
 800b8e2:	d818      	bhi.n	800b916 <__hexnan+0x7e>
 800b8e4:	9b02      	ldr	r3, [sp, #8]
 800b8e6:	459b      	cmp	fp, r3
 800b8e8:	dd13      	ble.n	800b912 <__hexnan+0x7a>
 800b8ea:	454c      	cmp	r4, r9
 800b8ec:	d206      	bcs.n	800b8fc <__hexnan+0x64>
 800b8ee:	2d07      	cmp	r5, #7
 800b8f0:	dc04      	bgt.n	800b8fc <__hexnan+0x64>
 800b8f2:	462a      	mov	r2, r5
 800b8f4:	4649      	mov	r1, r9
 800b8f6:	4620      	mov	r0, r4
 800b8f8:	f7ff ffa8 	bl	800b84c <L_shift>
 800b8fc:	4544      	cmp	r4, r8
 800b8fe:	d952      	bls.n	800b9a6 <__hexnan+0x10e>
 800b900:	2300      	movs	r3, #0
 800b902:	f1a4 0904 	sub.w	r9, r4, #4
 800b906:	f844 3c04 	str.w	r3, [r4, #-4]
 800b90a:	f8cd b008 	str.w	fp, [sp, #8]
 800b90e:	464c      	mov	r4, r9
 800b910:	461d      	mov	r5, r3
 800b912:	9903      	ldr	r1, [sp, #12]
 800b914:	e7d7      	b.n	800b8c6 <__hexnan+0x2e>
 800b916:	2a29      	cmp	r2, #41	@ 0x29
 800b918:	d157      	bne.n	800b9ca <__hexnan+0x132>
 800b91a:	3102      	adds	r1, #2
 800b91c:	f8ca 1000 	str.w	r1, [sl]
 800b920:	f1bb 0f00 	cmp.w	fp, #0
 800b924:	d051      	beq.n	800b9ca <__hexnan+0x132>
 800b926:	454c      	cmp	r4, r9
 800b928:	d206      	bcs.n	800b938 <__hexnan+0xa0>
 800b92a:	2d07      	cmp	r5, #7
 800b92c:	dc04      	bgt.n	800b938 <__hexnan+0xa0>
 800b92e:	462a      	mov	r2, r5
 800b930:	4649      	mov	r1, r9
 800b932:	4620      	mov	r0, r4
 800b934:	f7ff ff8a 	bl	800b84c <L_shift>
 800b938:	4544      	cmp	r4, r8
 800b93a:	d936      	bls.n	800b9aa <__hexnan+0x112>
 800b93c:	f1a8 0204 	sub.w	r2, r8, #4
 800b940:	4623      	mov	r3, r4
 800b942:	f853 1b04 	ldr.w	r1, [r3], #4
 800b946:	f842 1f04 	str.w	r1, [r2, #4]!
 800b94a:	429f      	cmp	r7, r3
 800b94c:	d2f9      	bcs.n	800b942 <__hexnan+0xaa>
 800b94e:	1b3b      	subs	r3, r7, r4
 800b950:	f023 0303 	bic.w	r3, r3, #3
 800b954:	3304      	adds	r3, #4
 800b956:	3401      	adds	r4, #1
 800b958:	3e03      	subs	r6, #3
 800b95a:	42b4      	cmp	r4, r6
 800b95c:	bf88      	it	hi
 800b95e:	2304      	movhi	r3, #4
 800b960:	4443      	add	r3, r8
 800b962:	2200      	movs	r2, #0
 800b964:	f843 2b04 	str.w	r2, [r3], #4
 800b968:	429f      	cmp	r7, r3
 800b96a:	d2fb      	bcs.n	800b964 <__hexnan+0xcc>
 800b96c:	683b      	ldr	r3, [r7, #0]
 800b96e:	b91b      	cbnz	r3, 800b978 <__hexnan+0xe0>
 800b970:	4547      	cmp	r7, r8
 800b972:	d128      	bne.n	800b9c6 <__hexnan+0x12e>
 800b974:	2301      	movs	r3, #1
 800b976:	603b      	str	r3, [r7, #0]
 800b978:	2005      	movs	r0, #5
 800b97a:	b007      	add	sp, #28
 800b97c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b980:	3501      	adds	r5, #1
 800b982:	2d08      	cmp	r5, #8
 800b984:	f10b 0b01 	add.w	fp, fp, #1
 800b988:	dd06      	ble.n	800b998 <__hexnan+0x100>
 800b98a:	4544      	cmp	r4, r8
 800b98c:	d9c1      	bls.n	800b912 <__hexnan+0x7a>
 800b98e:	2300      	movs	r3, #0
 800b990:	f844 3c04 	str.w	r3, [r4, #-4]
 800b994:	2501      	movs	r5, #1
 800b996:	3c04      	subs	r4, #4
 800b998:	6822      	ldr	r2, [r4, #0]
 800b99a:	f000 000f 	and.w	r0, r0, #15
 800b99e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b9a2:	6020      	str	r0, [r4, #0]
 800b9a4:	e7b5      	b.n	800b912 <__hexnan+0x7a>
 800b9a6:	2508      	movs	r5, #8
 800b9a8:	e7b3      	b.n	800b912 <__hexnan+0x7a>
 800b9aa:	9b01      	ldr	r3, [sp, #4]
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d0dd      	beq.n	800b96c <__hexnan+0xd4>
 800b9b0:	f1c3 0320 	rsb	r3, r3, #32
 800b9b4:	f04f 32ff 	mov.w	r2, #4294967295
 800b9b8:	40da      	lsrs	r2, r3
 800b9ba:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b9be:	4013      	ands	r3, r2
 800b9c0:	f846 3c04 	str.w	r3, [r6, #-4]
 800b9c4:	e7d2      	b.n	800b96c <__hexnan+0xd4>
 800b9c6:	3f04      	subs	r7, #4
 800b9c8:	e7d0      	b.n	800b96c <__hexnan+0xd4>
 800b9ca:	2004      	movs	r0, #4
 800b9cc:	e7d5      	b.n	800b97a <__hexnan+0xe2>

0800b9ce <__ascii_mbtowc>:
 800b9ce:	b082      	sub	sp, #8
 800b9d0:	b901      	cbnz	r1, 800b9d4 <__ascii_mbtowc+0x6>
 800b9d2:	a901      	add	r1, sp, #4
 800b9d4:	b142      	cbz	r2, 800b9e8 <__ascii_mbtowc+0x1a>
 800b9d6:	b14b      	cbz	r3, 800b9ec <__ascii_mbtowc+0x1e>
 800b9d8:	7813      	ldrb	r3, [r2, #0]
 800b9da:	600b      	str	r3, [r1, #0]
 800b9dc:	7812      	ldrb	r2, [r2, #0]
 800b9de:	1e10      	subs	r0, r2, #0
 800b9e0:	bf18      	it	ne
 800b9e2:	2001      	movne	r0, #1
 800b9e4:	b002      	add	sp, #8
 800b9e6:	4770      	bx	lr
 800b9e8:	4610      	mov	r0, r2
 800b9ea:	e7fb      	b.n	800b9e4 <__ascii_mbtowc+0x16>
 800b9ec:	f06f 0001 	mvn.w	r0, #1
 800b9f0:	e7f8      	b.n	800b9e4 <__ascii_mbtowc+0x16>

0800b9f2 <_realloc_r>:
 800b9f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9f6:	4607      	mov	r7, r0
 800b9f8:	4614      	mov	r4, r2
 800b9fa:	460d      	mov	r5, r1
 800b9fc:	b921      	cbnz	r1, 800ba08 <_realloc_r+0x16>
 800b9fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ba02:	4611      	mov	r1, r2
 800ba04:	f7fd be68 	b.w	80096d8 <_malloc_r>
 800ba08:	b92a      	cbnz	r2, 800ba16 <_realloc_r+0x24>
 800ba0a:	f7fd fdf1 	bl	80095f0 <_free_r>
 800ba0e:	4625      	mov	r5, r4
 800ba10:	4628      	mov	r0, r5
 800ba12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba16:	f000 f840 	bl	800ba9a <_malloc_usable_size_r>
 800ba1a:	4284      	cmp	r4, r0
 800ba1c:	4606      	mov	r6, r0
 800ba1e:	d802      	bhi.n	800ba26 <_realloc_r+0x34>
 800ba20:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ba24:	d8f4      	bhi.n	800ba10 <_realloc_r+0x1e>
 800ba26:	4621      	mov	r1, r4
 800ba28:	4638      	mov	r0, r7
 800ba2a:	f7fd fe55 	bl	80096d8 <_malloc_r>
 800ba2e:	4680      	mov	r8, r0
 800ba30:	b908      	cbnz	r0, 800ba36 <_realloc_r+0x44>
 800ba32:	4645      	mov	r5, r8
 800ba34:	e7ec      	b.n	800ba10 <_realloc_r+0x1e>
 800ba36:	42b4      	cmp	r4, r6
 800ba38:	4622      	mov	r2, r4
 800ba3a:	4629      	mov	r1, r5
 800ba3c:	bf28      	it	cs
 800ba3e:	4632      	movcs	r2, r6
 800ba40:	f7ff fc44 	bl	800b2cc <memcpy>
 800ba44:	4629      	mov	r1, r5
 800ba46:	4638      	mov	r0, r7
 800ba48:	f7fd fdd2 	bl	80095f0 <_free_r>
 800ba4c:	e7f1      	b.n	800ba32 <_realloc_r+0x40>

0800ba4e <__ascii_wctomb>:
 800ba4e:	4603      	mov	r3, r0
 800ba50:	4608      	mov	r0, r1
 800ba52:	b141      	cbz	r1, 800ba66 <__ascii_wctomb+0x18>
 800ba54:	2aff      	cmp	r2, #255	@ 0xff
 800ba56:	d904      	bls.n	800ba62 <__ascii_wctomb+0x14>
 800ba58:	228a      	movs	r2, #138	@ 0x8a
 800ba5a:	601a      	str	r2, [r3, #0]
 800ba5c:	f04f 30ff 	mov.w	r0, #4294967295
 800ba60:	4770      	bx	lr
 800ba62:	700a      	strb	r2, [r1, #0]
 800ba64:	2001      	movs	r0, #1
 800ba66:	4770      	bx	lr

0800ba68 <fiprintf>:
 800ba68:	b40e      	push	{r1, r2, r3}
 800ba6a:	b503      	push	{r0, r1, lr}
 800ba6c:	4601      	mov	r1, r0
 800ba6e:	ab03      	add	r3, sp, #12
 800ba70:	4805      	ldr	r0, [pc, #20]	@ (800ba88 <fiprintf+0x20>)
 800ba72:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba76:	6800      	ldr	r0, [r0, #0]
 800ba78:	9301      	str	r3, [sp, #4]
 800ba7a:	f000 f83f 	bl	800bafc <_vfiprintf_r>
 800ba7e:	b002      	add	sp, #8
 800ba80:	f85d eb04 	ldr.w	lr, [sp], #4
 800ba84:	b003      	add	sp, #12
 800ba86:	4770      	bx	lr
 800ba88:	2000001c 	.word	0x2000001c

0800ba8c <abort>:
 800ba8c:	b508      	push	{r3, lr}
 800ba8e:	2006      	movs	r0, #6
 800ba90:	f000 fa08 	bl	800bea4 <raise>
 800ba94:	2001      	movs	r0, #1
 800ba96:	f7f6 f9f5 	bl	8001e84 <_exit>

0800ba9a <_malloc_usable_size_r>:
 800ba9a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ba9e:	1f18      	subs	r0, r3, #4
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	bfbc      	itt	lt
 800baa4:	580b      	ldrlt	r3, [r1, r0]
 800baa6:	18c0      	addlt	r0, r0, r3
 800baa8:	4770      	bx	lr

0800baaa <__sfputc_r>:
 800baaa:	6893      	ldr	r3, [r2, #8]
 800baac:	3b01      	subs	r3, #1
 800baae:	2b00      	cmp	r3, #0
 800bab0:	b410      	push	{r4}
 800bab2:	6093      	str	r3, [r2, #8]
 800bab4:	da08      	bge.n	800bac8 <__sfputc_r+0x1e>
 800bab6:	6994      	ldr	r4, [r2, #24]
 800bab8:	42a3      	cmp	r3, r4
 800baba:	db01      	blt.n	800bac0 <__sfputc_r+0x16>
 800babc:	290a      	cmp	r1, #10
 800babe:	d103      	bne.n	800bac8 <__sfputc_r+0x1e>
 800bac0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bac4:	f000 b932 	b.w	800bd2c <__swbuf_r>
 800bac8:	6813      	ldr	r3, [r2, #0]
 800baca:	1c58      	adds	r0, r3, #1
 800bacc:	6010      	str	r0, [r2, #0]
 800bace:	7019      	strb	r1, [r3, #0]
 800bad0:	4608      	mov	r0, r1
 800bad2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800bad6:	4770      	bx	lr

0800bad8 <__sfputs_r>:
 800bad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bada:	4606      	mov	r6, r0
 800badc:	460f      	mov	r7, r1
 800bade:	4614      	mov	r4, r2
 800bae0:	18d5      	adds	r5, r2, r3
 800bae2:	42ac      	cmp	r4, r5
 800bae4:	d101      	bne.n	800baea <__sfputs_r+0x12>
 800bae6:	2000      	movs	r0, #0
 800bae8:	e007      	b.n	800bafa <__sfputs_r+0x22>
 800baea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800baee:	463a      	mov	r2, r7
 800baf0:	4630      	mov	r0, r6
 800baf2:	f7ff ffda 	bl	800baaa <__sfputc_r>
 800baf6:	1c43      	adds	r3, r0, #1
 800baf8:	d1f3      	bne.n	800bae2 <__sfputs_r+0xa>
 800bafa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800bafc <_vfiprintf_r>:
 800bafc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb00:	460d      	mov	r5, r1
 800bb02:	b09d      	sub	sp, #116	@ 0x74
 800bb04:	4614      	mov	r4, r2
 800bb06:	4698      	mov	r8, r3
 800bb08:	4606      	mov	r6, r0
 800bb0a:	b118      	cbz	r0, 800bb14 <_vfiprintf_r+0x18>
 800bb0c:	6a03      	ldr	r3, [r0, #32]
 800bb0e:	b90b      	cbnz	r3, 800bb14 <_vfiprintf_r+0x18>
 800bb10:	f7fc fdf2 	bl	80086f8 <__sinit>
 800bb14:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bb16:	07d9      	lsls	r1, r3, #31
 800bb18:	d405      	bmi.n	800bb26 <_vfiprintf_r+0x2a>
 800bb1a:	89ab      	ldrh	r3, [r5, #12]
 800bb1c:	059a      	lsls	r2, r3, #22
 800bb1e:	d402      	bmi.n	800bb26 <_vfiprintf_r+0x2a>
 800bb20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bb22:	f7fc ff02 	bl	800892a <__retarget_lock_acquire_recursive>
 800bb26:	89ab      	ldrh	r3, [r5, #12]
 800bb28:	071b      	lsls	r3, r3, #28
 800bb2a:	d501      	bpl.n	800bb30 <_vfiprintf_r+0x34>
 800bb2c:	692b      	ldr	r3, [r5, #16]
 800bb2e:	b99b      	cbnz	r3, 800bb58 <_vfiprintf_r+0x5c>
 800bb30:	4629      	mov	r1, r5
 800bb32:	4630      	mov	r0, r6
 800bb34:	f000 f938 	bl	800bda8 <__swsetup_r>
 800bb38:	b170      	cbz	r0, 800bb58 <_vfiprintf_r+0x5c>
 800bb3a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bb3c:	07dc      	lsls	r4, r3, #31
 800bb3e:	d504      	bpl.n	800bb4a <_vfiprintf_r+0x4e>
 800bb40:	f04f 30ff 	mov.w	r0, #4294967295
 800bb44:	b01d      	add	sp, #116	@ 0x74
 800bb46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb4a:	89ab      	ldrh	r3, [r5, #12]
 800bb4c:	0598      	lsls	r0, r3, #22
 800bb4e:	d4f7      	bmi.n	800bb40 <_vfiprintf_r+0x44>
 800bb50:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bb52:	f7fc feeb 	bl	800892c <__retarget_lock_release_recursive>
 800bb56:	e7f3      	b.n	800bb40 <_vfiprintf_r+0x44>
 800bb58:	2300      	movs	r3, #0
 800bb5a:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb5c:	2320      	movs	r3, #32
 800bb5e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800bb62:	f8cd 800c 	str.w	r8, [sp, #12]
 800bb66:	2330      	movs	r3, #48	@ 0x30
 800bb68:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bd18 <_vfiprintf_r+0x21c>
 800bb6c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800bb70:	f04f 0901 	mov.w	r9, #1
 800bb74:	4623      	mov	r3, r4
 800bb76:	469a      	mov	sl, r3
 800bb78:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bb7c:	b10a      	cbz	r2, 800bb82 <_vfiprintf_r+0x86>
 800bb7e:	2a25      	cmp	r2, #37	@ 0x25
 800bb80:	d1f9      	bne.n	800bb76 <_vfiprintf_r+0x7a>
 800bb82:	ebba 0b04 	subs.w	fp, sl, r4
 800bb86:	d00b      	beq.n	800bba0 <_vfiprintf_r+0xa4>
 800bb88:	465b      	mov	r3, fp
 800bb8a:	4622      	mov	r2, r4
 800bb8c:	4629      	mov	r1, r5
 800bb8e:	4630      	mov	r0, r6
 800bb90:	f7ff ffa2 	bl	800bad8 <__sfputs_r>
 800bb94:	3001      	adds	r0, #1
 800bb96:	f000 80a7 	beq.w	800bce8 <_vfiprintf_r+0x1ec>
 800bb9a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bb9c:	445a      	add	r2, fp
 800bb9e:	9209      	str	r2, [sp, #36]	@ 0x24
 800bba0:	f89a 3000 	ldrb.w	r3, [sl]
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	f000 809f 	beq.w	800bce8 <_vfiprintf_r+0x1ec>
 800bbaa:	2300      	movs	r3, #0
 800bbac:	f04f 32ff 	mov.w	r2, #4294967295
 800bbb0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bbb4:	f10a 0a01 	add.w	sl, sl, #1
 800bbb8:	9304      	str	r3, [sp, #16]
 800bbba:	9307      	str	r3, [sp, #28]
 800bbbc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800bbc0:	931a      	str	r3, [sp, #104]	@ 0x68
 800bbc2:	4654      	mov	r4, sl
 800bbc4:	2205      	movs	r2, #5
 800bbc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bbca:	4853      	ldr	r0, [pc, #332]	@ (800bd18 <_vfiprintf_r+0x21c>)
 800bbcc:	f7f4 fb00 	bl	80001d0 <memchr>
 800bbd0:	9a04      	ldr	r2, [sp, #16]
 800bbd2:	b9d8      	cbnz	r0, 800bc0c <_vfiprintf_r+0x110>
 800bbd4:	06d1      	lsls	r1, r2, #27
 800bbd6:	bf44      	itt	mi
 800bbd8:	2320      	movmi	r3, #32
 800bbda:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bbde:	0713      	lsls	r3, r2, #28
 800bbe0:	bf44      	itt	mi
 800bbe2:	232b      	movmi	r3, #43	@ 0x2b
 800bbe4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bbe8:	f89a 3000 	ldrb.w	r3, [sl]
 800bbec:	2b2a      	cmp	r3, #42	@ 0x2a
 800bbee:	d015      	beq.n	800bc1c <_vfiprintf_r+0x120>
 800bbf0:	9a07      	ldr	r2, [sp, #28]
 800bbf2:	4654      	mov	r4, sl
 800bbf4:	2000      	movs	r0, #0
 800bbf6:	f04f 0c0a 	mov.w	ip, #10
 800bbfa:	4621      	mov	r1, r4
 800bbfc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bc00:	3b30      	subs	r3, #48	@ 0x30
 800bc02:	2b09      	cmp	r3, #9
 800bc04:	d94b      	bls.n	800bc9e <_vfiprintf_r+0x1a2>
 800bc06:	b1b0      	cbz	r0, 800bc36 <_vfiprintf_r+0x13a>
 800bc08:	9207      	str	r2, [sp, #28]
 800bc0a:	e014      	b.n	800bc36 <_vfiprintf_r+0x13a>
 800bc0c:	eba0 0308 	sub.w	r3, r0, r8
 800bc10:	fa09 f303 	lsl.w	r3, r9, r3
 800bc14:	4313      	orrs	r3, r2
 800bc16:	9304      	str	r3, [sp, #16]
 800bc18:	46a2      	mov	sl, r4
 800bc1a:	e7d2      	b.n	800bbc2 <_vfiprintf_r+0xc6>
 800bc1c:	9b03      	ldr	r3, [sp, #12]
 800bc1e:	1d19      	adds	r1, r3, #4
 800bc20:	681b      	ldr	r3, [r3, #0]
 800bc22:	9103      	str	r1, [sp, #12]
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	bfbb      	ittet	lt
 800bc28:	425b      	neglt	r3, r3
 800bc2a:	f042 0202 	orrlt.w	r2, r2, #2
 800bc2e:	9307      	strge	r3, [sp, #28]
 800bc30:	9307      	strlt	r3, [sp, #28]
 800bc32:	bfb8      	it	lt
 800bc34:	9204      	strlt	r2, [sp, #16]
 800bc36:	7823      	ldrb	r3, [r4, #0]
 800bc38:	2b2e      	cmp	r3, #46	@ 0x2e
 800bc3a:	d10a      	bne.n	800bc52 <_vfiprintf_r+0x156>
 800bc3c:	7863      	ldrb	r3, [r4, #1]
 800bc3e:	2b2a      	cmp	r3, #42	@ 0x2a
 800bc40:	d132      	bne.n	800bca8 <_vfiprintf_r+0x1ac>
 800bc42:	9b03      	ldr	r3, [sp, #12]
 800bc44:	1d1a      	adds	r2, r3, #4
 800bc46:	681b      	ldr	r3, [r3, #0]
 800bc48:	9203      	str	r2, [sp, #12]
 800bc4a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bc4e:	3402      	adds	r4, #2
 800bc50:	9305      	str	r3, [sp, #20]
 800bc52:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800bd28 <_vfiprintf_r+0x22c>
 800bc56:	7821      	ldrb	r1, [r4, #0]
 800bc58:	2203      	movs	r2, #3
 800bc5a:	4650      	mov	r0, sl
 800bc5c:	f7f4 fab8 	bl	80001d0 <memchr>
 800bc60:	b138      	cbz	r0, 800bc72 <_vfiprintf_r+0x176>
 800bc62:	9b04      	ldr	r3, [sp, #16]
 800bc64:	eba0 000a 	sub.w	r0, r0, sl
 800bc68:	2240      	movs	r2, #64	@ 0x40
 800bc6a:	4082      	lsls	r2, r0
 800bc6c:	4313      	orrs	r3, r2
 800bc6e:	3401      	adds	r4, #1
 800bc70:	9304      	str	r3, [sp, #16]
 800bc72:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc76:	4829      	ldr	r0, [pc, #164]	@ (800bd1c <_vfiprintf_r+0x220>)
 800bc78:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bc7c:	2206      	movs	r2, #6
 800bc7e:	f7f4 faa7 	bl	80001d0 <memchr>
 800bc82:	2800      	cmp	r0, #0
 800bc84:	d03f      	beq.n	800bd06 <_vfiprintf_r+0x20a>
 800bc86:	4b26      	ldr	r3, [pc, #152]	@ (800bd20 <_vfiprintf_r+0x224>)
 800bc88:	bb1b      	cbnz	r3, 800bcd2 <_vfiprintf_r+0x1d6>
 800bc8a:	9b03      	ldr	r3, [sp, #12]
 800bc8c:	3307      	adds	r3, #7
 800bc8e:	f023 0307 	bic.w	r3, r3, #7
 800bc92:	3308      	adds	r3, #8
 800bc94:	9303      	str	r3, [sp, #12]
 800bc96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bc98:	443b      	add	r3, r7
 800bc9a:	9309      	str	r3, [sp, #36]	@ 0x24
 800bc9c:	e76a      	b.n	800bb74 <_vfiprintf_r+0x78>
 800bc9e:	fb0c 3202 	mla	r2, ip, r2, r3
 800bca2:	460c      	mov	r4, r1
 800bca4:	2001      	movs	r0, #1
 800bca6:	e7a8      	b.n	800bbfa <_vfiprintf_r+0xfe>
 800bca8:	2300      	movs	r3, #0
 800bcaa:	3401      	adds	r4, #1
 800bcac:	9305      	str	r3, [sp, #20]
 800bcae:	4619      	mov	r1, r3
 800bcb0:	f04f 0c0a 	mov.w	ip, #10
 800bcb4:	4620      	mov	r0, r4
 800bcb6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bcba:	3a30      	subs	r2, #48	@ 0x30
 800bcbc:	2a09      	cmp	r2, #9
 800bcbe:	d903      	bls.n	800bcc8 <_vfiprintf_r+0x1cc>
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	d0c6      	beq.n	800bc52 <_vfiprintf_r+0x156>
 800bcc4:	9105      	str	r1, [sp, #20]
 800bcc6:	e7c4      	b.n	800bc52 <_vfiprintf_r+0x156>
 800bcc8:	fb0c 2101 	mla	r1, ip, r1, r2
 800bccc:	4604      	mov	r4, r0
 800bcce:	2301      	movs	r3, #1
 800bcd0:	e7f0      	b.n	800bcb4 <_vfiprintf_r+0x1b8>
 800bcd2:	ab03      	add	r3, sp, #12
 800bcd4:	9300      	str	r3, [sp, #0]
 800bcd6:	462a      	mov	r2, r5
 800bcd8:	4b12      	ldr	r3, [pc, #72]	@ (800bd24 <_vfiprintf_r+0x228>)
 800bcda:	a904      	add	r1, sp, #16
 800bcdc:	4630      	mov	r0, r6
 800bcde:	f7fb febb 	bl	8007a58 <_printf_float>
 800bce2:	4607      	mov	r7, r0
 800bce4:	1c78      	adds	r0, r7, #1
 800bce6:	d1d6      	bne.n	800bc96 <_vfiprintf_r+0x19a>
 800bce8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bcea:	07d9      	lsls	r1, r3, #31
 800bcec:	d405      	bmi.n	800bcfa <_vfiprintf_r+0x1fe>
 800bcee:	89ab      	ldrh	r3, [r5, #12]
 800bcf0:	059a      	lsls	r2, r3, #22
 800bcf2:	d402      	bmi.n	800bcfa <_vfiprintf_r+0x1fe>
 800bcf4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bcf6:	f7fc fe19 	bl	800892c <__retarget_lock_release_recursive>
 800bcfa:	89ab      	ldrh	r3, [r5, #12]
 800bcfc:	065b      	lsls	r3, r3, #25
 800bcfe:	f53f af1f 	bmi.w	800bb40 <_vfiprintf_r+0x44>
 800bd02:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bd04:	e71e      	b.n	800bb44 <_vfiprintf_r+0x48>
 800bd06:	ab03      	add	r3, sp, #12
 800bd08:	9300      	str	r3, [sp, #0]
 800bd0a:	462a      	mov	r2, r5
 800bd0c:	4b05      	ldr	r3, [pc, #20]	@ (800bd24 <_vfiprintf_r+0x228>)
 800bd0e:	a904      	add	r1, sp, #16
 800bd10:	4630      	mov	r0, r6
 800bd12:	f7fc f939 	bl	8007f88 <_printf_i>
 800bd16:	e7e4      	b.n	800bce2 <_vfiprintf_r+0x1e6>
 800bd18:	0800c169 	.word	0x0800c169
 800bd1c:	0800c173 	.word	0x0800c173
 800bd20:	08007a59 	.word	0x08007a59
 800bd24:	0800bad9 	.word	0x0800bad9
 800bd28:	0800c16f 	.word	0x0800c16f

0800bd2c <__swbuf_r>:
 800bd2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bd2e:	460e      	mov	r6, r1
 800bd30:	4614      	mov	r4, r2
 800bd32:	4605      	mov	r5, r0
 800bd34:	b118      	cbz	r0, 800bd3e <__swbuf_r+0x12>
 800bd36:	6a03      	ldr	r3, [r0, #32]
 800bd38:	b90b      	cbnz	r3, 800bd3e <__swbuf_r+0x12>
 800bd3a:	f7fc fcdd 	bl	80086f8 <__sinit>
 800bd3e:	69a3      	ldr	r3, [r4, #24]
 800bd40:	60a3      	str	r3, [r4, #8]
 800bd42:	89a3      	ldrh	r3, [r4, #12]
 800bd44:	071a      	lsls	r2, r3, #28
 800bd46:	d501      	bpl.n	800bd4c <__swbuf_r+0x20>
 800bd48:	6923      	ldr	r3, [r4, #16]
 800bd4a:	b943      	cbnz	r3, 800bd5e <__swbuf_r+0x32>
 800bd4c:	4621      	mov	r1, r4
 800bd4e:	4628      	mov	r0, r5
 800bd50:	f000 f82a 	bl	800bda8 <__swsetup_r>
 800bd54:	b118      	cbz	r0, 800bd5e <__swbuf_r+0x32>
 800bd56:	f04f 37ff 	mov.w	r7, #4294967295
 800bd5a:	4638      	mov	r0, r7
 800bd5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bd5e:	6823      	ldr	r3, [r4, #0]
 800bd60:	6922      	ldr	r2, [r4, #16]
 800bd62:	1a98      	subs	r0, r3, r2
 800bd64:	6963      	ldr	r3, [r4, #20]
 800bd66:	b2f6      	uxtb	r6, r6
 800bd68:	4283      	cmp	r3, r0
 800bd6a:	4637      	mov	r7, r6
 800bd6c:	dc05      	bgt.n	800bd7a <__swbuf_r+0x4e>
 800bd6e:	4621      	mov	r1, r4
 800bd70:	4628      	mov	r0, r5
 800bd72:	f7ff fa47 	bl	800b204 <_fflush_r>
 800bd76:	2800      	cmp	r0, #0
 800bd78:	d1ed      	bne.n	800bd56 <__swbuf_r+0x2a>
 800bd7a:	68a3      	ldr	r3, [r4, #8]
 800bd7c:	3b01      	subs	r3, #1
 800bd7e:	60a3      	str	r3, [r4, #8]
 800bd80:	6823      	ldr	r3, [r4, #0]
 800bd82:	1c5a      	adds	r2, r3, #1
 800bd84:	6022      	str	r2, [r4, #0]
 800bd86:	701e      	strb	r6, [r3, #0]
 800bd88:	6962      	ldr	r2, [r4, #20]
 800bd8a:	1c43      	adds	r3, r0, #1
 800bd8c:	429a      	cmp	r2, r3
 800bd8e:	d004      	beq.n	800bd9a <__swbuf_r+0x6e>
 800bd90:	89a3      	ldrh	r3, [r4, #12]
 800bd92:	07db      	lsls	r3, r3, #31
 800bd94:	d5e1      	bpl.n	800bd5a <__swbuf_r+0x2e>
 800bd96:	2e0a      	cmp	r6, #10
 800bd98:	d1df      	bne.n	800bd5a <__swbuf_r+0x2e>
 800bd9a:	4621      	mov	r1, r4
 800bd9c:	4628      	mov	r0, r5
 800bd9e:	f7ff fa31 	bl	800b204 <_fflush_r>
 800bda2:	2800      	cmp	r0, #0
 800bda4:	d0d9      	beq.n	800bd5a <__swbuf_r+0x2e>
 800bda6:	e7d6      	b.n	800bd56 <__swbuf_r+0x2a>

0800bda8 <__swsetup_r>:
 800bda8:	b538      	push	{r3, r4, r5, lr}
 800bdaa:	4b29      	ldr	r3, [pc, #164]	@ (800be50 <__swsetup_r+0xa8>)
 800bdac:	4605      	mov	r5, r0
 800bdae:	6818      	ldr	r0, [r3, #0]
 800bdb0:	460c      	mov	r4, r1
 800bdb2:	b118      	cbz	r0, 800bdbc <__swsetup_r+0x14>
 800bdb4:	6a03      	ldr	r3, [r0, #32]
 800bdb6:	b90b      	cbnz	r3, 800bdbc <__swsetup_r+0x14>
 800bdb8:	f7fc fc9e 	bl	80086f8 <__sinit>
 800bdbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bdc0:	0719      	lsls	r1, r3, #28
 800bdc2:	d422      	bmi.n	800be0a <__swsetup_r+0x62>
 800bdc4:	06da      	lsls	r2, r3, #27
 800bdc6:	d407      	bmi.n	800bdd8 <__swsetup_r+0x30>
 800bdc8:	2209      	movs	r2, #9
 800bdca:	602a      	str	r2, [r5, #0]
 800bdcc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bdd0:	81a3      	strh	r3, [r4, #12]
 800bdd2:	f04f 30ff 	mov.w	r0, #4294967295
 800bdd6:	e033      	b.n	800be40 <__swsetup_r+0x98>
 800bdd8:	0758      	lsls	r0, r3, #29
 800bdda:	d512      	bpl.n	800be02 <__swsetup_r+0x5a>
 800bddc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bdde:	b141      	cbz	r1, 800bdf2 <__swsetup_r+0x4a>
 800bde0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bde4:	4299      	cmp	r1, r3
 800bde6:	d002      	beq.n	800bdee <__swsetup_r+0x46>
 800bde8:	4628      	mov	r0, r5
 800bdea:	f7fd fc01 	bl	80095f0 <_free_r>
 800bdee:	2300      	movs	r3, #0
 800bdf0:	6363      	str	r3, [r4, #52]	@ 0x34
 800bdf2:	89a3      	ldrh	r3, [r4, #12]
 800bdf4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bdf8:	81a3      	strh	r3, [r4, #12]
 800bdfa:	2300      	movs	r3, #0
 800bdfc:	6063      	str	r3, [r4, #4]
 800bdfe:	6923      	ldr	r3, [r4, #16]
 800be00:	6023      	str	r3, [r4, #0]
 800be02:	89a3      	ldrh	r3, [r4, #12]
 800be04:	f043 0308 	orr.w	r3, r3, #8
 800be08:	81a3      	strh	r3, [r4, #12]
 800be0a:	6923      	ldr	r3, [r4, #16]
 800be0c:	b94b      	cbnz	r3, 800be22 <__swsetup_r+0x7a>
 800be0e:	89a3      	ldrh	r3, [r4, #12]
 800be10:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800be14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800be18:	d003      	beq.n	800be22 <__swsetup_r+0x7a>
 800be1a:	4621      	mov	r1, r4
 800be1c:	4628      	mov	r0, r5
 800be1e:	f000 f883 	bl	800bf28 <__smakebuf_r>
 800be22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be26:	f013 0201 	ands.w	r2, r3, #1
 800be2a:	d00a      	beq.n	800be42 <__swsetup_r+0x9a>
 800be2c:	2200      	movs	r2, #0
 800be2e:	60a2      	str	r2, [r4, #8]
 800be30:	6962      	ldr	r2, [r4, #20]
 800be32:	4252      	negs	r2, r2
 800be34:	61a2      	str	r2, [r4, #24]
 800be36:	6922      	ldr	r2, [r4, #16]
 800be38:	b942      	cbnz	r2, 800be4c <__swsetup_r+0xa4>
 800be3a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800be3e:	d1c5      	bne.n	800bdcc <__swsetup_r+0x24>
 800be40:	bd38      	pop	{r3, r4, r5, pc}
 800be42:	0799      	lsls	r1, r3, #30
 800be44:	bf58      	it	pl
 800be46:	6962      	ldrpl	r2, [r4, #20]
 800be48:	60a2      	str	r2, [r4, #8]
 800be4a:	e7f4      	b.n	800be36 <__swsetup_r+0x8e>
 800be4c:	2000      	movs	r0, #0
 800be4e:	e7f7      	b.n	800be40 <__swsetup_r+0x98>
 800be50:	2000001c 	.word	0x2000001c

0800be54 <_raise_r>:
 800be54:	291f      	cmp	r1, #31
 800be56:	b538      	push	{r3, r4, r5, lr}
 800be58:	4605      	mov	r5, r0
 800be5a:	460c      	mov	r4, r1
 800be5c:	d904      	bls.n	800be68 <_raise_r+0x14>
 800be5e:	2316      	movs	r3, #22
 800be60:	6003      	str	r3, [r0, #0]
 800be62:	f04f 30ff 	mov.w	r0, #4294967295
 800be66:	bd38      	pop	{r3, r4, r5, pc}
 800be68:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800be6a:	b112      	cbz	r2, 800be72 <_raise_r+0x1e>
 800be6c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800be70:	b94b      	cbnz	r3, 800be86 <_raise_r+0x32>
 800be72:	4628      	mov	r0, r5
 800be74:	f000 f830 	bl	800bed8 <_getpid_r>
 800be78:	4622      	mov	r2, r4
 800be7a:	4601      	mov	r1, r0
 800be7c:	4628      	mov	r0, r5
 800be7e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800be82:	f000 b817 	b.w	800beb4 <_kill_r>
 800be86:	2b01      	cmp	r3, #1
 800be88:	d00a      	beq.n	800bea0 <_raise_r+0x4c>
 800be8a:	1c59      	adds	r1, r3, #1
 800be8c:	d103      	bne.n	800be96 <_raise_r+0x42>
 800be8e:	2316      	movs	r3, #22
 800be90:	6003      	str	r3, [r0, #0]
 800be92:	2001      	movs	r0, #1
 800be94:	e7e7      	b.n	800be66 <_raise_r+0x12>
 800be96:	2100      	movs	r1, #0
 800be98:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800be9c:	4620      	mov	r0, r4
 800be9e:	4798      	blx	r3
 800bea0:	2000      	movs	r0, #0
 800bea2:	e7e0      	b.n	800be66 <_raise_r+0x12>

0800bea4 <raise>:
 800bea4:	4b02      	ldr	r3, [pc, #8]	@ (800beb0 <raise+0xc>)
 800bea6:	4601      	mov	r1, r0
 800bea8:	6818      	ldr	r0, [r3, #0]
 800beaa:	f7ff bfd3 	b.w	800be54 <_raise_r>
 800beae:	bf00      	nop
 800beb0:	2000001c 	.word	0x2000001c

0800beb4 <_kill_r>:
 800beb4:	b538      	push	{r3, r4, r5, lr}
 800beb6:	4d07      	ldr	r5, [pc, #28]	@ (800bed4 <_kill_r+0x20>)
 800beb8:	2300      	movs	r3, #0
 800beba:	4604      	mov	r4, r0
 800bebc:	4608      	mov	r0, r1
 800bebe:	4611      	mov	r1, r2
 800bec0:	602b      	str	r3, [r5, #0]
 800bec2:	f7f5 ffcf 	bl	8001e64 <_kill>
 800bec6:	1c43      	adds	r3, r0, #1
 800bec8:	d102      	bne.n	800bed0 <_kill_r+0x1c>
 800beca:	682b      	ldr	r3, [r5, #0]
 800becc:	b103      	cbz	r3, 800bed0 <_kill_r+0x1c>
 800bece:	6023      	str	r3, [r4, #0]
 800bed0:	bd38      	pop	{r3, r4, r5, pc}
 800bed2:	bf00      	nop
 800bed4:	20000714 	.word	0x20000714

0800bed8 <_getpid_r>:
 800bed8:	f7f5 bfbc 	b.w	8001e54 <_getpid>

0800bedc <__swhatbuf_r>:
 800bedc:	b570      	push	{r4, r5, r6, lr}
 800bede:	460c      	mov	r4, r1
 800bee0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bee4:	2900      	cmp	r1, #0
 800bee6:	b096      	sub	sp, #88	@ 0x58
 800bee8:	4615      	mov	r5, r2
 800beea:	461e      	mov	r6, r3
 800beec:	da0d      	bge.n	800bf0a <__swhatbuf_r+0x2e>
 800beee:	89a3      	ldrh	r3, [r4, #12]
 800bef0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bef4:	f04f 0100 	mov.w	r1, #0
 800bef8:	bf14      	ite	ne
 800befa:	2340      	movne	r3, #64	@ 0x40
 800befc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bf00:	2000      	movs	r0, #0
 800bf02:	6031      	str	r1, [r6, #0]
 800bf04:	602b      	str	r3, [r5, #0]
 800bf06:	b016      	add	sp, #88	@ 0x58
 800bf08:	bd70      	pop	{r4, r5, r6, pc}
 800bf0a:	466a      	mov	r2, sp
 800bf0c:	f000 f848 	bl	800bfa0 <_fstat_r>
 800bf10:	2800      	cmp	r0, #0
 800bf12:	dbec      	blt.n	800beee <__swhatbuf_r+0x12>
 800bf14:	9901      	ldr	r1, [sp, #4]
 800bf16:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800bf1a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800bf1e:	4259      	negs	r1, r3
 800bf20:	4159      	adcs	r1, r3
 800bf22:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bf26:	e7eb      	b.n	800bf00 <__swhatbuf_r+0x24>

0800bf28 <__smakebuf_r>:
 800bf28:	898b      	ldrh	r3, [r1, #12]
 800bf2a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800bf2c:	079d      	lsls	r5, r3, #30
 800bf2e:	4606      	mov	r6, r0
 800bf30:	460c      	mov	r4, r1
 800bf32:	d507      	bpl.n	800bf44 <__smakebuf_r+0x1c>
 800bf34:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800bf38:	6023      	str	r3, [r4, #0]
 800bf3a:	6123      	str	r3, [r4, #16]
 800bf3c:	2301      	movs	r3, #1
 800bf3e:	6163      	str	r3, [r4, #20]
 800bf40:	b003      	add	sp, #12
 800bf42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf44:	ab01      	add	r3, sp, #4
 800bf46:	466a      	mov	r2, sp
 800bf48:	f7ff ffc8 	bl	800bedc <__swhatbuf_r>
 800bf4c:	9f00      	ldr	r7, [sp, #0]
 800bf4e:	4605      	mov	r5, r0
 800bf50:	4639      	mov	r1, r7
 800bf52:	4630      	mov	r0, r6
 800bf54:	f7fd fbc0 	bl	80096d8 <_malloc_r>
 800bf58:	b948      	cbnz	r0, 800bf6e <__smakebuf_r+0x46>
 800bf5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bf5e:	059a      	lsls	r2, r3, #22
 800bf60:	d4ee      	bmi.n	800bf40 <__smakebuf_r+0x18>
 800bf62:	f023 0303 	bic.w	r3, r3, #3
 800bf66:	f043 0302 	orr.w	r3, r3, #2
 800bf6a:	81a3      	strh	r3, [r4, #12]
 800bf6c:	e7e2      	b.n	800bf34 <__smakebuf_r+0xc>
 800bf6e:	89a3      	ldrh	r3, [r4, #12]
 800bf70:	6020      	str	r0, [r4, #0]
 800bf72:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bf76:	81a3      	strh	r3, [r4, #12]
 800bf78:	9b01      	ldr	r3, [sp, #4]
 800bf7a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800bf7e:	b15b      	cbz	r3, 800bf98 <__smakebuf_r+0x70>
 800bf80:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bf84:	4630      	mov	r0, r6
 800bf86:	f000 f81d 	bl	800bfc4 <_isatty_r>
 800bf8a:	b128      	cbz	r0, 800bf98 <__smakebuf_r+0x70>
 800bf8c:	89a3      	ldrh	r3, [r4, #12]
 800bf8e:	f023 0303 	bic.w	r3, r3, #3
 800bf92:	f043 0301 	orr.w	r3, r3, #1
 800bf96:	81a3      	strh	r3, [r4, #12]
 800bf98:	89a3      	ldrh	r3, [r4, #12]
 800bf9a:	431d      	orrs	r5, r3
 800bf9c:	81a5      	strh	r5, [r4, #12]
 800bf9e:	e7cf      	b.n	800bf40 <__smakebuf_r+0x18>

0800bfa0 <_fstat_r>:
 800bfa0:	b538      	push	{r3, r4, r5, lr}
 800bfa2:	4d07      	ldr	r5, [pc, #28]	@ (800bfc0 <_fstat_r+0x20>)
 800bfa4:	2300      	movs	r3, #0
 800bfa6:	4604      	mov	r4, r0
 800bfa8:	4608      	mov	r0, r1
 800bfaa:	4611      	mov	r1, r2
 800bfac:	602b      	str	r3, [r5, #0]
 800bfae:	f7f5 ff9d 	bl	8001eec <_fstat>
 800bfb2:	1c43      	adds	r3, r0, #1
 800bfb4:	d102      	bne.n	800bfbc <_fstat_r+0x1c>
 800bfb6:	682b      	ldr	r3, [r5, #0]
 800bfb8:	b103      	cbz	r3, 800bfbc <_fstat_r+0x1c>
 800bfba:	6023      	str	r3, [r4, #0]
 800bfbc:	bd38      	pop	{r3, r4, r5, pc}
 800bfbe:	bf00      	nop
 800bfc0:	20000714 	.word	0x20000714

0800bfc4 <_isatty_r>:
 800bfc4:	b538      	push	{r3, r4, r5, lr}
 800bfc6:	4d06      	ldr	r5, [pc, #24]	@ (800bfe0 <_isatty_r+0x1c>)
 800bfc8:	2300      	movs	r3, #0
 800bfca:	4604      	mov	r4, r0
 800bfcc:	4608      	mov	r0, r1
 800bfce:	602b      	str	r3, [r5, #0]
 800bfd0:	f7f5 ff9c 	bl	8001f0c <_isatty>
 800bfd4:	1c43      	adds	r3, r0, #1
 800bfd6:	d102      	bne.n	800bfde <_isatty_r+0x1a>
 800bfd8:	682b      	ldr	r3, [r5, #0]
 800bfda:	b103      	cbz	r3, 800bfde <_isatty_r+0x1a>
 800bfdc:	6023      	str	r3, [r4, #0]
 800bfde:	bd38      	pop	{r3, r4, r5, pc}
 800bfe0:	20000714 	.word	0x20000714

0800bfe4 <_init>:
 800bfe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bfe6:	bf00      	nop
 800bfe8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bfea:	bc08      	pop	{r3}
 800bfec:	469e      	mov	lr, r3
 800bfee:	4770      	bx	lr

0800bff0 <_fini>:
 800bff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bff2:	bf00      	nop
 800bff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bff6:	bc08      	pop	{r3}
 800bff8:	469e      	mov	lr, r3
 800bffa:	4770      	bx	lr
