// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module CNN_CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        Weights_address0,
        Weights_ce0,
        Weights_q0,
        Weights_address1,
        Weights_ce1,
        Weights_q1,
        OutPadConv3_address0,
        OutPadConv3_ce0,
        OutPadConv3_q0,
        OutPadConv3_address1,
        OutPadConv3_ce1,
        OutPadConv3_q1,
        OutConv3_address0,
        OutConv3_ce0,
        OutConv3_we0,
        OutConv3_d0,
        grp_fu_1453_p_din0,
        grp_fu_1453_p_din1,
        grp_fu_1453_p_opcode,
        grp_fu_1453_p_dout0,
        grp_fu_1453_p_ce,
        grp_fu_1457_p_din0,
        grp_fu_1457_p_din1,
        grp_fu_1457_p_opcode,
        grp_fu_1457_p_dout0,
        grp_fu_1457_p_ce,
        grp_fu_1461_p_din0,
        grp_fu_1461_p_din1,
        grp_fu_1461_p_dout0,
        grp_fu_1461_p_ce,
        grp_fu_1465_p_din0,
        grp_fu_1465_p_din1,
        grp_fu_1465_p_dout0,
        grp_fu_1465_p_ce,
        grp_fu_1469_p_din0,
        grp_fu_1469_p_din1,
        grp_fu_1469_p_opcode,
        grp_fu_1469_p_dout0,
        grp_fu_1469_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 21'd1;
parameter    ap_ST_fsm_pp0_stage1 = 21'd2;
parameter    ap_ST_fsm_pp0_stage2 = 21'd4;
parameter    ap_ST_fsm_pp0_stage3 = 21'd8;
parameter    ap_ST_fsm_pp0_stage4 = 21'd16;
parameter    ap_ST_fsm_pp0_stage5 = 21'd32;
parameter    ap_ST_fsm_pp0_stage6 = 21'd64;
parameter    ap_ST_fsm_pp0_stage7 = 21'd128;
parameter    ap_ST_fsm_pp0_stage8 = 21'd256;
parameter    ap_ST_fsm_pp0_stage9 = 21'd512;
parameter    ap_ST_fsm_pp0_stage10 = 21'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 21'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 21'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 21'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 21'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 21'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 21'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 21'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 21'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 21'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 21'd1048576;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] Weights_address0;
output   Weights_ce0;
input  [31:0] Weights_q0;
output  [13:0] Weights_address1;
output   Weights_ce1;
input  [31:0] Weights_q1;
output  [10:0] OutPadConv3_address0;
output   OutPadConv3_ce0;
input  [31:0] OutPadConv3_q0;
output  [10:0] OutPadConv3_address1;
output   OutPadConv3_ce1;
input  [31:0] OutPadConv3_q1;
output  [10:0] OutConv3_address0;
output   OutConv3_ce0;
output   OutConv3_we0;
output  [31:0] OutConv3_d0;
output  [31:0] grp_fu_1453_p_din0;
output  [31:0] grp_fu_1453_p_din1;
output  [1:0] grp_fu_1453_p_opcode;
input  [31:0] grp_fu_1453_p_dout0;
output   grp_fu_1453_p_ce;
output  [31:0] grp_fu_1457_p_din0;
output  [31:0] grp_fu_1457_p_din1;
output  [1:0] grp_fu_1457_p_opcode;
input  [31:0] grp_fu_1457_p_dout0;
output   grp_fu_1457_p_ce;
output  [31:0] grp_fu_1461_p_din0;
output  [31:0] grp_fu_1461_p_din1;
input  [31:0] grp_fu_1461_p_dout0;
output   grp_fu_1461_p_ce;
output  [31:0] grp_fu_1465_p_din0;
output  [31:0] grp_fu_1465_p_din1;
input  [31:0] grp_fu_1465_p_dout0;
output   grp_fu_1465_p_ce;
output  [31:0] grp_fu_1469_p_din0;
output  [31:0] grp_fu_1469_p_din1;
output  [4:0] grp_fu_1469_p_opcode;
input  [0:0] grp_fu_1469_p_dout0;
output   grp_fu_1469_p_ce;

reg ap_idle;
reg[13:0] Weights_address0;
reg Weights_ce0;
reg[13:0] Weights_address1;
reg Weights_ce1;
reg[10:0] OutPadConv3_address0;
reg OutPadConv3_ce0;
reg[10:0] OutPadConv3_address1;
reg OutPadConv3_ce1;
reg OutConv3_ce0;
reg OutConv3_we0;

(* fsm_encoding = "none" *) reg   [20:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_pp0_stage20_subdone;
reg   [0:0] icmp_ln91_reg_2308;
reg    ap_condition_exit_pp0_iter0_stage20;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [31:0] reg_941;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9_11001;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10_11001;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11_11001;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12_11001;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13_11001;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14_11001;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15_11001;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16_11001;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage17_11001;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18_11001;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_pp0_stage19_11001;
wire    ap_block_pp0_stage20_11001;
reg   [31:0] reg_945;
reg   [31:0] reg_950;
reg   [31:0] reg_954;
reg   [31:0] reg_959;
reg   [31:0] reg_964;
reg   [31:0] reg_969;
reg   [31:0] reg_974;
reg   [31:0] reg_979;
reg   [31:0] reg_984;
reg   [31:0] reg_989;
reg   [31:0] reg_994;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_999;
reg   [31:0] reg_1004;
reg   [31:0] reg_1009;
reg   [31:0] reg_1014;
wire   [0:0] icmp_ln91_fu_1038_p2;
reg   [0:0] icmp_ln91_reg_2308_pp0_iter1_reg;
reg   [0:0] icmp_ln91_reg_2308_pp0_iter2_reg;
reg   [0:0] icmp_ln91_reg_2308_pp0_iter3_reg;
reg   [0:0] icmp_ln91_reg_2308_pp0_iter4_reg;
reg   [0:0] icmp_ln91_reg_2308_pp0_iter5_reg;
reg   [0:0] icmp_ln91_reg_2308_pp0_iter6_reg;
reg   [0:0] icmp_ln91_reg_2308_pp0_iter7_reg;
wire   [7:0] select_ln91_fu_1062_p3;
reg   [7:0] select_ln91_reg_2312;
wire   [3:0] select_ln91_1_fu_1076_p3;
reg   [3:0] select_ln91_1_reg_2322;
reg   [3:0] select_ln91_1_reg_2322_pp0_iter1_reg;
reg   [3:0] select_ln91_1_reg_2322_pp0_iter2_reg;
reg   [3:0] select_ln91_1_reg_2322_pp0_iter3_reg;
reg   [3:0] select_ln91_1_reg_2322_pp0_iter4_reg;
reg   [3:0] select_ln91_1_reg_2322_pp0_iter5_reg;
reg   [3:0] select_ln91_1_reg_2322_pp0_iter6_reg;
wire   [2:0] empty_fu_1084_p1;
reg   [2:0] empty_reg_2327;
wire   [8:0] p_shl23_cast_fu_1096_p1;
reg   [8:0] p_shl23_cast_reg_2332;
wire   [8:0] empty_142_fu_1112_p2;
reg   [8:0] empty_142_reg_2337;
wire   [9:0] p_cast78_fu_1118_p1;
reg   [9:0] p_cast78_reg_2343;
wire   [8:0] zext_ln93_4_fu_1226_p1;
reg   [8:0] zext_ln93_4_reg_2423;
wire   [31:0] bitcast_ln99_fu_1229_p1;
wire   [31:0] bitcast_ln99_1_fu_1234_p1;
wire   [10:0] add_ln101_fu_1289_p2;
reg   [10:0] add_ln101_reg_2471;
reg   [10:0] add_ln101_reg_2471_pp0_iter1_reg;
reg   [10:0] add_ln101_reg_2471_pp0_iter2_reg;
reg   [10:0] add_ln101_reg_2471_pp0_iter3_reg;
reg   [10:0] add_ln101_reg_2471_pp0_iter4_reg;
reg   [10:0] add_ln101_reg_2471_pp0_iter5_reg;
reg   [10:0] add_ln101_reg_2471_pp0_iter6_reg;
reg   [10:0] add_ln101_reg_2471_pp0_iter7_reg;
wire   [31:0] bitcast_ln99_2_fu_1295_p1;
wire   [31:0] bitcast_ln99_3_fu_1300_p1;
reg   [31:0] mul21_i3_reg_2506;
reg   [31:0] mul21_i117_s_reg_2511;
wire   [31:0] bitcast_ln99_4_fu_1365_p1;
wire   [31:0] bitcast_ln99_5_fu_1370_p1;
reg   [31:0] mul21_i117_8_reg_2546;
reg   [31:0] mul21_i117_9_reg_2551;
wire   [31:0] bitcast_ln99_6_fu_1415_p1;
wire   [31:0] bitcast_ln99_7_fu_1420_p1;
reg   [31:0] mul21_i117_10_reg_2586;
reg   [31:0] mul21_i117_1_reg_2591;
wire   [31:0] bitcast_ln99_8_fu_1465_p1;
wire   [31:0] bitcast_ln99_9_fu_1470_p1;
wire   [9:0] zext_ln93_3_fu_1515_p1;
reg   [9:0] zext_ln93_3_reg_2626;
reg   [31:0] mul21_i117_1_1_reg_2639;
reg   [31:0] mul21_i117_1_1_reg_2639_pp0_iter1_reg;
reg   [31:0] mul21_i117_1_2_reg_2644;
reg   [31:0] mul21_i117_1_2_reg_2644_pp0_iter1_reg;
wire   [31:0] bitcast_ln99_10_fu_1518_p1;
wire   [31:0] bitcast_ln99_11_fu_1523_p1;
reg   [31:0] mul21_i117_1_3_reg_2679;
reg   [31:0] mul21_i117_1_3_reg_2679_pp0_iter1_reg;
reg   [31:0] mul21_i117_1_4_reg_2684;
reg   [31:0] mul21_i117_1_4_reg_2684_pp0_iter1_reg;
wire   [31:0] bitcast_ln99_12_fu_1569_p1;
wire   [31:0] bitcast_ln99_13_fu_1574_p1;
reg   [31:0] mul21_i117_2_reg_2719;
reg   [31:0] mul21_i117_2_reg_2719_pp0_iter1_reg;
reg   [31:0] mul21_i117_2_1_reg_2724;
reg   [31:0] mul21_i117_2_1_reg_2724_pp0_iter1_reg;
wire   [31:0] bitcast_ln99_14_fu_1619_p1;
wire   [31:0] bitcast_ln99_15_fu_1624_p1;
reg   [31:0] mul21_i117_2_2_reg_2759;
reg   [31:0] mul21_i117_2_2_reg_2759_pp0_iter1_reg;
reg   [31:0] mul21_i117_2_2_reg_2759_pp0_iter2_reg;
reg   [31:0] mul21_i117_2_3_reg_2764;
reg   [31:0] mul21_i117_2_3_reg_2764_pp0_iter1_reg;
reg   [31:0] mul21_i117_2_3_reg_2764_pp0_iter2_reg;
wire   [31:0] bitcast_ln99_16_fu_1669_p1;
wire   [31:0] bitcast_ln99_17_fu_1674_p1;
reg   [31:0] mul21_i117_2_4_reg_2799;
reg   [31:0] mul21_i117_2_4_reg_2799_pp0_iter1_reg;
reg   [31:0] mul21_i117_2_4_reg_2799_pp0_iter2_reg;
reg   [31:0] mul21_i117_3_reg_2804;
reg   [31:0] mul21_i117_3_reg_2804_pp0_iter1_reg;
reg   [31:0] mul21_i117_3_reg_2804_pp0_iter2_reg;
wire   [31:0] bitcast_ln99_18_fu_1719_p1;
wire   [31:0] bitcast_ln99_19_fu_1724_p1;
reg   [31:0] mul21_i117_3_1_reg_2839;
reg   [31:0] mul21_i117_3_1_reg_2839_pp0_iter1_reg;
reg   [31:0] mul21_i117_3_1_reg_2839_pp0_iter2_reg;
reg   [31:0] mul21_i117_3_2_reg_2844;
reg   [31:0] mul21_i117_3_2_reg_2844_pp0_iter1_reg;
reg   [31:0] mul21_i117_3_2_reg_2844_pp0_iter2_reg;
wire   [31:0] bitcast_ln99_20_fu_1769_p1;
wire   [31:0] bitcast_ln99_21_fu_1774_p1;
reg   [31:0] mul21_i117_3_3_reg_2879;
reg   [31:0] mul21_i117_3_3_reg_2879_pp0_iter1_reg;
reg   [31:0] mul21_i117_3_3_reg_2879_pp0_iter2_reg;
reg   [31:0] mul21_i117_3_3_reg_2879_pp0_iter3_reg;
reg   [31:0] mul21_i117_3_4_reg_2884;
reg   [31:0] mul21_i117_3_4_reg_2884_pp0_iter1_reg;
reg   [31:0] mul21_i117_3_4_reg_2884_pp0_iter2_reg;
reg   [31:0] mul21_i117_3_4_reg_2884_pp0_iter3_reg;
wire   [31:0] bitcast_ln99_22_fu_1823_p1;
wire   [31:0] bitcast_ln99_23_fu_1828_p1;
reg   [31:0] mul21_i117_4_reg_2919;
reg   [31:0] mul21_i117_4_reg_2919_pp0_iter1_reg;
reg   [31:0] mul21_i117_4_reg_2919_pp0_iter2_reg;
reg   [31:0] mul21_i117_4_reg_2919_pp0_iter3_reg;
reg   [31:0] mul21_i117_4_1_reg_2924;
reg   [31:0] mul21_i117_4_1_reg_2924_pp0_iter1_reg;
reg   [31:0] mul21_i117_4_1_reg_2924_pp0_iter2_reg;
reg   [31:0] mul21_i117_4_1_reg_2924_pp0_iter3_reg;
wire   [31:0] bitcast_ln99_24_fu_1881_p1;
wire   [31:0] bitcast_ln99_25_fu_1886_p1;
wire   [10:0] zext_ln93_2_fu_1939_p1;
reg   [10:0] zext_ln93_2_reg_2959;
reg   [31:0] mul21_i117_4_2_reg_2971;
reg   [31:0] mul21_i117_4_2_reg_2971_pp0_iter1_reg;
reg   [31:0] mul21_i117_4_2_reg_2971_pp0_iter2_reg;
reg   [31:0] mul21_i117_4_2_reg_2971_pp0_iter3_reg;
reg   [31:0] mul21_i117_4_3_reg_2976;
reg   [31:0] mul21_i117_4_3_reg_2976_pp0_iter1_reg;
reg   [31:0] mul21_i117_4_3_reg_2976_pp0_iter2_reg;
reg   [31:0] mul21_i117_4_3_reg_2976_pp0_iter3_reg;
wire   [31:0] bitcast_ln99_26_fu_1942_p1;
wire   [31:0] bitcast_ln99_27_fu_1947_p1;
reg   [31:0] mul21_i117_4_4_reg_3011;
reg   [31:0] mul21_i117_4_4_reg_3011_pp0_iter1_reg;
reg   [31:0] mul21_i117_4_4_reg_3011_pp0_iter2_reg;
reg   [31:0] mul21_i117_4_4_reg_3011_pp0_iter3_reg;
reg   [31:0] mul21_i117_4_4_reg_3011_pp0_iter4_reg;
reg   [31:0] mul21_i117_5_reg_3016;
reg   [31:0] mul21_i117_5_reg_3016_pp0_iter1_reg;
reg   [31:0] mul21_i117_5_reg_3016_pp0_iter2_reg;
reg   [31:0] mul21_i117_5_reg_3016_pp0_iter3_reg;
reg   [31:0] mul21_i117_5_reg_3016_pp0_iter4_reg;
wire   [31:0] bitcast_ln99_28_fu_1994_p1;
wire   [31:0] bitcast_ln99_29_fu_1999_p1;
reg   [31:0] mul21_i117_5_1_reg_3051;
reg   [31:0] mul21_i117_5_1_reg_3051_pp0_iter1_reg;
reg   [31:0] mul21_i117_5_1_reg_3051_pp0_iter2_reg;
reg   [31:0] mul21_i117_5_1_reg_3051_pp0_iter3_reg;
reg   [31:0] mul21_i117_5_1_reg_3051_pp0_iter4_reg;
reg   [31:0] mul21_i117_5_2_reg_3056;
reg   [31:0] mul21_i117_5_2_reg_3056_pp0_iter1_reg;
reg   [31:0] mul21_i117_5_2_reg_3056_pp0_iter2_reg;
reg   [31:0] mul21_i117_5_2_reg_3056_pp0_iter3_reg;
reg   [31:0] mul21_i117_5_2_reg_3056_pp0_iter4_reg;
wire   [31:0] bitcast_ln99_30_fu_2044_p1;
wire   [31:0] bitcast_ln99_31_fu_2049_p1;
reg   [31:0] mul21_i117_5_3_reg_3091;
reg   [31:0] mul21_i117_5_3_reg_3091_pp0_iter1_reg;
reg   [31:0] mul21_i117_5_3_reg_3091_pp0_iter2_reg;
reg   [31:0] mul21_i117_5_3_reg_3091_pp0_iter3_reg;
reg   [31:0] mul21_i117_5_3_reg_3091_pp0_iter4_reg;
reg   [31:0] mul21_i117_5_4_reg_3096;
reg   [31:0] mul21_i117_5_4_reg_3096_pp0_iter1_reg;
reg   [31:0] mul21_i117_5_4_reg_3096_pp0_iter2_reg;
reg   [31:0] mul21_i117_5_4_reg_3096_pp0_iter3_reg;
reg   [31:0] mul21_i117_5_4_reg_3096_pp0_iter4_reg;
wire   [31:0] bitcast_ln99_32_fu_2094_p1;
wire   [31:0] bitcast_ln99_33_fu_2099_p1;
reg   [31:0] mul21_i117_6_reg_3131;
reg   [31:0] mul21_i117_6_reg_3131_pp0_iter1_reg;
reg   [31:0] mul21_i117_6_reg_3131_pp0_iter2_reg;
reg   [31:0] mul21_i117_6_reg_3131_pp0_iter3_reg;
reg   [31:0] mul21_i117_6_reg_3131_pp0_iter4_reg;
reg   [31:0] mul21_i117_6_reg_3131_pp0_iter5_reg;
reg   [31:0] mul21_i117_6_1_reg_3136;
reg   [31:0] mul21_i117_6_1_reg_3136_pp0_iter1_reg;
reg   [31:0] mul21_i117_6_1_reg_3136_pp0_iter2_reg;
reg   [31:0] mul21_i117_6_1_reg_3136_pp0_iter3_reg;
reg   [31:0] mul21_i117_6_1_reg_3136_pp0_iter4_reg;
reg   [31:0] mul21_i117_6_1_reg_3136_pp0_iter5_reg;
wire   [31:0] bitcast_ln99_34_fu_2144_p1;
wire   [31:0] bitcast_ln99_35_fu_2149_p1;
reg   [31:0] mul21_i117_6_2_reg_3171;
reg   [31:0] mul21_i117_6_2_reg_3171_pp0_iter1_reg;
reg   [31:0] mul21_i117_6_2_reg_3171_pp0_iter2_reg;
reg   [31:0] mul21_i117_6_2_reg_3171_pp0_iter3_reg;
reg   [31:0] mul21_i117_6_2_reg_3171_pp0_iter4_reg;
reg   [31:0] mul21_i117_6_2_reg_3171_pp0_iter5_reg;
reg   [31:0] mul21_i117_6_3_reg_3176;
reg   [31:0] mul21_i117_6_3_reg_3176_pp0_iter1_reg;
reg   [31:0] mul21_i117_6_3_reg_3176_pp0_iter2_reg;
reg   [31:0] mul21_i117_6_3_reg_3176_pp0_iter3_reg;
reg   [31:0] mul21_i117_6_3_reg_3176_pp0_iter4_reg;
reg   [31:0] mul21_i117_6_3_reg_3176_pp0_iter5_reg;
wire   [31:0] bitcast_ln99_36_fu_2194_p1;
wire   [31:0] bitcast_ln99_37_fu_2199_p1;
reg   [31:0] mul21_i117_6_4_reg_3191;
reg   [31:0] mul21_i117_6_4_reg_3191_pp0_iter2_reg;
reg   [31:0] mul21_i117_6_4_reg_3191_pp0_iter3_reg;
reg   [31:0] mul21_i117_6_4_reg_3191_pp0_iter4_reg;
reg   [31:0] mul21_i117_6_4_reg_3191_pp0_iter5_reg;
reg   [31:0] mul21_i117_6_4_reg_3191_pp0_iter6_reg;
reg   [31:0] mul21_i117_7_reg_3196;
reg   [31:0] mul21_i117_7_reg_3196_pp0_iter2_reg;
reg   [31:0] mul21_i117_7_reg_3196_pp0_iter3_reg;
reg   [31:0] mul21_i117_7_reg_3196_pp0_iter4_reg;
reg   [31:0] mul21_i117_7_reg_3196_pp0_iter5_reg;
reg   [31:0] mul21_i117_7_reg_3196_pp0_iter6_reg;
wire   [31:0] bitcast_ln99_38_fu_2204_p1;
wire   [31:0] bitcast_ln99_39_fu_2209_p1;
reg   [31:0] mul21_i117_7_1_reg_3211;
reg   [31:0] mul21_i117_7_1_reg_3211_pp0_iter2_reg;
reg   [31:0] mul21_i117_7_1_reg_3211_pp0_iter3_reg;
reg   [31:0] mul21_i117_7_1_reg_3211_pp0_iter4_reg;
reg   [31:0] mul21_i117_7_1_reg_3211_pp0_iter5_reg;
reg   [31:0] mul21_i117_7_1_reg_3211_pp0_iter6_reg;
reg   [31:0] mul21_i117_7_1_reg_3211_pp0_iter7_reg;
reg   [31:0] mul21_i117_7_2_reg_3216;
reg   [31:0] mul21_i117_7_2_reg_3216_pp0_iter2_reg;
reg   [31:0] mul21_i117_7_2_reg_3216_pp0_iter3_reg;
reg   [31:0] mul21_i117_7_2_reg_3216_pp0_iter4_reg;
reg   [31:0] mul21_i117_7_2_reg_3216_pp0_iter5_reg;
reg   [31:0] mul21_i117_7_2_reg_3216_pp0_iter6_reg;
reg   [31:0] mul21_i117_7_2_reg_3216_pp0_iter7_reg;
reg   [31:0] mul21_i117_7_3_reg_3221;
reg   [31:0] mul21_i117_7_3_reg_3221_pp0_iter2_reg;
reg   [31:0] mul21_i117_7_3_reg_3221_pp0_iter3_reg;
reg   [31:0] mul21_i117_7_3_reg_3221_pp0_iter4_reg;
reg   [31:0] mul21_i117_7_3_reg_3221_pp0_iter5_reg;
reg   [31:0] mul21_i117_7_3_reg_3221_pp0_iter6_reg;
reg   [31:0] mul21_i117_7_3_reg_3221_pp0_iter7_reg;
reg   [31:0] mul21_i117_7_4_reg_3226;
reg   [31:0] mul21_i117_7_4_reg_3226_pp0_iter2_reg;
reg   [31:0] mul21_i117_7_4_reg_3226_pp0_iter3_reg;
reg   [31:0] mul21_i117_7_4_reg_3226_pp0_iter4_reg;
reg   [31:0] mul21_i117_7_4_reg_3226_pp0_iter5_reg;
reg   [31:0] mul21_i117_7_4_reg_3226_pp0_iter6_reg;
reg   [31:0] mul21_i117_7_4_reg_3226_pp0_iter7_reg;
reg   [31:0] s_104_reg_3231;
reg   [31:0] Weights_load_48_reg_3241;
wire   [31:0] empty_143_fu_2228_p1;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage2_subdone;
wire   [63:0] zext_ln99_fu_1133_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln93_1_fu_1122_p1;
wire   [63:0] zext_ln99_1_fu_1144_p1;
wire   [63:0] zext_ln99_2_fu_1155_p1;
wire   [63:0] zext_ln99_3_fu_1180_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln99_4_fu_1190_p1;
wire   [63:0] zext_ln99_5_fu_1200_p1;
wire   [63:0] zext_ln99_6_fu_1210_p1;
wire   [63:0] zext_ln99_7_fu_1244_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln99_8_fu_1254_p1;
wire   [63:0] zext_ln99_9_fu_1264_p1;
wire   [63:0] zext_ln99_10_fu_1275_p1;
wire   [63:0] zext_ln99_12_fu_1320_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln99_13_fu_1330_p1;
wire   [63:0] zext_ln99_15_fu_1350_p1;
wire   [63:0] zext_ln99_16_fu_1360_p1;
wire   [63:0] zext_ln99_17_fu_1380_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln99_18_fu_1390_p1;
wire   [63:0] zext_ln99_19_fu_1400_p1;
wire   [63:0] zext_ln99_20_fu_1410_p1;
wire   [63:0] zext_ln99_21_fu_1430_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln99_22_fu_1440_p1;
wire   [63:0] zext_ln99_23_fu_1450_p1;
wire   [63:0] zext_ln99_24_fu_1460_p1;
wire   [63:0] zext_ln99_25_fu_1480_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln99_26_fu_1490_p1;
wire   [63:0] zext_ln99_27_fu_1500_p1;
wire   [63:0] zext_ln99_28_fu_1510_p1;
wire   [63:0] zext_ln99_29_fu_1533_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln99_30_fu_1543_p1;
wire   [63:0] zext_ln99_31_fu_1553_p1;
wire   [63:0] zext_ln99_32_fu_1564_p1;
wire   [63:0] zext_ln99_33_fu_1584_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln99_34_fu_1594_p1;
wire   [63:0] zext_ln99_35_fu_1604_p1;
wire   [63:0] zext_ln99_36_fu_1614_p1;
wire   [63:0] zext_ln99_37_fu_1634_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln99_38_fu_1644_p1;
wire   [63:0] zext_ln99_39_fu_1654_p1;
wire   [63:0] zext_ln99_40_fu_1664_p1;
wire   [63:0] zext_ln99_41_fu_1684_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln99_42_fu_1694_p1;
wire   [63:0] zext_ln99_43_fu_1704_p1;
wire   [63:0] zext_ln99_44_fu_1714_p1;
wire   [63:0] zext_ln99_45_fu_1734_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] zext_ln99_46_fu_1744_p1;
wire   [63:0] zext_ln99_47_fu_1754_p1;
wire   [63:0] zext_ln99_48_fu_1764_p1;
wire   [63:0] zext_ln99_49_fu_1784_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] zext_ln99_50_fu_1794_p1;
wire   [63:0] zext_ln99_51_fu_1804_p1;
wire   [63:0] zext_ln99_52_fu_1818_p1;
wire   [63:0] zext_ln99_53_fu_1838_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln99_54_fu_1852_p1;
wire   [63:0] zext_ln99_55_fu_1862_p1;
wire   [63:0] zext_ln99_56_fu_1876_p1;
wire   [63:0] zext_ln99_57_fu_1896_p1;
wire    ap_block_pp0_stage14;
wire   [63:0] zext_ln99_58_fu_1910_p1;
wire   [63:0] zext_ln99_59_fu_1920_p1;
wire   [63:0] zext_ln99_60_fu_1934_p1;
wire   [63:0] zext_ln99_61_fu_1957_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] zext_ln99_62_fu_1968_p1;
wire   [63:0] zext_ln99_63_fu_1978_p1;
wire   [63:0] zext_ln99_64_fu_1989_p1;
wire   [63:0] zext_ln99_65_fu_2009_p1;
wire    ap_block_pp0_stage16;
wire   [63:0] zext_ln99_66_fu_2019_p1;
wire   [63:0] zext_ln99_67_fu_2029_p1;
wire   [63:0] zext_ln99_68_fu_2039_p1;
wire   [63:0] zext_ln99_69_fu_2059_p1;
wire    ap_block_pp0_stage17;
wire   [63:0] zext_ln99_70_fu_2069_p1;
wire   [63:0] zext_ln99_71_fu_2079_p1;
wire   [63:0] zext_ln99_72_fu_2089_p1;
wire   [63:0] zext_ln99_73_fu_2109_p1;
wire    ap_block_pp0_stage18;
wire   [63:0] zext_ln99_74_fu_2119_p1;
wire   [63:0] zext_ln99_75_fu_2129_p1;
wire   [63:0] zext_ln99_76_fu_2139_p1;
wire   [63:0] zext_ln99_77_fu_2159_p1;
wire    ap_block_pp0_stage19;
wire   [63:0] zext_ln99_78_fu_2169_p1;
wire   [63:0] zext_ln99_79_fu_2179_p1;
wire   [63:0] zext_ln99_80_fu_2189_p1;
wire   [63:0] arrayidx23_sum_cast_fu_2223_p1;
wire    ap_block_pp0_stage20;
wire   [63:0] zext_ln101_1_fu_2274_p1;
reg   [7:0] y_fu_228;
wire   [7:0] add_ln99_2_fu_1149_p2;
wire    ap_loop_init;
reg   [7:0] ap_sig_allocacmp_y_load;
reg   [3:0] n_fu_232;
reg   [3:0] ap_sig_allocacmp_n_load;
reg   [10:0] indvar_flatten48_fu_236;
wire   [10:0] add_ln91_fu_1044_p2;
reg   [10:0] ap_sig_allocacmp_indvar_flatten48_load;
reg   [31:0] grp_fu_919_p0;
reg   [31:0] grp_fu_919_p1;
reg   [31:0] grp_fu_924_p0;
reg   [31:0] grp_fu_924_p1;
reg   [31:0] grp_fu_928_p0;
reg   [31:0] grp_fu_928_p1;
reg   [31:0] grp_fu_932_p0;
reg   [31:0] grp_fu_932_p1;
wire   [0:0] icmp_ln93_fu_1056_p2;
wire   [3:0] add_ln91_1_fu_1070_p2;
wire   [7:0] p_shl13_fu_1088_p3;
wire   [5:0] p_shl14_fu_1100_p3;
wire   [8:0] p_shl24_cast_fu_1108_p1;
wire   [9:0] add_ln99_fu_1127_p2;
wire   [9:0] add_ln99_1_fu_1138_p2;
wire   [9:0] add_ln99_3_fu_1175_p2;
wire   [7:0] add_ln99_4_fu_1185_p2;
wire   [9:0] add_ln99_5_fu_1195_p2;
wire   [7:0] add_ln99_6_fu_1205_p2;
wire   [9:0] p_shl_fu_1215_p3;
wire   [9:0] add_ln99_7_fu_1239_p2;
wire   [7:0] add_ln99_8_fu_1249_p2;
wire   [9:0] add_ln99_9_fu_1259_p2;
wire   [8:0] add_ln99_10_fu_1269_p2;
wire   [8:0] add_ln101_1_fu_1280_p2;
wire   [10:0] zext_ln101_fu_1285_p1;
wire   [10:0] zext_ln93_fu_1222_p1;
wire   [8:0] or_ln99_fu_1305_p2;
wire   [9:0] zext_ln99_11_fu_1310_p1;
wire   [9:0] add_ln99_11_fu_1314_p2;
wire   [8:0] add_ln99_12_fu_1325_p2;
wire   [8:0] or_ln99_1_fu_1335_p2;
wire   [9:0] zext_ln99_14_fu_1340_p1;
wire   [9:0] add_ln99_13_fu_1344_p2;
wire   [8:0] add_ln99_14_fu_1355_p2;
wire   [9:0] add_ln99_15_fu_1375_p2;
wire   [8:0] add_ln99_16_fu_1385_p2;
wire   [9:0] add_ln99_17_fu_1395_p2;
wire   [8:0] add_ln99_18_fu_1405_p2;
wire   [9:0] add_ln99_19_fu_1425_p2;
wire   [8:0] add_ln99_20_fu_1435_p2;
wire   [9:0] add_ln99_21_fu_1445_p2;
wire   [8:0] add_ln99_22_fu_1455_p2;
wire   [9:0] add_ln99_23_fu_1475_p2;
wire   [8:0] add_ln99_24_fu_1485_p2;
wire   [9:0] add_ln99_25_fu_1495_p2;
wire   [8:0] add_ln99_26_fu_1505_p2;
wire   [9:0] add_ln99_27_fu_1528_p2;
wire   [8:0] add_ln99_28_fu_1538_p2;
wire   [9:0] add_ln99_29_fu_1548_p2;
wire   [9:0] add_ln99_30_fu_1558_p2;
wire   [9:0] add_ln99_31_fu_1579_p2;
wire   [9:0] add_ln99_32_fu_1589_p2;
wire   [9:0] add_ln99_33_fu_1599_p2;
wire   [9:0] add_ln99_34_fu_1609_p2;
wire   [9:0] add_ln99_35_fu_1629_p2;
wire   [9:0] add_ln99_36_fu_1639_p2;
wire   [9:0] add_ln99_37_fu_1649_p2;
wire   [9:0] add_ln99_38_fu_1659_p2;
wire   [9:0] add_ln99_39_fu_1679_p2;
wire   [9:0] add_ln99_40_fu_1689_p2;
wire   [9:0] add_ln99_41_fu_1699_p2;
wire   [9:0] add_ln99_42_fu_1709_p2;
wire   [9:0] add_ln99_43_fu_1729_p2;
wire   [9:0] add_ln99_44_fu_1739_p2;
wire   [9:0] add_ln99_45_fu_1749_p2;
wire   [9:0] add_ln99_46_fu_1759_p2;
wire   [9:0] add_ln99_47_fu_1779_p2;
wire   [9:0] add_ln99_48_fu_1789_p2;
wire   [9:0] add_ln99_49_fu_1799_p2;
wire   [8:0] add_ln99_50_fu_1809_p2;
wire  signed [9:0] sext_ln99_fu_1814_p1;
wire   [9:0] add_ln99_51_fu_1833_p2;
wire   [8:0] add_ln99_52_fu_1843_p2;
wire  signed [9:0] sext_ln99_1_fu_1848_p1;
wire   [9:0] add_ln99_53_fu_1857_p2;
wire   [8:0] add_ln99_54_fu_1867_p2;
wire  signed [9:0] sext_ln99_2_fu_1872_p1;
wire   [9:0] add_ln99_55_fu_1891_p2;
wire   [8:0] add_ln99_56_fu_1901_p2;
wire  signed [9:0] sext_ln99_3_fu_1906_p1;
wire   [9:0] add_ln99_57_fu_1915_p2;
wire   [8:0] add_ln99_58_fu_1925_p2;
wire  signed [9:0] sext_ln99_4_fu_1930_p1;
wire   [9:0] add_ln99_59_fu_1952_p2;
wire   [10:0] add_ln99_60_fu_1962_p2;
wire   [9:0] add_ln99_61_fu_1973_p2;
wire   [10:0] add_ln99_62_fu_1983_p2;
wire   [9:0] add_ln99_63_fu_2004_p2;
wire   [10:0] add_ln99_64_fu_2014_p2;
wire   [9:0] add_ln99_65_fu_2024_p2;
wire   [10:0] add_ln99_66_fu_2034_p2;
wire   [9:0] add_ln99_67_fu_2054_p2;
wire   [10:0] add_ln99_68_fu_2064_p2;
wire   [9:0] add_ln99_69_fu_2074_p2;
wire   [10:0] add_ln99_70_fu_2084_p2;
wire   [9:0] add_ln99_71_fu_2104_p2;
wire   [10:0] add_ln99_72_fu_2114_p2;
wire   [9:0] add_ln99_73_fu_2124_p2;
wire   [10:0] add_ln99_74_fu_2134_p2;
wire   [9:0] add_ln99_75_fu_2154_p2;
wire   [10:0] add_ln99_76_fu_2164_p2;
wire   [9:0] add_ln99_77_fu_2174_p2;
wire   [10:0] add_ln99_78_fu_2184_p2;
wire   [9:0] zext_ln91_fu_2214_p1;
wire   [9:0] arrayidx23_sum_fu_2217_p2;
wire   [31:0] bitcast_ln101_fu_2232_p1;
wire   [7:0] tmp_16_fu_2236_p4;
wire   [22:0] trunc_ln101_fu_2246_p1;
wire   [0:0] icmp_ln101_1_fu_2256_p2;
wire   [0:0] icmp_ln101_fu_2250_p2;
wire   [0:0] or_ln101_fu_2262_p2;
wire   [0:0] and_ln101_fu_2268_p2;
wire    ap_block_pp0_stage1_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter7_stage2;
reg    ap_idle_pp0_0to6;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg   [20:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to8;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_pp0_stage18_subdone;
wire    ap_block_pp0_stage19_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_block_pp0_stage5_00001;
wire    ap_block_pp0_stage9_00001;
wire    ap_block_pp0_stage13_00001;
wire    ap_block_pp0_stage17_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_block_pp0_stage8_00001;
wire    ap_block_pp0_stage12_00001;
wire    ap_block_pp0_stage16_00001;
wire    ap_block_pp0_stage20_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage7_00001;
wire    ap_block_pp0_stage11_00001;
wire    ap_block_pp0_stage15_00001;
wire    ap_block_pp0_stage19_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage6_00001;
wire    ap_block_pp0_stage10_00001;
wire    ap_block_pp0_stage14_00001;
wire    ap_block_pp0_stage18_00001;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 21'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 y_fu_228 = 8'd0;
#0 n_fu_232 = 4'd0;
#0 indvar_flatten48_fu_236 = 11'd0;
#0 ap_done_reg = 1'b0;
end

CNN_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage20),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage20)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage20_subdone) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage20_subdone) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage20_subdone) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage20_subdone) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage20_subdone) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage20_subdone) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage20_subdone) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter8 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage20_subdone) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage2))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage2))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage2))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage2))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage2))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage2))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage2))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln91_fu_1038_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten48_fu_236 <= add_ln91_fu_1044_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten48_fu_236 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln91_fu_1038_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            n_fu_232 <= select_ln91_1_fu_1076_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            n_fu_232 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln91_fu_1038_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            y_fu_228 <= add_ln99_2_fu_1149_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            y_fu_228 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Weights_load_48_reg_3241 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln101_reg_2471 <= add_ln101_fu_1289_p2;
        add_ln101_reg_2471_pp0_iter1_reg <= add_ln101_reg_2471;
        add_ln101_reg_2471_pp0_iter2_reg <= add_ln101_reg_2471_pp0_iter1_reg;
        add_ln101_reg_2471_pp0_iter3_reg <= add_ln101_reg_2471_pp0_iter2_reg;
        add_ln101_reg_2471_pp0_iter4_reg <= add_ln101_reg_2471_pp0_iter3_reg;
        add_ln101_reg_2471_pp0_iter5_reg <= add_ln101_reg_2471_pp0_iter4_reg;
        add_ln101_reg_2471_pp0_iter6_reg <= add_ln101_reg_2471_pp0_iter5_reg;
        add_ln101_reg_2471_pp0_iter7_reg <= add_ln101_reg_2471_pp0_iter6_reg;
        mul21_i117_7_3_reg_3221_pp0_iter2_reg <= mul21_i117_7_3_reg_3221;
        mul21_i117_7_3_reg_3221_pp0_iter3_reg <= mul21_i117_7_3_reg_3221_pp0_iter2_reg;
        mul21_i117_7_3_reg_3221_pp0_iter4_reg <= mul21_i117_7_3_reg_3221_pp0_iter3_reg;
        mul21_i117_7_3_reg_3221_pp0_iter5_reg <= mul21_i117_7_3_reg_3221_pp0_iter4_reg;
        mul21_i117_7_3_reg_3221_pp0_iter6_reg <= mul21_i117_7_3_reg_3221_pp0_iter5_reg;
        mul21_i117_7_3_reg_3221_pp0_iter7_reg <= mul21_i117_7_3_reg_3221_pp0_iter6_reg;
        mul21_i117_7_4_reg_3226_pp0_iter2_reg <= mul21_i117_7_4_reg_3226;
        mul21_i117_7_4_reg_3226_pp0_iter3_reg <= mul21_i117_7_4_reg_3226_pp0_iter2_reg;
        mul21_i117_7_4_reg_3226_pp0_iter4_reg <= mul21_i117_7_4_reg_3226_pp0_iter3_reg;
        mul21_i117_7_4_reg_3226_pp0_iter5_reg <= mul21_i117_7_4_reg_3226_pp0_iter4_reg;
        mul21_i117_7_4_reg_3226_pp0_iter6_reg <= mul21_i117_7_4_reg_3226_pp0_iter5_reg;
        mul21_i117_7_4_reg_3226_pp0_iter7_reg <= mul21_i117_7_4_reg_3226_pp0_iter6_reg;
        zext_ln93_4_reg_2423[7 : 0] <= zext_ln93_4_fu_1226_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        empty_142_reg_2337[8 : 3] <= empty_142_fu_1112_p2[8 : 3];
        empty_reg_2327 <= empty_fu_1084_p1;
        icmp_ln91_reg_2308 <= icmp_ln91_fu_1038_p2;
        icmp_ln91_reg_2308_pp0_iter1_reg <= icmp_ln91_reg_2308;
        icmp_ln91_reg_2308_pp0_iter2_reg <= icmp_ln91_reg_2308_pp0_iter1_reg;
        icmp_ln91_reg_2308_pp0_iter3_reg <= icmp_ln91_reg_2308_pp0_iter2_reg;
        icmp_ln91_reg_2308_pp0_iter4_reg <= icmp_ln91_reg_2308_pp0_iter3_reg;
        icmp_ln91_reg_2308_pp0_iter5_reg <= icmp_ln91_reg_2308_pp0_iter4_reg;
        icmp_ln91_reg_2308_pp0_iter6_reg <= icmp_ln91_reg_2308_pp0_iter5_reg;
        icmp_ln91_reg_2308_pp0_iter7_reg <= icmp_ln91_reg_2308_pp0_iter6_reg;
        mul21_i117_6_4_reg_3191_pp0_iter2_reg <= mul21_i117_6_4_reg_3191;
        mul21_i117_6_4_reg_3191_pp0_iter3_reg <= mul21_i117_6_4_reg_3191_pp0_iter2_reg;
        mul21_i117_6_4_reg_3191_pp0_iter4_reg <= mul21_i117_6_4_reg_3191_pp0_iter3_reg;
        mul21_i117_6_4_reg_3191_pp0_iter5_reg <= mul21_i117_6_4_reg_3191_pp0_iter4_reg;
        mul21_i117_6_4_reg_3191_pp0_iter6_reg <= mul21_i117_6_4_reg_3191_pp0_iter5_reg;
        mul21_i117_7_reg_3196_pp0_iter2_reg <= mul21_i117_7_reg_3196;
        mul21_i117_7_reg_3196_pp0_iter3_reg <= mul21_i117_7_reg_3196_pp0_iter2_reg;
        mul21_i117_7_reg_3196_pp0_iter4_reg <= mul21_i117_7_reg_3196_pp0_iter3_reg;
        mul21_i117_7_reg_3196_pp0_iter5_reg <= mul21_i117_7_reg_3196_pp0_iter4_reg;
        mul21_i117_7_reg_3196_pp0_iter6_reg <= mul21_i117_7_reg_3196_pp0_iter5_reg;
        p_cast78_reg_2343[8 : 3] <= p_cast78_fu_1118_p1[8 : 3];
        p_shl23_cast_reg_2332[7 : 5] <= p_shl23_cast_fu_1096_p1[7 : 5];
        select_ln91_1_reg_2322 <= select_ln91_1_fu_1076_p3;
        select_ln91_1_reg_2322_pp0_iter1_reg <= select_ln91_1_reg_2322;
        select_ln91_1_reg_2322_pp0_iter2_reg <= select_ln91_1_reg_2322_pp0_iter1_reg;
        select_ln91_1_reg_2322_pp0_iter3_reg <= select_ln91_1_reg_2322_pp0_iter2_reg;
        select_ln91_1_reg_2322_pp0_iter4_reg <= select_ln91_1_reg_2322_pp0_iter3_reg;
        select_ln91_1_reg_2322_pp0_iter5_reg <= select_ln91_1_reg_2322_pp0_iter4_reg;
        select_ln91_1_reg_2322_pp0_iter6_reg <= select_ln91_1_reg_2322_pp0_iter5_reg;
        select_ln91_reg_2312 <= select_ln91_fu_1062_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul21_i117_10_reg_2586 <= grp_fu_1461_p_dout0;
        mul21_i117_1_reg_2591 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul21_i117_1_1_reg_2639 <= grp_fu_1461_p_dout0;
        mul21_i117_1_2_reg_2644 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul21_i117_1_1_reg_2639_pp0_iter1_reg <= mul21_i117_1_1_reg_2639;
        mul21_i117_1_2_reg_2644_pp0_iter1_reg <= mul21_i117_1_2_reg_2644;
        zext_ln93_3_reg_2626[7 : 0] <= zext_ln93_3_fu_1515_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        mul21_i117_1_3_reg_2679 <= grp_fu_1461_p_dout0;
        mul21_i117_1_4_reg_2684 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        mul21_i117_1_3_reg_2679_pp0_iter1_reg <= mul21_i117_1_3_reg_2679;
        mul21_i117_1_4_reg_2684_pp0_iter1_reg <= mul21_i117_1_4_reg_2684;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        mul21_i117_2_1_reg_2724 <= grp_fu_1465_p_dout0;
        mul21_i117_2_reg_2719 <= grp_fu_1461_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        mul21_i117_2_1_reg_2724_pp0_iter1_reg <= mul21_i117_2_1_reg_2724;
        mul21_i117_2_reg_2719_pp0_iter1_reg <= mul21_i117_2_reg_2719;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        mul21_i117_2_2_reg_2759 <= grp_fu_1461_p_dout0;
        mul21_i117_2_3_reg_2764 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        mul21_i117_2_2_reg_2759_pp0_iter1_reg <= mul21_i117_2_2_reg_2759;
        mul21_i117_2_2_reg_2759_pp0_iter2_reg <= mul21_i117_2_2_reg_2759_pp0_iter1_reg;
        mul21_i117_2_3_reg_2764_pp0_iter1_reg <= mul21_i117_2_3_reg_2764;
        mul21_i117_2_3_reg_2764_pp0_iter2_reg <= mul21_i117_2_3_reg_2764_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        mul21_i117_2_4_reg_2799 <= grp_fu_1461_p_dout0;
        mul21_i117_3_reg_2804 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        mul21_i117_2_4_reg_2799_pp0_iter1_reg <= mul21_i117_2_4_reg_2799;
        mul21_i117_2_4_reg_2799_pp0_iter2_reg <= mul21_i117_2_4_reg_2799_pp0_iter1_reg;
        mul21_i117_3_reg_2804_pp0_iter1_reg <= mul21_i117_3_reg_2804;
        mul21_i117_3_reg_2804_pp0_iter2_reg <= mul21_i117_3_reg_2804_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        mul21_i117_3_1_reg_2839 <= grp_fu_1461_p_dout0;
        mul21_i117_3_2_reg_2844 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        mul21_i117_3_1_reg_2839_pp0_iter1_reg <= mul21_i117_3_1_reg_2839;
        mul21_i117_3_1_reg_2839_pp0_iter2_reg <= mul21_i117_3_1_reg_2839_pp0_iter1_reg;
        mul21_i117_3_2_reg_2844_pp0_iter1_reg <= mul21_i117_3_2_reg_2844;
        mul21_i117_3_2_reg_2844_pp0_iter2_reg <= mul21_i117_3_2_reg_2844_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        mul21_i117_3_3_reg_2879 <= grp_fu_1461_p_dout0;
        mul21_i117_3_4_reg_2884 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        mul21_i117_3_3_reg_2879_pp0_iter1_reg <= mul21_i117_3_3_reg_2879;
        mul21_i117_3_3_reg_2879_pp0_iter2_reg <= mul21_i117_3_3_reg_2879_pp0_iter1_reg;
        mul21_i117_3_3_reg_2879_pp0_iter3_reg <= mul21_i117_3_3_reg_2879_pp0_iter2_reg;
        mul21_i117_3_4_reg_2884_pp0_iter1_reg <= mul21_i117_3_4_reg_2884;
        mul21_i117_3_4_reg_2884_pp0_iter2_reg <= mul21_i117_3_4_reg_2884_pp0_iter1_reg;
        mul21_i117_3_4_reg_2884_pp0_iter3_reg <= mul21_i117_3_4_reg_2884_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        mul21_i117_4_1_reg_2924 <= grp_fu_1465_p_dout0;
        mul21_i117_4_reg_2919 <= grp_fu_1461_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        mul21_i117_4_1_reg_2924_pp0_iter1_reg <= mul21_i117_4_1_reg_2924;
        mul21_i117_4_1_reg_2924_pp0_iter2_reg <= mul21_i117_4_1_reg_2924_pp0_iter1_reg;
        mul21_i117_4_1_reg_2924_pp0_iter3_reg <= mul21_i117_4_1_reg_2924_pp0_iter2_reg;
        mul21_i117_4_reg_2919_pp0_iter1_reg <= mul21_i117_4_reg_2919;
        mul21_i117_4_reg_2919_pp0_iter2_reg <= mul21_i117_4_reg_2919_pp0_iter1_reg;
        mul21_i117_4_reg_2919_pp0_iter3_reg <= mul21_i117_4_reg_2919_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        mul21_i117_4_2_reg_2971 <= grp_fu_1461_p_dout0;
        mul21_i117_4_3_reg_2976 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        mul21_i117_4_2_reg_2971_pp0_iter1_reg <= mul21_i117_4_2_reg_2971;
        mul21_i117_4_2_reg_2971_pp0_iter2_reg <= mul21_i117_4_2_reg_2971_pp0_iter1_reg;
        mul21_i117_4_2_reg_2971_pp0_iter3_reg <= mul21_i117_4_2_reg_2971_pp0_iter2_reg;
        mul21_i117_4_3_reg_2976_pp0_iter1_reg <= mul21_i117_4_3_reg_2976;
        mul21_i117_4_3_reg_2976_pp0_iter2_reg <= mul21_i117_4_3_reg_2976_pp0_iter1_reg;
        mul21_i117_4_3_reg_2976_pp0_iter3_reg <= mul21_i117_4_3_reg_2976_pp0_iter2_reg;
        zext_ln93_2_reg_2959[7 : 0] <= zext_ln93_2_fu_1939_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        mul21_i117_4_4_reg_3011 <= grp_fu_1461_p_dout0;
        mul21_i117_5_reg_3016 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        mul21_i117_4_4_reg_3011_pp0_iter1_reg <= mul21_i117_4_4_reg_3011;
        mul21_i117_4_4_reg_3011_pp0_iter2_reg <= mul21_i117_4_4_reg_3011_pp0_iter1_reg;
        mul21_i117_4_4_reg_3011_pp0_iter3_reg <= mul21_i117_4_4_reg_3011_pp0_iter2_reg;
        mul21_i117_4_4_reg_3011_pp0_iter4_reg <= mul21_i117_4_4_reg_3011_pp0_iter3_reg;
        mul21_i117_5_reg_3016_pp0_iter1_reg <= mul21_i117_5_reg_3016;
        mul21_i117_5_reg_3016_pp0_iter2_reg <= mul21_i117_5_reg_3016_pp0_iter1_reg;
        mul21_i117_5_reg_3016_pp0_iter3_reg <= mul21_i117_5_reg_3016_pp0_iter2_reg;
        mul21_i117_5_reg_3016_pp0_iter4_reg <= mul21_i117_5_reg_3016_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        mul21_i117_5_1_reg_3051 <= grp_fu_1461_p_dout0;
        mul21_i117_5_2_reg_3056 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        mul21_i117_5_1_reg_3051_pp0_iter1_reg <= mul21_i117_5_1_reg_3051;
        mul21_i117_5_1_reg_3051_pp0_iter2_reg <= mul21_i117_5_1_reg_3051_pp0_iter1_reg;
        mul21_i117_5_1_reg_3051_pp0_iter3_reg <= mul21_i117_5_1_reg_3051_pp0_iter2_reg;
        mul21_i117_5_1_reg_3051_pp0_iter4_reg <= mul21_i117_5_1_reg_3051_pp0_iter3_reg;
        mul21_i117_5_2_reg_3056_pp0_iter1_reg <= mul21_i117_5_2_reg_3056;
        mul21_i117_5_2_reg_3056_pp0_iter2_reg <= mul21_i117_5_2_reg_3056_pp0_iter1_reg;
        mul21_i117_5_2_reg_3056_pp0_iter3_reg <= mul21_i117_5_2_reg_3056_pp0_iter2_reg;
        mul21_i117_5_2_reg_3056_pp0_iter4_reg <= mul21_i117_5_2_reg_3056_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        mul21_i117_5_3_reg_3091 <= grp_fu_1461_p_dout0;
        mul21_i117_5_4_reg_3096 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        mul21_i117_5_3_reg_3091_pp0_iter1_reg <= mul21_i117_5_3_reg_3091;
        mul21_i117_5_3_reg_3091_pp0_iter2_reg <= mul21_i117_5_3_reg_3091_pp0_iter1_reg;
        mul21_i117_5_3_reg_3091_pp0_iter3_reg <= mul21_i117_5_3_reg_3091_pp0_iter2_reg;
        mul21_i117_5_3_reg_3091_pp0_iter4_reg <= mul21_i117_5_3_reg_3091_pp0_iter3_reg;
        mul21_i117_5_4_reg_3096_pp0_iter1_reg <= mul21_i117_5_4_reg_3096;
        mul21_i117_5_4_reg_3096_pp0_iter2_reg <= mul21_i117_5_4_reg_3096_pp0_iter1_reg;
        mul21_i117_5_4_reg_3096_pp0_iter3_reg <= mul21_i117_5_4_reg_3096_pp0_iter2_reg;
        mul21_i117_5_4_reg_3096_pp0_iter4_reg <= mul21_i117_5_4_reg_3096_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        mul21_i117_6_1_reg_3136 <= grp_fu_1465_p_dout0;
        mul21_i117_6_reg_3131 <= grp_fu_1461_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        mul21_i117_6_1_reg_3136_pp0_iter1_reg <= mul21_i117_6_1_reg_3136;
        mul21_i117_6_1_reg_3136_pp0_iter2_reg <= mul21_i117_6_1_reg_3136_pp0_iter1_reg;
        mul21_i117_6_1_reg_3136_pp0_iter3_reg <= mul21_i117_6_1_reg_3136_pp0_iter2_reg;
        mul21_i117_6_1_reg_3136_pp0_iter4_reg <= mul21_i117_6_1_reg_3136_pp0_iter3_reg;
        mul21_i117_6_1_reg_3136_pp0_iter5_reg <= mul21_i117_6_1_reg_3136_pp0_iter4_reg;
        mul21_i117_6_reg_3131_pp0_iter1_reg <= mul21_i117_6_reg_3131;
        mul21_i117_6_reg_3131_pp0_iter2_reg <= mul21_i117_6_reg_3131_pp0_iter1_reg;
        mul21_i117_6_reg_3131_pp0_iter3_reg <= mul21_i117_6_reg_3131_pp0_iter2_reg;
        mul21_i117_6_reg_3131_pp0_iter4_reg <= mul21_i117_6_reg_3131_pp0_iter3_reg;
        mul21_i117_6_reg_3131_pp0_iter5_reg <= mul21_i117_6_reg_3131_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        mul21_i117_6_2_reg_3171 <= grp_fu_1461_p_dout0;
        mul21_i117_6_3_reg_3176 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        mul21_i117_6_2_reg_3171_pp0_iter1_reg <= mul21_i117_6_2_reg_3171;
        mul21_i117_6_2_reg_3171_pp0_iter2_reg <= mul21_i117_6_2_reg_3171_pp0_iter1_reg;
        mul21_i117_6_2_reg_3171_pp0_iter3_reg <= mul21_i117_6_2_reg_3171_pp0_iter2_reg;
        mul21_i117_6_2_reg_3171_pp0_iter4_reg <= mul21_i117_6_2_reg_3171_pp0_iter3_reg;
        mul21_i117_6_2_reg_3171_pp0_iter5_reg <= mul21_i117_6_2_reg_3171_pp0_iter4_reg;
        mul21_i117_6_3_reg_3176_pp0_iter1_reg <= mul21_i117_6_3_reg_3176;
        mul21_i117_6_3_reg_3176_pp0_iter2_reg <= mul21_i117_6_3_reg_3176_pp0_iter1_reg;
        mul21_i117_6_3_reg_3176_pp0_iter3_reg <= mul21_i117_6_3_reg_3176_pp0_iter2_reg;
        mul21_i117_6_3_reg_3176_pp0_iter4_reg <= mul21_i117_6_3_reg_3176_pp0_iter3_reg;
        mul21_i117_6_3_reg_3176_pp0_iter5_reg <= mul21_i117_6_3_reg_3176_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul21_i117_6_4_reg_3191 <= grp_fu_1461_p_dout0;
        mul21_i117_7_reg_3196 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul21_i117_7_1_reg_3211 <= grp_fu_1461_p_dout0;
        mul21_i117_7_2_reg_3216 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul21_i117_7_1_reg_3211_pp0_iter2_reg <= mul21_i117_7_1_reg_3211;
        mul21_i117_7_1_reg_3211_pp0_iter3_reg <= mul21_i117_7_1_reg_3211_pp0_iter2_reg;
        mul21_i117_7_1_reg_3211_pp0_iter4_reg <= mul21_i117_7_1_reg_3211_pp0_iter3_reg;
        mul21_i117_7_1_reg_3211_pp0_iter5_reg <= mul21_i117_7_1_reg_3211_pp0_iter4_reg;
        mul21_i117_7_1_reg_3211_pp0_iter6_reg <= mul21_i117_7_1_reg_3211_pp0_iter5_reg;
        mul21_i117_7_1_reg_3211_pp0_iter7_reg <= mul21_i117_7_1_reg_3211_pp0_iter6_reg;
        mul21_i117_7_2_reg_3216_pp0_iter2_reg <= mul21_i117_7_2_reg_3216;
        mul21_i117_7_2_reg_3216_pp0_iter3_reg <= mul21_i117_7_2_reg_3216_pp0_iter2_reg;
        mul21_i117_7_2_reg_3216_pp0_iter4_reg <= mul21_i117_7_2_reg_3216_pp0_iter3_reg;
        mul21_i117_7_2_reg_3216_pp0_iter5_reg <= mul21_i117_7_2_reg_3216_pp0_iter4_reg;
        mul21_i117_7_2_reg_3216_pp0_iter6_reg <= mul21_i117_7_2_reg_3216_pp0_iter5_reg;
        mul21_i117_7_2_reg_3216_pp0_iter7_reg <= mul21_i117_7_2_reg_3216_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul21_i117_7_3_reg_3221 <= grp_fu_1461_p_dout0;
        mul21_i117_7_4_reg_3226 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul21_i117_8_reg_2546 <= grp_fu_1461_p_dout0;
        mul21_i117_9_reg_2551 <= grp_fu_1465_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul21_i117_s_reg_2511 <= grp_fu_1465_p_dout0;
        mul21_i3_reg_2506 <= grp_fu_1461_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_1004 <= grp_fu_1457_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_1009 <= grp_fu_1457_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_1014 <= grp_fu_1457_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_941 <= Weights_q1;
        reg_950 <= Weights_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_945 <= OutPadConv3_q1;
        reg_954 <= OutPadConv3_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_959 <= OutPadConv3_q1;
        reg_964 <= OutPadConv3_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_969 <= OutPadConv3_q1;
        reg_974 <= OutPadConv3_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_979 <= grp_fu_1453_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_984 <= grp_fu_1453_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_989 <= grp_fu_1453_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_994 <= grp_fu_1453_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_999 <= grp_fu_1457_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        s_104_reg_3231 <= grp_fu_1453_p_dout0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        OutConv3_ce0 = 1'b1;
    end else begin
        OutConv3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        OutConv3_we0 = 1'b1;
    end else begin
        OutConv3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            OutPadConv3_address0 = zext_ln99_80_fu_2189_p1;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            OutPadConv3_address0 = zext_ln99_76_fu_2139_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            OutPadConv3_address0 = zext_ln99_72_fu_2089_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            OutPadConv3_address0 = zext_ln99_68_fu_2039_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            OutPadConv3_address0 = zext_ln99_64_fu_1989_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            OutPadConv3_address0 = zext_ln99_60_fu_1934_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            OutPadConv3_address0 = zext_ln99_56_fu_1876_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            OutPadConv3_address0 = zext_ln99_52_fu_1818_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            OutPadConv3_address0 = zext_ln99_48_fu_1764_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            OutPadConv3_address0 = zext_ln99_44_fu_1714_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            OutPadConv3_address0 = zext_ln99_40_fu_1664_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            OutPadConv3_address0 = zext_ln99_36_fu_1614_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            OutPadConv3_address0 = zext_ln99_32_fu_1564_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            OutPadConv3_address0 = zext_ln99_28_fu_1510_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            OutPadConv3_address0 = zext_ln99_24_fu_1460_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            OutPadConv3_address0 = zext_ln99_20_fu_1410_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            OutPadConv3_address0 = zext_ln99_16_fu_1360_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            OutPadConv3_address0 = zext_ln99_10_fu_1275_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            OutPadConv3_address0 = zext_ln99_6_fu_1210_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            OutPadConv3_address0 = zext_ln99_2_fu_1155_p1;
        end else begin
            OutPadConv3_address0 = 'bx;
        end
    end else begin
        OutPadConv3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            OutPadConv3_address1 = zext_ln99_78_fu_2169_p1;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            OutPadConv3_address1 = zext_ln99_74_fu_2119_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            OutPadConv3_address1 = zext_ln99_70_fu_2069_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            OutPadConv3_address1 = zext_ln99_66_fu_2019_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            OutPadConv3_address1 = zext_ln99_62_fu_1968_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            OutPadConv3_address1 = zext_ln99_58_fu_1910_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            OutPadConv3_address1 = zext_ln99_54_fu_1852_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            OutPadConv3_address1 = zext_ln99_50_fu_1794_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            OutPadConv3_address1 = zext_ln99_46_fu_1744_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            OutPadConv3_address1 = zext_ln99_42_fu_1694_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            OutPadConv3_address1 = zext_ln99_38_fu_1644_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            OutPadConv3_address1 = zext_ln99_34_fu_1594_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            OutPadConv3_address1 = zext_ln99_30_fu_1543_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            OutPadConv3_address1 = zext_ln99_26_fu_1490_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            OutPadConv3_address1 = zext_ln99_22_fu_1440_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            OutPadConv3_address1 = zext_ln99_18_fu_1390_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            OutPadConv3_address1 = zext_ln99_13_fu_1330_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            OutPadConv3_address1 = zext_ln99_8_fu_1254_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            OutPadConv3_address1 = zext_ln99_4_fu_1190_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            OutPadConv3_address1 = zext_ln93_1_fu_1122_p1;
        end else begin
            OutPadConv3_address1 = 'bx;
        end
    end else begin
        OutPadConv3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        OutPadConv3_ce0 = 1'b1;
    end else begin
        OutPadConv3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        OutPadConv3_ce1 = 1'b1;
    end else begin
        OutPadConv3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        Weights_address0 = arrayidx23_sum_cast_fu_2223_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        Weights_address0 = zext_ln99_79_fu_2179_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        Weights_address0 = zext_ln99_75_fu_2129_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        Weights_address0 = zext_ln99_71_fu_2079_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        Weights_address0 = zext_ln99_67_fu_2029_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        Weights_address0 = zext_ln99_63_fu_1978_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        Weights_address0 = zext_ln99_59_fu_1920_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        Weights_address0 = zext_ln99_55_fu_1862_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        Weights_address0 = zext_ln99_51_fu_1804_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        Weights_address0 = zext_ln99_47_fu_1754_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        Weights_address0 = zext_ln99_43_fu_1704_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        Weights_address0 = zext_ln99_39_fu_1654_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        Weights_address0 = zext_ln99_35_fu_1604_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        Weights_address0 = zext_ln99_31_fu_1553_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        Weights_address0 = zext_ln99_27_fu_1500_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        Weights_address0 = zext_ln99_23_fu_1450_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        Weights_address0 = zext_ln99_19_fu_1400_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        Weights_address0 = zext_ln99_15_fu_1350_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        Weights_address0 = zext_ln99_9_fu_1264_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        Weights_address0 = zext_ln99_5_fu_1200_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Weights_address0 = zext_ln99_1_fu_1144_p1;
    end else begin
        Weights_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            Weights_address1 = zext_ln99_77_fu_2159_p1;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            Weights_address1 = zext_ln99_73_fu_2109_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            Weights_address1 = zext_ln99_69_fu_2059_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            Weights_address1 = zext_ln99_65_fu_2009_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            Weights_address1 = zext_ln99_61_fu_1957_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            Weights_address1 = zext_ln99_57_fu_1896_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            Weights_address1 = zext_ln99_53_fu_1838_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            Weights_address1 = zext_ln99_49_fu_1784_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            Weights_address1 = zext_ln99_45_fu_1734_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            Weights_address1 = zext_ln99_41_fu_1684_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            Weights_address1 = zext_ln99_37_fu_1634_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            Weights_address1 = zext_ln99_33_fu_1584_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            Weights_address1 = zext_ln99_29_fu_1533_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            Weights_address1 = zext_ln99_25_fu_1480_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            Weights_address1 = zext_ln99_21_fu_1430_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            Weights_address1 = zext_ln99_17_fu_1380_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            Weights_address1 = zext_ln99_12_fu_1320_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            Weights_address1 = zext_ln99_7_fu_1244_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            Weights_address1 = zext_ln99_3_fu_1180_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            Weights_address1 = zext_ln99_fu_1133_p1;
        end else begin
            Weights_address1 = 'bx;
        end
    end else begin
        Weights_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        Weights_ce0 = 1'b1;
    end else begin
        Weights_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 
    == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        Weights_ce1 = 1'b1;
    end else begin
        Weights_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln91_reg_2308 == 1'd1) & (1'b0 == ap_block_pp0_stage20_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        ap_condition_exit_pp0_iter0_stage20 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage20 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_enable_reg_pp0_iter7 == 1'b1) & (icmp_ln91_reg_2308_pp0_iter7_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter7_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter7_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to6 = 1'b1;
    end else begin
        ap_idle_pp0_0to6 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to8 = 1'b1;
    end else begin
        ap_idle_pp0_1to8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage20_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_indvar_flatten48_load = 11'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten48_load = indvar_flatten48_fu_236;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_n_load = 4'd0;
    end else begin
        ap_sig_allocacmp_n_load = n_fu_232;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_y_load = 8'd0;
    end else begin
        ap_sig_allocacmp_y_load = y_fu_228;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_919_p0 = reg_994;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_919_p0 = reg_989;
    end else if ((((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_919_p0 = reg_984;
    end else if ((((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_919_p0 = reg_979;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_919_p0 = mul21_i3_reg_2506;
    end else begin
        grp_fu_919_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_919_p1 = mul21_i117_4_reg_2919_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_919_p1 = mul21_i117_3_4_reg_2884_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_919_p1 = mul21_i117_3_3_reg_2879_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_919_p1 = mul21_i117_3_2_reg_2844_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_919_p1 = mul21_i117_3_1_reg_2839_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_919_p1 = mul21_i117_3_reg_2804_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_919_p1 = mul21_i117_2_4_reg_2799_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_919_p1 = mul21_i117_2_3_reg_2764_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_919_p1 = mul21_i117_2_2_reg_2759_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_919_p1 = mul21_i117_2_1_reg_2724_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_919_p1 = mul21_i117_2_reg_2719_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_919_p1 = mul21_i117_1_4_reg_2684_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_919_p1 = mul21_i117_1_3_reg_2679_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_919_p1 = mul21_i117_1_2_reg_2644_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_919_p1 = mul21_i117_1_1_reg_2639_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_919_p1 = mul21_i117_1_reg_2591;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_919_p1 = mul21_i117_10_reg_2586;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_919_p1 = mul21_i117_9_reg_2551;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_919_p1 = mul21_i117_8_reg_2546;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_919_p1 = mul21_i117_s_reg_2511;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_919_p1 = 32'd0;
    end else begin
        grp_fu_919_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        grp_fu_924_p0 = reg_1014;
    end else if ((((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_924_p0 = reg_1009;
    end else if ((((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_924_p0 = reg_1004;
    end else if ((((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_924_p0 = reg_999;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_924_p0 = s_104_reg_3231;
    end else begin
        grp_fu_924_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_924_p1 = empty_143_fu_2228_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_924_p1 = mul21_i117_7_4_reg_3226_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_924_p1 = mul21_i117_7_3_reg_3221_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_924_p1 = mul21_i117_7_2_reg_3216_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_924_p1 = mul21_i117_7_1_reg_3211_pp0_iter7_reg;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_924_p1 = mul21_i117_7_reg_3196_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_924_p1 = mul21_i117_6_4_reg_3191_pp0_iter6_reg;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_924_p1 = mul21_i117_6_3_reg_3176_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_924_p1 = mul21_i117_6_2_reg_3171_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_924_p1 = mul21_i117_6_1_reg_3136_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_924_p1 = mul21_i117_6_reg_3131_pp0_iter5_reg;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_924_p1 = mul21_i117_5_4_reg_3096_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_924_p1 = mul21_i117_5_3_reg_3091_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_924_p1 = mul21_i117_5_2_reg_3056_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_924_p1 = mul21_i117_5_1_reg_3051_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_924_p1 = mul21_i117_5_reg_3016_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_924_p1 = mul21_i117_4_4_reg_3011_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_924_p1 = mul21_i117_4_3_reg_2976_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_924_p1 = mul21_i117_4_2_reg_2971_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_924_p1 = mul21_i117_4_1_reg_2924_pp0_iter3_reg;
    end else begin
        grp_fu_924_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_928_p0 = bitcast_ln99_38_fu_2204_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_928_p0 = bitcast_ln99_36_fu_2194_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_928_p0 = bitcast_ln99_34_fu_2144_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_928_p0 = bitcast_ln99_32_fu_2094_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_928_p0 = bitcast_ln99_30_fu_2044_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_928_p0 = bitcast_ln99_28_fu_1994_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_928_p0 = bitcast_ln99_26_fu_1942_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_928_p0 = bitcast_ln99_24_fu_1881_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_928_p0 = bitcast_ln99_22_fu_1823_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_928_p0 = bitcast_ln99_20_fu_1769_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_928_p0 = bitcast_ln99_18_fu_1719_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_928_p0 = bitcast_ln99_16_fu_1669_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_928_p0 = bitcast_ln99_14_fu_1619_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_928_p0 = bitcast_ln99_12_fu_1569_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_928_p0 = bitcast_ln99_10_fu_1518_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_928_p0 = bitcast_ln99_8_fu_1465_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_928_p0 = bitcast_ln99_6_fu_1415_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_928_p0 = bitcast_ln99_4_fu_1365_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_928_p0 = bitcast_ln99_2_fu_1295_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_928_p0 = bitcast_ln99_fu_1229_p1;
    end else begin
        grp_fu_928_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_928_p1 = reg_969;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_928_p1 = reg_959;
    end else if ((((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_928_p1 = reg_945;
    end else begin
        grp_fu_928_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_932_p0 = bitcast_ln99_39_fu_2209_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_932_p0 = bitcast_ln99_37_fu_2199_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_932_p0 = bitcast_ln99_35_fu_2149_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_932_p0 = bitcast_ln99_33_fu_2099_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_932_p0 = bitcast_ln99_31_fu_2049_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_932_p0 = bitcast_ln99_29_fu_1999_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_932_p0 = bitcast_ln99_27_fu_1947_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_932_p0 = bitcast_ln99_25_fu_1886_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_932_p0 = bitcast_ln99_23_fu_1828_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_932_p0 = bitcast_ln99_21_fu_1774_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_932_p0 = bitcast_ln99_19_fu_1724_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_932_p0 = bitcast_ln99_17_fu_1674_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_932_p0 = bitcast_ln99_15_fu_1624_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_932_p0 = bitcast_ln99_13_fu_1574_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_932_p0 = bitcast_ln99_11_fu_1523_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_932_p0 = bitcast_ln99_9_fu_1470_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_932_p0 = bitcast_ln99_7_fu_1420_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_932_p0 = bitcast_ln99_5_fu_1370_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_932_p0 = bitcast_ln99_3_fu_1300_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_932_p0 = bitcast_ln99_1_fu_1234_p1;
    end else begin
        grp_fu_932_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_932_p1 = reg_974;
    end else if ((((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_932_p1 = reg_964;
    end else if ((((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_932_p1 = reg_954;
    end else begin
        grp_fu_932_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to8 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if (((ap_idle_pp0_0to6 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter7_stage2))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign OutConv3_address0 = zext_ln101_1_fu_2274_p1;

assign OutConv3_d0 = ((and_ln101_fu_2268_p2[0:0] == 1'b1) ? 32'd0 : reg_1014);

assign add_ln101_1_fu_1280_p2 = (p_shl23_cast_reg_2332 + zext_ln93_4_fu_1226_p1);

assign add_ln101_fu_1289_p2 = (zext_ln101_fu_1285_p1 + zext_ln93_fu_1222_p1);

assign add_ln91_1_fu_1070_p2 = (ap_sig_allocacmp_n_load + 4'd1);

assign add_ln91_fu_1044_p2 = (ap_sig_allocacmp_indvar_flatten48_load + 11'd1);

assign add_ln99_10_fu_1269_p2 = (zext_ln93_4_fu_1226_p1 + 9'd164);

assign add_ln99_11_fu_1314_p2 = (zext_ln99_11_fu_1310_p1 + 10'd276);

assign add_ln99_12_fu_1325_p2 = (zext_ln93_4_reg_2423 + 9'd165);

assign add_ln99_13_fu_1344_p2 = (zext_ln99_14_fu_1340_p1 + 10'd276);

assign add_ln99_14_fu_1355_p2 = (zext_ln93_4_reg_2423 + 9'd166);

assign add_ln99_15_fu_1375_p2 = (p_cast78_reg_2343 + 10'd284);

assign add_ln99_16_fu_1385_p2 = (zext_ln93_4_reg_2423 + 9'd167);

assign add_ln99_17_fu_1395_p2 = (p_cast78_reg_2343 + 10'd285);

assign add_ln99_18_fu_1405_p2 = (zext_ln93_4_reg_2423 + 9'd168);

assign add_ln99_19_fu_1425_p2 = (p_cast78_reg_2343 + 10'd286);

assign add_ln99_1_fu_1138_p2 = (p_cast78_fu_1118_p1 + 10'd277);

assign add_ln99_20_fu_1435_p2 = ($signed(zext_ln93_4_reg_2423) + $signed(9'd328));

assign add_ln99_21_fu_1445_p2 = (p_cast78_reg_2343 + 10'd287);

assign add_ln99_22_fu_1455_p2 = ($signed(zext_ln93_4_reg_2423) + $signed(9'd329));

assign add_ln99_23_fu_1475_p2 = (p_cast78_reg_2343 + 10'd288);

assign add_ln99_24_fu_1485_p2 = ($signed(zext_ln93_4_reg_2423) + $signed(9'd330));

assign add_ln99_25_fu_1495_p2 = (p_cast78_reg_2343 + 10'd289);

assign add_ln99_26_fu_1505_p2 = ($signed(zext_ln93_4_reg_2423) + $signed(9'd331));

assign add_ln99_27_fu_1528_p2 = (p_cast78_reg_2343 + 10'd290);

assign add_ln99_28_fu_1538_p2 = ($signed(zext_ln93_4_reg_2423) + $signed(9'd332));

assign add_ln99_29_fu_1548_p2 = (p_cast78_reg_2343 + 10'd291);

assign add_ln99_2_fu_1149_p2 = (select_ln91_fu_1062_p3 + 8'd1);

assign add_ln99_30_fu_1558_p2 = (zext_ln93_3_fu_1515_p1 + 10'd492);

assign add_ln99_31_fu_1579_p2 = (p_cast78_reg_2343 + 10'd292);

assign add_ln99_32_fu_1589_p2 = (zext_ln93_3_reg_2626 + 10'd493);

assign add_ln99_33_fu_1599_p2 = (p_cast78_reg_2343 + 10'd293);

assign add_ln99_34_fu_1609_p2 = (zext_ln93_3_reg_2626 + 10'd494);

assign add_ln99_35_fu_1629_p2 = (p_cast78_reg_2343 + 10'd294);

assign add_ln99_36_fu_1639_p2 = (zext_ln93_3_reg_2626 + 10'd495);

assign add_ln99_37_fu_1649_p2 = (p_cast78_reg_2343 + 10'd295);

assign add_ln99_38_fu_1659_p2 = (zext_ln93_3_reg_2626 + 10'd496);

assign add_ln99_39_fu_1679_p2 = (p_cast78_reg_2343 + 10'd296);

assign add_ln99_3_fu_1175_p2 = (p_cast78_reg_2343 + 10'd278);

assign add_ln99_40_fu_1689_p2 = ($signed(zext_ln93_3_reg_2626) + $signed(10'd656));

assign add_ln99_41_fu_1699_p2 = (p_cast78_reg_2343 + 10'd297);

assign add_ln99_42_fu_1709_p2 = ($signed(zext_ln93_3_reg_2626) + $signed(10'd657));

assign add_ln99_43_fu_1729_p2 = (p_cast78_reg_2343 + 10'd298);

assign add_ln99_44_fu_1739_p2 = ($signed(zext_ln93_3_reg_2626) + $signed(10'd658));

assign add_ln99_45_fu_1749_p2 = (p_cast78_reg_2343 + 10'd299);

assign add_ln99_46_fu_1759_p2 = ($signed(zext_ln93_3_reg_2626) + $signed(10'd659));

assign add_ln99_47_fu_1779_p2 = (p_cast78_reg_2343 + 10'd300);

assign add_ln99_48_fu_1789_p2 = ($signed(zext_ln93_3_reg_2626) + $signed(10'd660));

assign add_ln99_49_fu_1799_p2 = (p_cast78_reg_2343 + 10'd301);

assign add_ln99_4_fu_1185_p2 = (select_ln91_reg_2312 + 8'd2);

assign add_ln99_50_fu_1809_p2 = ($signed(zext_ln93_4_reg_2423) + $signed(9'd308));

assign add_ln99_51_fu_1833_p2 = (p_cast78_reg_2343 + 10'd302);

assign add_ln99_52_fu_1843_p2 = ($signed(zext_ln93_4_reg_2423) + $signed(9'd309));

assign add_ln99_53_fu_1857_p2 = (p_cast78_reg_2343 + 10'd303);

assign add_ln99_54_fu_1867_p2 = ($signed(zext_ln93_4_reg_2423) + $signed(9'd310));

assign add_ln99_55_fu_1891_p2 = (p_cast78_reg_2343 + 10'd304);

assign add_ln99_56_fu_1901_p2 = ($signed(zext_ln93_4_reg_2423) + $signed(9'd311));

assign add_ln99_57_fu_1915_p2 = (p_cast78_reg_2343 + 10'd305);

assign add_ln99_58_fu_1925_p2 = ($signed(zext_ln93_4_reg_2423) + $signed(9'd312));

assign add_ln99_59_fu_1952_p2 = (p_cast78_reg_2343 + 10'd306);

assign add_ln99_5_fu_1195_p2 = (p_cast78_reg_2343 + 10'd279);

assign add_ln99_60_fu_1962_p2 = (zext_ln93_2_fu_1939_p1 + 11'd984);

assign add_ln99_61_fu_1973_p2 = (p_cast78_reg_2343 + 10'd307);

assign add_ln99_62_fu_1983_p2 = (zext_ln93_2_fu_1939_p1 + 11'd985);

assign add_ln99_63_fu_2004_p2 = (p_cast78_reg_2343 + 10'd308);

assign add_ln99_64_fu_2014_p2 = (zext_ln93_2_reg_2959 + 11'd986);

assign add_ln99_65_fu_2024_p2 = (p_cast78_reg_2343 + 10'd309);

assign add_ln99_66_fu_2034_p2 = (zext_ln93_2_reg_2959 + 11'd987);

assign add_ln99_67_fu_2054_p2 = (p_cast78_reg_2343 + 10'd310);

assign add_ln99_68_fu_2064_p2 = (zext_ln93_2_reg_2959 + 11'd988);

assign add_ln99_69_fu_2074_p2 = (p_cast78_reg_2343 + 10'd311);

assign add_ln99_6_fu_1205_p2 = (select_ln91_reg_2312 + 8'd3);

assign add_ln99_70_fu_2084_p2 = ($signed(zext_ln93_2_reg_2959) + $signed(11'd1148));

assign add_ln99_71_fu_2104_p2 = (p_cast78_reg_2343 + 10'd312);

assign add_ln99_72_fu_2114_p2 = ($signed(zext_ln93_2_reg_2959) + $signed(11'd1149));

assign add_ln99_73_fu_2124_p2 = (p_cast78_reg_2343 + 10'd313);

assign add_ln99_74_fu_2134_p2 = ($signed(zext_ln93_2_reg_2959) + $signed(11'd1150));

assign add_ln99_75_fu_2154_p2 = (p_cast78_reg_2343 + 10'd314);

assign add_ln99_76_fu_2164_p2 = ($signed(zext_ln93_2_reg_2959) + $signed(11'd1151));

assign add_ln99_77_fu_2174_p2 = (p_cast78_reg_2343 + 10'd315);

assign add_ln99_78_fu_2184_p2 = ($signed(zext_ln93_2_reg_2959) + $signed(11'd1152));

assign add_ln99_7_fu_1239_p2 = (p_cast78_reg_2343 + 10'd280);

assign add_ln99_8_fu_1249_p2 = (select_ln91_reg_2312 + 8'd4);

assign add_ln99_9_fu_1259_p2 = (p_cast78_reg_2343 + 10'd281);

assign add_ln99_fu_1127_p2 = (p_cast78_fu_1118_p1 + 10'd276);

assign and_ln101_fu_2268_p2 = (or_ln101_fu_2262_p2 & grp_fu_1469_p_dout0);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage20;

assign arrayidx23_sum_cast_fu_2223_p1 = arrayidx23_sum_fu_2217_p2;

assign arrayidx23_sum_fu_2217_p2 = ($signed(zext_ln91_fu_2214_p1) + $signed(10'd596));

assign bitcast_ln101_fu_2232_p1 = reg_1014;

assign bitcast_ln99_10_fu_1518_p1 = reg_941;

assign bitcast_ln99_11_fu_1523_p1 = reg_950;

assign bitcast_ln99_12_fu_1569_p1 = reg_941;

assign bitcast_ln99_13_fu_1574_p1 = reg_950;

assign bitcast_ln99_14_fu_1619_p1 = reg_941;

assign bitcast_ln99_15_fu_1624_p1 = reg_950;

assign bitcast_ln99_16_fu_1669_p1 = reg_941;

assign bitcast_ln99_17_fu_1674_p1 = reg_950;

assign bitcast_ln99_18_fu_1719_p1 = reg_941;

assign bitcast_ln99_19_fu_1724_p1 = reg_950;

assign bitcast_ln99_1_fu_1234_p1 = reg_950;

assign bitcast_ln99_20_fu_1769_p1 = reg_941;

assign bitcast_ln99_21_fu_1774_p1 = reg_950;

assign bitcast_ln99_22_fu_1823_p1 = reg_941;

assign bitcast_ln99_23_fu_1828_p1 = reg_950;

assign bitcast_ln99_24_fu_1881_p1 = reg_941;

assign bitcast_ln99_25_fu_1886_p1 = reg_950;

assign bitcast_ln99_26_fu_1942_p1 = reg_941;

assign bitcast_ln99_27_fu_1947_p1 = reg_950;

assign bitcast_ln99_28_fu_1994_p1 = reg_941;

assign bitcast_ln99_29_fu_1999_p1 = reg_950;

assign bitcast_ln99_2_fu_1295_p1 = reg_941;

assign bitcast_ln99_30_fu_2044_p1 = reg_941;

assign bitcast_ln99_31_fu_2049_p1 = reg_950;

assign bitcast_ln99_32_fu_2094_p1 = reg_941;

assign bitcast_ln99_33_fu_2099_p1 = reg_950;

assign bitcast_ln99_34_fu_2144_p1 = reg_941;

assign bitcast_ln99_35_fu_2149_p1 = reg_950;

assign bitcast_ln99_36_fu_2194_p1 = reg_941;

assign bitcast_ln99_37_fu_2199_p1 = reg_950;

assign bitcast_ln99_38_fu_2204_p1 = reg_941;

assign bitcast_ln99_39_fu_2209_p1 = reg_950;

assign bitcast_ln99_3_fu_1300_p1 = reg_950;

assign bitcast_ln99_4_fu_1365_p1 = reg_941;

assign bitcast_ln99_5_fu_1370_p1 = reg_950;

assign bitcast_ln99_6_fu_1415_p1 = reg_941;

assign bitcast_ln99_7_fu_1420_p1 = reg_950;

assign bitcast_ln99_8_fu_1465_p1 = reg_941;

assign bitcast_ln99_9_fu_1470_p1 = reg_950;

assign bitcast_ln99_fu_1229_p1 = reg_941;

assign empty_142_fu_1112_p2 = (p_shl23_cast_fu_1096_p1 + p_shl24_cast_fu_1108_p1);

assign empty_143_fu_2228_p1 = Weights_load_48_reg_3241;

assign empty_fu_1084_p1 = select_ln91_1_fu_1076_p3[2:0];

assign grp_fu_1453_p_ce = 1'b1;

assign grp_fu_1453_p_din0 = grp_fu_919_p0;

assign grp_fu_1453_p_din1 = grp_fu_919_p1;

assign grp_fu_1453_p_opcode = 2'd0;

assign grp_fu_1457_p_ce = 1'b1;

assign grp_fu_1457_p_din0 = grp_fu_924_p0;

assign grp_fu_1457_p_din1 = grp_fu_924_p1;

assign grp_fu_1457_p_opcode = 2'd0;

assign grp_fu_1461_p_ce = 1'b1;

assign grp_fu_1461_p_din0 = grp_fu_928_p0;

assign grp_fu_1461_p_din1 = grp_fu_928_p1;

assign grp_fu_1465_p_ce = 1'b1;

assign grp_fu_1465_p_din0 = grp_fu_932_p0;

assign grp_fu_1465_p_din1 = grp_fu_932_p1;

assign grp_fu_1469_p_ce = 1'b1;

assign grp_fu_1469_p_din0 = reg_1014;

assign grp_fu_1469_p_din1 = 32'd0;

assign grp_fu_1469_p_opcode = 5'd4;

assign icmp_ln101_1_fu_2256_p2 = ((trunc_ln101_fu_2246_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln101_fu_2250_p2 = ((tmp_16_fu_2236_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln91_fu_1038_p2 = ((ap_sig_allocacmp_indvar_flatten48_load == 11'd1280) ? 1'b1 : 1'b0);

assign icmp_ln93_fu_1056_p2 = ((ap_sig_allocacmp_y_load == 8'd160) ? 1'b1 : 1'b0);

assign or_ln101_fu_2262_p2 = (icmp_ln101_fu_2250_p2 | icmp_ln101_1_fu_2256_p2);

assign or_ln99_1_fu_1335_p2 = (empty_142_reg_2337 | 9'd7);

assign or_ln99_fu_1305_p2 = (empty_142_reg_2337 | 9'd6);

assign p_cast78_fu_1118_p1 = empty_142_fu_1112_p2;

assign p_shl13_fu_1088_p3 = {{empty_fu_1084_p1}, {5'd0}};

assign p_shl14_fu_1100_p3 = {{empty_fu_1084_p1}, {3'd0}};

assign p_shl23_cast_fu_1096_p1 = p_shl13_fu_1088_p3;

assign p_shl24_cast_fu_1108_p1 = p_shl14_fu_1100_p3;

assign p_shl_fu_1215_p3 = {{empty_reg_2327}, {7'd0}};

assign select_ln91_1_fu_1076_p3 = ((icmp_ln93_fu_1056_p2[0:0] == 1'b1) ? add_ln91_1_fu_1070_p2 : ap_sig_allocacmp_n_load);

assign select_ln91_fu_1062_p3 = ((icmp_ln93_fu_1056_p2[0:0] == 1'b1) ? 8'd0 : ap_sig_allocacmp_y_load);

assign sext_ln99_1_fu_1848_p1 = $signed(add_ln99_52_fu_1843_p2);

assign sext_ln99_2_fu_1872_p1 = $signed(add_ln99_54_fu_1867_p2);

assign sext_ln99_3_fu_1906_p1 = $signed(add_ln99_56_fu_1901_p2);

assign sext_ln99_4_fu_1930_p1 = $signed(add_ln99_58_fu_1925_p2);

assign sext_ln99_fu_1814_p1 = $signed(add_ln99_50_fu_1809_p2);

assign tmp_16_fu_2236_p4 = {{bitcast_ln101_fu_2232_p1[30:23]}};

assign trunc_ln101_fu_2246_p1 = bitcast_ln101_fu_2232_p1[22:0];

assign zext_ln101_1_fu_2274_p1 = add_ln101_reg_2471_pp0_iter7_reg;

assign zext_ln101_fu_1285_p1 = add_ln101_1_fu_1280_p2;

assign zext_ln91_fu_2214_p1 = select_ln91_1_reg_2322_pp0_iter6_reg;

assign zext_ln93_1_fu_1122_p1 = select_ln91_fu_1062_p3;

assign zext_ln93_2_fu_1939_p1 = select_ln91_reg_2312;

assign zext_ln93_3_fu_1515_p1 = select_ln91_reg_2312;

assign zext_ln93_4_fu_1226_p1 = select_ln91_reg_2312;

assign zext_ln93_fu_1222_p1 = p_shl_fu_1215_p3;

assign zext_ln99_10_fu_1275_p1 = add_ln99_10_fu_1269_p2;

assign zext_ln99_11_fu_1310_p1 = or_ln99_fu_1305_p2;

assign zext_ln99_12_fu_1320_p1 = add_ln99_11_fu_1314_p2;

assign zext_ln99_13_fu_1330_p1 = add_ln99_12_fu_1325_p2;

assign zext_ln99_14_fu_1340_p1 = or_ln99_1_fu_1335_p2;

assign zext_ln99_15_fu_1350_p1 = add_ln99_13_fu_1344_p2;

assign zext_ln99_16_fu_1360_p1 = add_ln99_14_fu_1355_p2;

assign zext_ln99_17_fu_1380_p1 = add_ln99_15_fu_1375_p2;

assign zext_ln99_18_fu_1390_p1 = add_ln99_16_fu_1385_p2;

assign zext_ln99_19_fu_1400_p1 = add_ln99_17_fu_1395_p2;

assign zext_ln99_1_fu_1144_p1 = add_ln99_1_fu_1138_p2;

assign zext_ln99_20_fu_1410_p1 = add_ln99_18_fu_1405_p2;

assign zext_ln99_21_fu_1430_p1 = add_ln99_19_fu_1425_p2;

assign zext_ln99_22_fu_1440_p1 = add_ln99_20_fu_1435_p2;

assign zext_ln99_23_fu_1450_p1 = add_ln99_21_fu_1445_p2;

assign zext_ln99_24_fu_1460_p1 = add_ln99_22_fu_1455_p2;

assign zext_ln99_25_fu_1480_p1 = add_ln99_23_fu_1475_p2;

assign zext_ln99_26_fu_1490_p1 = add_ln99_24_fu_1485_p2;

assign zext_ln99_27_fu_1500_p1 = add_ln99_25_fu_1495_p2;

assign zext_ln99_28_fu_1510_p1 = add_ln99_26_fu_1505_p2;

assign zext_ln99_29_fu_1533_p1 = add_ln99_27_fu_1528_p2;

assign zext_ln99_2_fu_1155_p1 = add_ln99_2_fu_1149_p2;

assign zext_ln99_30_fu_1543_p1 = add_ln99_28_fu_1538_p2;

assign zext_ln99_31_fu_1553_p1 = add_ln99_29_fu_1548_p2;

assign zext_ln99_32_fu_1564_p1 = add_ln99_30_fu_1558_p2;

assign zext_ln99_33_fu_1584_p1 = add_ln99_31_fu_1579_p2;

assign zext_ln99_34_fu_1594_p1 = add_ln99_32_fu_1589_p2;

assign zext_ln99_35_fu_1604_p1 = add_ln99_33_fu_1599_p2;

assign zext_ln99_36_fu_1614_p1 = add_ln99_34_fu_1609_p2;

assign zext_ln99_37_fu_1634_p1 = add_ln99_35_fu_1629_p2;

assign zext_ln99_38_fu_1644_p1 = add_ln99_36_fu_1639_p2;

assign zext_ln99_39_fu_1654_p1 = add_ln99_37_fu_1649_p2;

assign zext_ln99_3_fu_1180_p1 = add_ln99_3_fu_1175_p2;

assign zext_ln99_40_fu_1664_p1 = add_ln99_38_fu_1659_p2;

assign zext_ln99_41_fu_1684_p1 = add_ln99_39_fu_1679_p2;

assign zext_ln99_42_fu_1694_p1 = add_ln99_40_fu_1689_p2;

assign zext_ln99_43_fu_1704_p1 = add_ln99_41_fu_1699_p2;

assign zext_ln99_44_fu_1714_p1 = add_ln99_42_fu_1709_p2;

assign zext_ln99_45_fu_1734_p1 = add_ln99_43_fu_1729_p2;

assign zext_ln99_46_fu_1744_p1 = add_ln99_44_fu_1739_p2;

assign zext_ln99_47_fu_1754_p1 = add_ln99_45_fu_1749_p2;

assign zext_ln99_48_fu_1764_p1 = add_ln99_46_fu_1759_p2;

assign zext_ln99_49_fu_1784_p1 = add_ln99_47_fu_1779_p2;

assign zext_ln99_4_fu_1190_p1 = add_ln99_4_fu_1185_p2;

assign zext_ln99_50_fu_1794_p1 = add_ln99_48_fu_1789_p2;

assign zext_ln99_51_fu_1804_p1 = add_ln99_49_fu_1799_p2;

assign zext_ln99_52_fu_1818_p1 = $unsigned(sext_ln99_fu_1814_p1);

assign zext_ln99_53_fu_1838_p1 = add_ln99_51_fu_1833_p2;

assign zext_ln99_54_fu_1852_p1 = $unsigned(sext_ln99_1_fu_1848_p1);

assign zext_ln99_55_fu_1862_p1 = add_ln99_53_fu_1857_p2;

assign zext_ln99_56_fu_1876_p1 = $unsigned(sext_ln99_2_fu_1872_p1);

assign zext_ln99_57_fu_1896_p1 = add_ln99_55_fu_1891_p2;

assign zext_ln99_58_fu_1910_p1 = $unsigned(sext_ln99_3_fu_1906_p1);

assign zext_ln99_59_fu_1920_p1 = add_ln99_57_fu_1915_p2;

assign zext_ln99_5_fu_1200_p1 = add_ln99_5_fu_1195_p2;

assign zext_ln99_60_fu_1934_p1 = $unsigned(sext_ln99_4_fu_1930_p1);

assign zext_ln99_61_fu_1957_p1 = add_ln99_59_fu_1952_p2;

assign zext_ln99_62_fu_1968_p1 = add_ln99_60_fu_1962_p2;

assign zext_ln99_63_fu_1978_p1 = add_ln99_61_fu_1973_p2;

assign zext_ln99_64_fu_1989_p1 = add_ln99_62_fu_1983_p2;

assign zext_ln99_65_fu_2009_p1 = add_ln99_63_fu_2004_p2;

assign zext_ln99_66_fu_2019_p1 = add_ln99_64_fu_2014_p2;

assign zext_ln99_67_fu_2029_p1 = add_ln99_65_fu_2024_p2;

assign zext_ln99_68_fu_2039_p1 = add_ln99_66_fu_2034_p2;

assign zext_ln99_69_fu_2059_p1 = add_ln99_67_fu_2054_p2;

assign zext_ln99_6_fu_1210_p1 = add_ln99_6_fu_1205_p2;

assign zext_ln99_70_fu_2069_p1 = add_ln99_68_fu_2064_p2;

assign zext_ln99_71_fu_2079_p1 = add_ln99_69_fu_2074_p2;

assign zext_ln99_72_fu_2089_p1 = add_ln99_70_fu_2084_p2;

assign zext_ln99_73_fu_2109_p1 = add_ln99_71_fu_2104_p2;

assign zext_ln99_74_fu_2119_p1 = add_ln99_72_fu_2114_p2;

assign zext_ln99_75_fu_2129_p1 = add_ln99_73_fu_2124_p2;

assign zext_ln99_76_fu_2139_p1 = add_ln99_74_fu_2134_p2;

assign zext_ln99_77_fu_2159_p1 = add_ln99_75_fu_2154_p2;

assign zext_ln99_78_fu_2169_p1 = add_ln99_76_fu_2164_p2;

assign zext_ln99_79_fu_2179_p1 = add_ln99_77_fu_2174_p2;

assign zext_ln99_7_fu_1244_p1 = add_ln99_7_fu_1239_p2;

assign zext_ln99_80_fu_2189_p1 = add_ln99_78_fu_2184_p2;

assign zext_ln99_8_fu_1254_p1 = add_ln99_8_fu_1249_p2;

assign zext_ln99_9_fu_1264_p1 = add_ln99_9_fu_1259_p2;

assign zext_ln99_fu_1133_p1 = add_ln99_fu_1127_p2;

always @ (posedge ap_clk) begin
    p_shl23_cast_reg_2332[4:0] <= 5'b00000;
    p_shl23_cast_reg_2332[8] <= 1'b0;
    empty_142_reg_2337[2:0] <= 3'b000;
    p_cast78_reg_2343[2:0] <= 3'b000;
    p_cast78_reg_2343[9] <= 1'b0;
    zext_ln93_4_reg_2423[8] <= 1'b0;
    zext_ln93_3_reg_2626[9:8] <= 2'b00;
    zext_ln93_2_reg_2959[10:8] <= 3'b000;
end

endmodule //CNN_CNN_Pipeline_VITIS_LOOP_91_1_loop_for_ap_3
