// Seed: 1678642022
module module_0 (
    input logic id_0,
    output logic id_1,
    output reg id_2,
    input id_3,
    input logic id_4,
    input id_5,
    input id_6
);
  always @(posedge (1)) begin
    id_2 <= id_3[1];
  end
endmodule
module module_1 (
    input  id_0,
    output id_1
);
  assign id_2 = id_5;
  type_0 id_7 (
      .id_0(id_4[""]),
      .id_1(1'b0),
      .id_2(id_4)
  );
endmodule
