// Seed: 2586705399
module module_0;
  supply1 id_2;
  wire id_3;
  assign id_1 = 1;
  assign id_2 = {id_1 - id_2{1}};
endmodule
module module_1 (
    output tri0 id_0,
    output uwire id_1,
    input uwire id_2,
    input wire id_3,
    input wand id_4
    , id_8,
    input supply1 id_5,
    output logic id_6
);
  assign id_1 = 1;
  module_0 modCall_1 ();
  always @(negedge 1'b0)
    if (1) id_0 = 1'b0 - 1;
    else id_6 <= id_4 == 0 - {1, id_5, id_3, {id_4, id_4 == 1'b0}, 1'b0, ""};
endmodule
