{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1366321270763 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Full Version " "Version 12.0 Build 232 07/05/2012 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1366321270773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 16:41:10 2013 " "Processing started: Thu Apr 18 16:41:10 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1366321270773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1366321270773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab11step3 -c Lab11step3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab11step3 -c Lab11step3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1366321270774 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1366321271579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog3.v 1 1 " "Found 1 design units, including 1 entities, in source file Verilog3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Verilog3 " "Found entity 1: Verilog3" {  } { { "Verilog3.v" "" { Text "/home/sohail/CPRE 281/Lab11/Lab11step3/Verilog3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366321271779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366321271779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab11step3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab11step3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab11step3 " "Found entity 1: lab11step3" {  } { { "lab11step3.bdf" "" { Schematic "/home/sohail/CPRE 281/Lab11/Lab11step3/lab11step3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1366321271812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1366321271812 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab11step3 " "Elaborating entity \"lab11step3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1366321271976 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "q0 Verilog3 inst " "Port \"q0\" of type Verilog3 of instance \"inst\" is missing source signal" {  } { { "lab11step3.bdf" "" { Schematic "/home/sohail/CPRE 281/Lab11/Lab11step3/lab11step3.bdf" { { 240 328 368 240 "" "" } { 240 328 328 376 "" "" } { 376 328 400 376 "" "" } { 192 368 464 288 "inst" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1 1366321271985 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "IN NOT inst8 " "Port \"IN\" of type NOT of instance \"inst8\" is missing source signal" {  } { { "lab11step3.bdf" "" { Schematic "/home/sohail/CPRE 281/Lab11/Lab11step3/lab11step3.bdf" { { 240 328 368 240 "" "" } { 240 328 328 376 "" "" } { 376 328 400 376 "" "" } { 360 400 448 392 "inst8" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1 1366321271985 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1 1366321271987 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "339 " "Peak virtual memory: 339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1366321272407 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 18 16:41:12 2013 " "Processing ended: Thu Apr 18 16:41:12 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1366321272407 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1366321272407 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1366321272407 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1366321272407 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 0 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1366321272626 ""}
