u_ex.instret u_ex.instret_t0 u_ex.regwr_data u_ex.regwr_data_t0 u_ex.regwr_en u_ex.regwr_en_t0 u_ex.regwr_pending_later u_ex.regwr_pending_later_t0 u_ex.regwr_sel u_ex.regwr_sel_t0 u_ex.state u_ex.state_t0 u_ex.trap_cause u_ex.trap_cause_t0 u_ex.trap_value u_ex.trap_value_t0 u_id.decode_addr u_id.decode_addr_t0 u_id.decode_aluop u_id.decode_aluop_t0 u_id.decode_basic u_id.decode_basic_t0 u_id.decode_branch u_id.decode_branch_t0 u_id.decode_csr u_id.decode_csr_t0 u_id.decode_illegal u_id.decode_illegal_t0 u_id.decode_ir u_id.decode_ir_t0 u_id.decode_jump u_id.decode_jump_t0 u_id.decode_load u_id.decode_load_t0 u_id.decode_mask u_id.decode_mask_t0 u_id.decode_misaligned_jmp u_id.decode_misaligned_jmp_t0 u_id.decode_misaligned_ldst u_id.decode_misaligned_ldst_t0 u_id.decode_op1 u_id.decode_op1_t0 u_id.decode_op2 u_id.decode_op2_t0 u_id.decode_pc u_id.decode_pc_t0 u_id.decode_regwr_alu u_id.decode_regwr_alu_t0 u_id.decode_store u_id.decode_store_t0 u_id.decode_sysop u_id.decode_sysop_t0 u_id.decode_system u_id.decode_system_t0 u_id.decode_vld u_id.decode_vld_t0 u_if.fetch_ir u_if.fetch_ir_t0 u_if.fetch_pc u_if.fetch_pc_t0 u_if.fetch_vld u_if.fetch_vld_t0 u_if.pc u_if.pc_last u_if.pc_last_t0 u_if.pc_t0 u_if.skid_buffer u_if.skid_buffer_t0 u_if.state u_if.state_t0 {u_ex.u_csr.\core_interrupt_cause_reg[2] } {u_ex.u_csr.\core_interrupt_cause_reg[3] } {u_ex.u_csr.\core_interrupt_cause_t0_reg[2] } {u_ex.u_csr.\core_interrupt_cause_t0_reg[3] } u_ex.u_csr._1443_ u_ex.u_csr._1448_ u_ex.u_csr._2528_ u_ex.u_csr._2532_ u_ex.u_csr.core_interrupt u_ex.u_csr.core_interrupt_t0 u_ex.u_csr.csr_data u_ex.u_csr.csr_data_t0 u_ex.u_csr.csr_wr_vld u_ex.u_csr.csr_wr_vld_t0 u_ex.u_csr.mcause u_ex.u_csr.mcause_t0 u_ex.u_csr.mepc u_ex.u_csr.mepc_t0 u_ex.u_csr.mie u_ex.u_csr.mie_t0 u_ex.u_csr.mip u_ex.u_csr.mip_t0 u_ex.u_csr.mscratch u_ex.u_csr.mscratch_t0 u_ex.u_csr.mtval u_ex.u_csr.mtval_t0 u_ex.u_csr.regwr_csr u_ex.u_csr.regwr_csr_t0 u_ex.u_csr.state u_ex.u_csr.state_t0 u_ex.u_csr.trap_handle u_ex.u_csr.trap_handle_t0 u_ex.u_csr.trap_jump u_ex.u_csr.trap_jump_t0 u_id.u_hcu.rpend u_id.u_hcu.rpend_t0 {u_if.u_rf.\REG[0] } {u_if.u_rf.\REG[0]_t0 } {u_if.u_rf.\REG[10] } {u_if.u_rf.\REG[10]_t0 } {u_if.u_rf.\REG[11] } {u_if.u_rf.\REG[11]_t0 } {u_if.u_rf.\REG[12] } {u_if.u_rf.\REG[12]_t0 } {u_if.u_rf.\REG[13] } {u_if.u_rf.\REG[13]_t0 } {u_if.u_rf.\REG[14] } {u_if.u_rf.\REG[14]_t0 } {u_if.u_rf.\REG[15] } {u_if.u_rf.\REG[15]_t0 } {u_if.u_rf.\REG[16] } {u_if.u_rf.\REG[16]_t0 } {u_if.u_rf.\REG[17] } {u_if.u_rf.\REG[17]_t0 } {u_if.u_rf.\REG[18] } {u_if.u_rf.\REG[18]_t0 } {u_if.u_rf.\REG[19] } {u_if.u_rf.\REG[19]_t0 } {u_if.u_rf.\REG[1] } {u_if.u_rf.\REG[1]_t0 } {u_if.u_rf.\REG[20] } {u_if.u_rf.\REG[20]_t0 } {u_if.u_rf.\REG[21] } {u_if.u_rf.\REG[21]_t0 } {u_if.u_rf.\REG[22] } {u_if.u_rf.\REG[22]_t0 } {u_if.u_rf.\REG[23] } {u_if.u_rf.\REG[23]_t0 } {u_if.u_rf.\REG[24] } {u_if.u_rf.\REG[24]_t0 } {u_if.u_rf.\REG[25] } {u_if.u_rf.\REG[25]_t0 } {u_if.u_rf.\REG[26] } {u_if.u_rf.\REG[26]_t0 } {u_if.u_rf.\REG[27] } {u_if.u_rf.\REG[27]_t0 } {u_if.u_rf.\REG[28] } {u_if.u_rf.\REG[28]_t0 } {u_if.u_rf.\REG[29] } {u_if.u_rf.\REG[29]_t0 } {u_if.u_rf.\REG[2] } {u_if.u_rf.\REG[2]_t0 } {u_if.u_rf.\REG[30] } {u_if.u_rf.\REG[30]_t0 } {u_if.u_rf.\REG[31] } {u_if.u_rf.\REG[31]_t0 } {u_if.u_rf.\REG[3] } {u_if.u_rf.\REG[3]_t0 } {u_if.u_rf.\REG[4] } {u_if.u_rf.\REG[4]_t0 } {u_if.u_rf.\REG[5] } {u_if.u_rf.\REG[5]_t0 } {u_if.u_rf.\REG[6] } {u_if.u_rf.\REG[6]_t0 } {u_if.u_rf.\REG[7] } {u_if.u_rf.\REG[7]_t0 } {u_if.u_rf.\REG[8] } {u_if.u_rf.\REG[8]_t0 } {u_if.u_rf.\REG[9] } {u_if.u_rf.\REG[9]_t0 } u_if.u_rf._2406_ u_if.u_rf._2519_ u_if.u_rf._2520_ u_if.u_rf._3286_ u_if.u_rf.reg_rs1 u_if.u_rf.reg_rs1_t0 u_if.u_rf.reg_rs2 u_if.u_rf.reg_rs2_t0 u_if.u_rf.reg_vld u_if.u_rf.reg_vld_t0 u_if.u_rf.regrd_rs1 u_if.u_rf.regrd_rs1_en u_if.u_rf.regrd_rs1_en_t0 u_if.u_rf.regrd_rs1_t0 u_if.u_rf.regrd_rs2 u_if.u_rf.regrd_rs2_en u_if.u_rf.regrd_rs2_en_t0 u_if.u_rf.regrd_rs2_t0 u_ex.u_csr.u_hpmcounter0.count_high u_ex.u_csr.u_hpmcounter0.count_high_t0 u_ex.u_csr.u_hpmcounter0.count_low u_ex.u_csr.u_hpmcounter0.count_low_t0 u_ex.u_csr.u_hpmcounter0.count_vld_t0 u_ex.u_csr.u_hpmcounter0.incr_high u_ex.u_csr.u_hpmcounter1.count_high u_ex.u_csr.u_hpmcounter1.count_high_t0 u_ex.u_csr.u_hpmcounter1.count_low u_ex.u_csr.u_hpmcounter1.count_low_t0 u_ex.u_csr.u_hpmcounter1.count_vld_t0 u_ex.u_csr.u_hpmcounter1.incr_high
