Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test_qsys/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at candy_avb_test_qsys_mm_interconnect_0_router_026.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_mm_interconnect_0_router_026.sv Line: 48
Info (10281): Verilog HDL Declaration information at candy_avb_test_qsys_mm_interconnect_0_router_026.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_mm_interconnect_0_router_026.sv Line: 49
Info (10281): Verilog HDL Declaration information at candy_avb_test_qsys_mm_interconnect_0_router_021.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_mm_interconnect_0_router_021.sv Line: 48
Info (10281): Verilog HDL Declaration information at candy_avb_test_qsys_mm_interconnect_0_router_021.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_mm_interconnect_0_router_021.sv Line: 49
Info (10281): Verilog HDL Declaration information at candy_avb_test_qsys_mm_interconnect_0_router_014.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_mm_interconnect_0_router_014.sv Line: 48
Info (10281): Verilog HDL Declaration information at candy_avb_test_qsys_mm_interconnect_0_router_014.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_mm_interconnect_0_router_014.sv Line: 49
Info (10281): Verilog HDL Declaration information at candy_avb_test_qsys_mm_interconnect_0_router_008.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_mm_interconnect_0_router_008.sv Line: 48
Info (10281): Verilog HDL Declaration information at candy_avb_test_qsys_mm_interconnect_0_router_008.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_mm_interconnect_0_router_008.sv Line: 49
Info (10281): Verilog HDL Declaration information at candy_avb_test_qsys_mm_interconnect_0_router_006.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_mm_interconnect_0_router_006.sv Line: 48
Info (10281): Verilog HDL Declaration information at candy_avb_test_qsys_mm_interconnect_0_router_006.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_mm_interconnect_0_router_006.sv Line: 49
Info (10281): Verilog HDL Declaration information at candy_avb_test_qsys_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at candy_avb_test_qsys_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at candy_avb_test_qsys_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at candy_avb_test_qsys_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at candy_avb_test_qsys_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at candy_avb_test_qsys_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test_qsys/synthesis/submodules/candy_avb_test_qsys_mm_interconnect_0_router.sv Line: 49
Warning (10273): Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using "x" or "z" File: C:/Users/shun/Desktop/CurrentProjects/CANDY/CANDY_AVB/fpga/candy_avb_test_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 716
