read -sv run_verilog_mid/adder_32b_27_64_32823b65cee8c989294d20a9396acb6e.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_27_64_32823b65cee8c989294d20a9396acb6e_yosys.v
