{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699170260034 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699170260034 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov  5 01:44:19 2023 " "Processing started: Sun Nov  5 01:44:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699170260034 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1699170260034 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Proyecto_CE3201 Proyecto_CE3201 " "Command: quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Proyecto_CE3201 Proyecto_CE3201" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1699170260034 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim Proyecto_CE3201 Proyecto_CE3201 " "Quartus(args): --rtl_sim Proyecto_CE3201 Proyecto_CE3201" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1699170260034 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1699170260188 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1699170260262 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim software" 0 0 "Shell" 0 0 1699170260264 ""}
{ "Info" "0" "" "Info: Generated ModelSim script file D:/.TEC/Taller De Diseno Digital/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Altera/simulation/modelsim/Proyecto_CE3201_run_msim_rtl_verilog.do" {  } { { "D:/.TEC/Taller De Diseno Digital/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Altera/simulation/modelsim/Proyecto_CE3201_run_msim_rtl_verilog.do" "0" { Text "D:/.TEC/Taller De Diseno Digital/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Altera/simulation/modelsim/Proyecto_CE3201_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim script file D:/.TEC/Taller De Diseno Digital/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Altera/simulation/modelsim/Proyecto_CE3201_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1699170260393 ""}
{ "Info" "0" "" "Info: Spawning ModelSim Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim Simulation software " 0 0 "Shell" 0 0 1699170260393 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim Simulation software" 0 0 "Shell" 0 0 1699170260396 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1699170260397 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file D:/.TEC/Taller De Diseno Digital/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Altera/Proyecto_CE3201_nativelink_simulation.rpt" {  } { { "D:/.TEC/Taller De Diseno Digital/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Altera/Proyecto_CE3201_nativelink_simulation.rpt" "0" { Text "D:/.TEC/Taller De Diseno Digital/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Altera/Proyecto_CE3201_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file D:/.TEC/Taller De Diseno Digital/dcastro_gchacon_jsantamaria_digital_design_lab_2023/Altera/Proyecto_CE3201_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1699170260397 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1699170260397 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699170260398 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov  5 01:44:20 2023 " "Processing ended: Sun Nov  5 01:44:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699170260398 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699170260398 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699170260398 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1699170260398 ""}
