<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GOLDi - Warehouse: SPI_T_DRIVER Entity Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="download.png"/></td>
  <td id="projectalign">
   <div id="projectname">GOLDi - Warehouse<span id="projectnumber">&#160;V2</span>
   </div>
   <div id="projectbrief">GOLDi FPGA Source Code</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('class_s_p_i___t___d_r_i_v_e_r.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#Generics">Generics</a> &#124;
<a href="#Libraries">Libraries</a> &#124;
<a href="#Ports">Ports</a> &#124;
<a href="#Use_20Clauses">Use Clauses</a>  </div>
  <div class="headertitle"><div class="title">SPI_T_DRIVER Entity Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Customizable SPI controller interface.  
 <a href="class_s_p_i___t___d_r_i_v_e_r.html#details">More...</a></p>
<div class="dynheader">
Inheritance diagram for SPI_T_DRIVER:</div>
<div class="dyncontent">
 <div class="center">
  <img src="class_s_p_i___t___d_r_i_v_e_r.png" usemap="#SPI_5FT_5FDRIVER_map" alt=""/>
  <map id="SPI_5FT_5FDRIVER_map" name="SPI_5FT_5FDRIVER_map">
<area href="class_t_m_c2660___s_m_o_d_u_l_e.html" title="TMC2660 Stepper motor controller interface." alt="TMC2660_SMODULE" shape="rect" coords="0,56,135,80"/>
<area href="class_t_o_p___l_e_v_e_l.html" title="Top Level of FPGA system for GOLDI Warehouse V2." alt="TOP_LEVEL" shape="rect" coords="0,112,135,136"/>
  </map>
</div></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Entities</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top"><a class="el" href="class_s_p_i___t___d_r_i_v_e_r_1_1_r_t_l.html">RTL</a> &#160;</td><td class="memItemRight" valign="bottom">architecture</td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">General architecture.  <a href="class_s_p_i___t___d_r_i_v_e_r_1_1_r_t_l.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Libraries" name="Libraries"></a>
Libraries</h2></td></tr>
 <tr class="memitem:ae4f03c286607f3181e16b9aa12d0c6d4"><td class="memItemLeft" align="right" valign="top"><a id="ae4f03c286607f3181e16b9aa12d0c6d4" name="ae4f03c286607f3181e16b9aa12d0c6d4"></a>
<a class="el" href="class_s_p_i___t___d_r_i_v_e_r.html#ae4f03c286607f3181e16b9aa12d0c6d4">IEEE</a>&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="memdesc:ae4f03c286607f3181e16b9aa12d0c6d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard library. <br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Use_20Clauses" name="Use_20Clauses"></a>
Use Clauses</h2></td></tr>
 <tr class="memitem:acd03516902501cd1c7296a98e22c6fcb"><td class="memItemLeft" align="right" valign="top"><a id="acd03516902501cd1c7296a98e22c6fcb" name="acd03516902501cd1c7296a98e22c6fcb"></a>
<a class="el" href="class_s_p_i___t___d_r_i_v_e_r.html#acd03516902501cd1c7296a98e22c6fcb">std_logic_1164</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
<tr class="memitem:a2edc34402b573437d5f25fa90ba4013e"><td class="memItemLeft" align="right" valign="top"><a id="a2edc34402b573437d5f25fa90ba4013e" name="a2edc34402b573437d5f25fa90ba4013e"></a>
<a class="el" href="class_s_p_i___t___d_r_i_v_e_r.html#a2edc34402b573437d5f25fa90ba4013e">numeric_std</a>&#160;</td><td class="memItemRight" valign="bottom">  </td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="Generics" name="Generics"></a>
Generics</h2></td></tr>
 <tr class="memitem:a74f142a0559b07bd2aab2e84eaabfa8f"><td class="memItemLeft" align="right" valign="top"><a id="a74f142a0559b07bd2aab2e84eaabfa8f" name="a74f142a0559b07bd2aab2e84eaabfa8f"></a>
<a class="el" href="class_s_p_i___t___d_r_i_v_e_r.html#a74f142a0559b07bd2aab2e84eaabfa8f">g_clk_factor</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">4</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a74f142a0559b07bd2aab2e84eaabfa8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Period of the serial clock signal. <br /></td></tr>
<tr class="memitem:a33b061c2ab07b1ad59c8fae3c11e993e"><td class="memItemLeft" align="right" valign="top"><a id="a33b061c2ab07b1ad59c8fae3c11e993e" name="a33b061c2ab07b1ad59c8fae3c11e993e"></a>
<a class="el" href="class_s_p_i___t___d_r_i_v_e_r.html#a33b061c2ab07b1ad59c8fae3c11e993e">g_word_length</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">integer</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">8</span> <span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a33b061c2ab07b1ad59c8fae3c11e993e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data width of the SPI transfered data word. <br /></td></tr>
<tr class="memitem:aea8d6b3e84aa5291a0812e92c8689011"><td class="memItemLeft" align="right" valign="top"><a id="aea8d6b3e84aa5291a0812e92c8689011" name="aea8d6b3e84aa5291a0812e92c8689011"></a>
<a class="el" href="class_s_p_i___t___d_r_i_v_e_r.html#aea8d6b3e84aa5291a0812e92c8689011">g_cpol</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:aea8d6b3e84aa5291a0812e92c8689011"><td class="mdescLeft">&#160;</td><td class="mdescRight">Value of the sclk input when module in idle mode. <br /></td></tr>
<tr class="memitem:a7c0e8eb1dce529a023eb8a9dcaa4e359"><td class="memItemLeft" align="right" valign="top"><a id="a7c0e8eb1dce529a023eb8a9dcaa4e359" name="a7c0e8eb1dce529a023eb8a9dcaa4e359"></a>
<a class="el" href="class_s_p_i___t___d_r_i_v_e_r.html#a7c0e8eb1dce529a023eb8a9dcaa4e359">g_cpha</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">'</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:a7c0e8eb1dce529a023eb8a9dcaa4e359"><td class="mdescLeft">&#160;</td><td class="mdescRight">Edge used to register or shift data. <br /></td></tr>
<tr class="memitem:ac1e836c7c8846c5fa32f36b671a113df"><td class="memItemLeft" align="right" valign="top"><a id="ac1e836c7c8846c5fa32f36b671a113df" name="ac1e836c7c8846c5fa32f36b671a113df"></a>
<a class="el" href="class_s_p_i___t___d_r_i_v_e_r.html#ac1e836c7c8846c5fa32f36b671a113df">g_msbf</a> &#160;</td><td class="memItemRight" valign="bottom"><b><b><span class="keywordtype">boolean</span><span class="vhdlchar"> </span><span class="vhdlchar">:</span><span class="vhdlchar">=</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar">true</span><span class="vhdlchar"> </span></b></b></td></tr>
<tr class="memdesc:ac1e836c7c8846c5fa32f36b671a113df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer data format. <br /></td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="3"><h2 class="groupheader"><a id="Ports" name="Ports"></a>
Ports</h2></td></tr>
 <tr class="memitem:a50da91b765765ac486df1b41692e962f"><td class="memItemLeft" align="right" valign="top"><a id="a50da91b765765ac486df1b41692e962f" name="a50da91b765765ac486df1b41692e962f"></a>
<a class="el" href="class_s_p_i___t___d_r_i_v_e_r.html#a50da91b765765ac486df1b41692e962f">clk</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a50da91b765765ac486df1b41692e962f"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock. <br /></td></tr>
<tr class="memitem:ae106f17a2b73445119c8eb039d3e102e"><td class="memItemLeft" align="right" valign="top"><a id="ae106f17a2b73445119c8eb039d3e102e" name="ae106f17a2b73445119c8eb039d3e102e"></a>
<a class="el" href="class_s_p_i___t___d_r_i_v_e_r.html#ae106f17a2b73445119c8eb039d3e102e">rst</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ae106f17a2b73445119c8eb039d3e102e"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Asynchronous clock. <br /></td></tr>
<tr class="memitem:a636880648fdecdbfe908baf6c47e38e7"><td class="memItemLeft" align="right" valign="top"><a id="a636880648fdecdbfe908baf6c47e38e7" name="a636880648fdecdbfe908baf6c47e38e7"></a>
<a class="el" href="class_s_p_i___t___d_r_i_v_e_r.html#a636880648fdecdbfe908baf6c47e38e7">p_stream_enb</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a636880648fdecdbfe908baf6c47e38e7"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Ennable multi-word continous transfer. <br /></td></tr>
<tr class="memitem:a39191badf133cbdb9014b7e870983e82"><td class="memItemLeft" align="right" valign="top"><a id="a39191badf133cbdb9014b7e870983e82" name="a39191badf133cbdb9014b7e870983e82"></a>
<a class="el" href="class_s_p_i___t___d_r_i_v_e_r.html#a39191badf133cbdb9014b7e870983e82">p_tdword_tready</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a39191badf133cbdb9014b7e870983e82"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Parallel input data word ready. <br /></td></tr>
<tr class="memitem:a20fae3b4c3eaea76e42d90c241a3b676"><td class="memItemLeft" align="right" valign="top"><a id="a20fae3b4c3eaea76e42d90c241a3b676" name="a20fae3b4c3eaea76e42d90c241a3b676"></a>
<a class="el" href="class_s_p_i___t___d_r_i_v_e_r.html#a20fae3b4c3eaea76e42d90c241a3b676">p_tdword_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a20fae3b4c3eaea76e42d90c241a3b676"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Parallel input data word valid. <br /></td></tr>
<tr class="memitem:a0c1d46659d5bc972c6c538fef042df92"><td class="memItemLeft" align="right" valign="top"><a id="a0c1d46659d5bc972c6c538fef042df92" name="a0c1d46659d5bc972c6c538fef042df92"></a>
<a class="el" href="class_s_p_i___t___d_r_i_v_e_r.html#a0c1d46659d5bc972c6c538fef042df92">p_tdword_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_p_i___t___d_r_i_v_e_r.html#a33b061c2ab07b1ad59c8fae3c11e993e">g_word_length</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a0c1d46659d5bc972c6c538fef042df92"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Parallel input data word - "MOSI" data. <br /></td></tr>
<tr class="memitem:aee19db43f557a394f91648de3dd86100"><td class="memItemLeft" align="right" valign="top"><a id="aee19db43f557a394f91648de3dd86100" name="aee19db43f557a394f91648de3dd86100"></a>
<a class="el" href="class_s_p_i___t___d_r_i_v_e_r.html#aee19db43f557a394f91648de3dd86100">p_rdword_tvalid</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aee19db43f557a394f91648de3dd86100"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Parallel output data word valid. <br /></td></tr>
<tr class="memitem:acbaf2f109672325f5739858df524491c"><td class="memItemLeft" align="right" valign="top"><a id="acbaf2f109672325f5739858df524491c" name="acbaf2f109672325f5739858df524491c"></a>
<a class="el" href="class_s_p_i___t___d_r_i_v_e_r.html#acbaf2f109672325f5739858df524491c">p_rdword_tdata</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic_vector</span><span class="vhdlchar"> </span><span class="vhdlchar">(</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><span class="vhdlchar"> </span><b><a class="el" href="class_s_p_i___t___d_r_i_v_e_r.html#a33b061c2ab07b1ad59c8fae3c11e993e">g_word_length</a></b> <span class="vhdlchar">-</span><span class="vhdlchar"> </span> <span class="vhdldigit">1</span> <span class="vhdlchar"> </span><span class="keywordflow">downto</span><span class="vhdlchar"> </span><span class="vhdlchar"> </span> <span class="vhdldigit">0</span> <span class="vhdlchar"> </span><span class="vhdlchar">)</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:acbaf2f109672325f5739858df524491c"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">Parallel output data word - "MOSI" data. <br /></td></tr>
<tr class="memitem:a5e7ad09f5103904ba450620eac778d22"><td class="memItemLeft" align="right" valign="top"><a id="a5e7ad09f5103904ba450620eac778d22" name="a5e7ad09f5103904ba450620eac778d22"></a>
<a class="el" href="class_s_p_i___t___d_r_i_v_e_r.html#a5e7ad09f5103904ba450620eac778d22">p_spi_ncs</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:a5e7ad09f5103904ba450620eac778d22"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Chip select input signal - logic low. <br /></td></tr>
<tr class="memitem:ab7047e427e84d86a4a2434fc978ab63e"><td class="memItemLeft" align="right" valign="top"><a id="ab7047e427e84d86a4a2434fc978ab63e" name="ab7047e427e84d86a4a2434fc978ab63e"></a>
<a class="el" href="class_s_p_i___t___d_r_i_v_e_r.html#ab7047e427e84d86a4a2434fc978ab63e">p_spi_sclk</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:ab7047e427e84d86a4a2434fc978ab63e"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Serial clock input signal. <br /></td></tr>
<tr class="memitem:aa9bd8b8f021fee3523b012bf16c43db5"><td class="memItemLeft" align="right" valign="top"><a id="aa9bd8b8f021fee3523b012bf16c43db5" name="aa9bd8b8f021fee3523b012bf16c43db5"></a>
<a class="el" href="class_s_p_i___t___d_r_i_v_e_r.html#aa9bd8b8f021fee3523b012bf16c43db5">p_spi_mosi</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">out</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aa9bd8b8f021fee3523b012bf16c43db5"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Master out / Slave in data. <br /></td></tr>
<tr class="memitem:aa62300627d027ee565dd40dfa9b4dd5f"><td class="memItemLeft" align="right" valign="top"><a id="aa62300627d027ee565dd40dfa9b4dd5f" name="aa62300627d027ee565dd40dfa9b4dd5f"></a>
<a class="el" href="class_s_p_i___t___d_r_i_v_e_r.html#aa62300627d027ee565dd40dfa9b4dd5f">p_spi_miso</a> &#160;</td><td class="memItemLeft" align="right" valign="top"> <b><b><span class="keywordflow">in</span><span class="vhdlchar"> </span></b></b>&#160;</td><td class="memItemRight" valign="bottom"> <b><span class="keywordtype">std_logic</span><span class="vhdlchar"> </span></b></td></tr>
<tr class="memdesc:aa62300627d027ee565dd40dfa9b4dd5f"><td class="mdescLeft">&#160;</td><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Master in / Slave out data. <br /></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Customizable SPI controller interface. </p>
<p >SPI controller/master interface for general communication applications. The module can be configure to be used in all 3 SPI modes through the generic parameters:</p>
<p >The "g_cpol" parameter sets the value of the sclk signal when the module is in an idle state.</p>
<p >The "g_cpha" parameters selects the edge used to register and shift data. If "g_cpha" is set to low the leading edge is used to register data and the trailing edge to shift data. If "g_cpha" is set to high then the behaviour is inverted</p>
<ul>
<li>Mode 0:<ul>
<li>[g_cpol='0']: sclk low when module idle</li>
<li>[g_cpha='0']: data registered on rising edge and shifted on falling edge</li>
</ul>
</li>
<li>Mode 1:<ul>
<li>[g_cpol='0']: sclk low when module idle</li>
<li>[g_cpha='1']: data registered on falling edge and shifted on rising edge</li>
</ul>
</li>
<li>Mode 2:<ul>
<li>[g_cpol='1']: sclk high when module idle</li>
<li>[g_cpha='0']: data registered on falling edge and shifted on rising edge</li>
</ul>
</li>
<li>Mode 3:<ul>
<li>[g_cpol='1']: sclk high when module idle</li>
<li>[g_cpha='1']: data registered on rising edge and shifted on falling edge</li>
</ul>
</li>
</ul>
<p >Both the transfered data width and direction can be controled with the parameters "g_word_length" and "g_msbf". The transfer rate is controlled by the "g_clk_factor" parameter and corresponds to the period of the "p_spi_sclk" signal in clock cycles. It is recommended to use an even value to have 50% duty cycle.</p>
<p >The transfer data is registered when both the tdword_ready and tdword_valid flags are valid. The ready flag is asserted if the module is idle or if the "p_stream_enb" is held high during the data a data transfer. This allows multiple data words to be transfered without setting the ncs signal high.</p>
<p ><em><b>Latency: 1cyc</b></em> </p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="class_s_p_i___t___d_r_i_v_e_r.html">SPI_T_DRIVER</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4 </li>
  </ul>
</div>
</body>
</html>
