
# Program: Catapult University Version
# Version: 2011a.126
#    File: Nlview netlist

module new "get_square_intensity:core" "orig"
load port {clk} input -attr xrf 1389 -attr oid 1 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/clk}
load port {en} input -attr xrf 1390 -attr oid 2 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/en}
load port {arst_n} input -attr xrf 1391 -attr oid 3 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/arst_n}
load portBus {vga_xy:rsc:mgc_in_wire.d(19:0)} input 20 {vga_xy:rsc:mgc_in_wire.d(19)} {vga_xy:rsc:mgc_in_wire.d(18)} {vga_xy:rsc:mgc_in_wire.d(17)} {vga_xy:rsc:mgc_in_wire.d(16)} {vga_xy:rsc:mgc_in_wire.d(15)} {vga_xy:rsc:mgc_in_wire.d(14)} {vga_xy:rsc:mgc_in_wire.d(13)} {vga_xy:rsc:mgc_in_wire.d(12)} {vga_xy:rsc:mgc_in_wire.d(11)} {vga_xy:rsc:mgc_in_wire.d(10)} {vga_xy:rsc:mgc_in_wire.d(9)} {vga_xy:rsc:mgc_in_wire.d(8)} {vga_xy:rsc:mgc_in_wire.d(7)} {vga_xy:rsc:mgc_in_wire.d(6)} {vga_xy:rsc:mgc_in_wire.d(5)} {vga_xy:rsc:mgc_in_wire.d(4)} {vga_xy:rsc:mgc_in_wire.d(3)} {vga_xy:rsc:mgc_in_wire.d(2)} {vga_xy:rsc:mgc_in_wire.d(1)} {vga_xy:rsc:mgc_in_wire.d(0)} -attr xrf 1392 -attr oid 4 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/vga_xy:rsc:mgc_in_wire.d}
load portBus {x_top_left:rsc:mgc_in_wire.d(9:0)} input 10 {x_top_left:rsc:mgc_in_wire.d(9)} {x_top_left:rsc:mgc_in_wire.d(8)} {x_top_left:rsc:mgc_in_wire.d(7)} {x_top_left:rsc:mgc_in_wire.d(6)} {x_top_left:rsc:mgc_in_wire.d(5)} {x_top_left:rsc:mgc_in_wire.d(4)} {x_top_left:rsc:mgc_in_wire.d(3)} {x_top_left:rsc:mgc_in_wire.d(2)} {x_top_left:rsc:mgc_in_wire.d(1)} {x_top_left:rsc:mgc_in_wire.d(0)} -attr xrf 1393 -attr oid 5 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/x_top_left:rsc:mgc_in_wire.d}
load portBus {y_top_left:rsc:mgc_in_wire.d(9:0)} input 10 {y_top_left:rsc:mgc_in_wire.d(9)} {y_top_left:rsc:mgc_in_wire.d(8)} {y_top_left:rsc:mgc_in_wire.d(7)} {y_top_left:rsc:mgc_in_wire.d(6)} {y_top_left:rsc:mgc_in_wire.d(5)} {y_top_left:rsc:mgc_in_wire.d(4)} {y_top_left:rsc:mgc_in_wire.d(3)} {y_top_left:rsc:mgc_in_wire.d(2)} {y_top_left:rsc:mgc_in_wire.d(1)} {y_top_left:rsc:mgc_in_wire.d(0)} -attr xrf 1394 -attr oid 6 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/y_top_left:rsc:mgc_in_wire.d}
load portBus {width:rsc:mgc_in_wire.d(9:0)} input 10 {width:rsc:mgc_in_wire.d(9)} {width:rsc:mgc_in_wire.d(8)} {width:rsc:mgc_in_wire.d(7)} {width:rsc:mgc_in_wire.d(6)} {width:rsc:mgc_in_wire.d(5)} {width:rsc:mgc_in_wire.d(4)} {width:rsc:mgc_in_wire.d(3)} {width:rsc:mgc_in_wire.d(2)} {width:rsc:mgc_in_wire.d(1)} {width:rsc:mgc_in_wire.d(0)} -attr xrf 1395 -attr oid 7 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/width:rsc:mgc_in_wire.d}
load portBus {height:rsc:mgc_in_wire.d(9:0)} input 10 {height:rsc:mgc_in_wire.d(9)} {height:rsc:mgc_in_wire.d(8)} {height:rsc:mgc_in_wire.d(7)} {height:rsc:mgc_in_wire.d(6)} {height:rsc:mgc_in_wire.d(5)} {height:rsc:mgc_in_wire.d(4)} {height:rsc:mgc_in_wire.d(3)} {height:rsc:mgc_in_wire.d(2)} {height:rsc:mgc_in_wire.d(1)} {height:rsc:mgc_in_wire.d(0)} -attr xrf 1396 -attr oid 8 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/height:rsc:mgc_in_wire.d}
load portBus {video_in:rsc:mgc_in_wire.d(29:0)} input 30 {video_in:rsc:mgc_in_wire.d(29)} {video_in:rsc:mgc_in_wire.d(28)} {video_in:rsc:mgc_in_wire.d(27)} {video_in:rsc:mgc_in_wire.d(26)} {video_in:rsc:mgc_in_wire.d(25)} {video_in:rsc:mgc_in_wire.d(24)} {video_in:rsc:mgc_in_wire.d(23)} {video_in:rsc:mgc_in_wire.d(22)} {video_in:rsc:mgc_in_wire.d(21)} {video_in:rsc:mgc_in_wire.d(20)} {video_in:rsc:mgc_in_wire.d(19)} {video_in:rsc:mgc_in_wire.d(18)} {video_in:rsc:mgc_in_wire.d(17)} {video_in:rsc:mgc_in_wire.d(16)} {video_in:rsc:mgc_in_wire.d(15)} {video_in:rsc:mgc_in_wire.d(14)} {video_in:rsc:mgc_in_wire.d(13)} {video_in:rsc:mgc_in_wire.d(12)} {video_in:rsc:mgc_in_wire.d(11)} {video_in:rsc:mgc_in_wire.d(10)} {video_in:rsc:mgc_in_wire.d(9)} {video_in:rsc:mgc_in_wire.d(8)} {video_in:rsc:mgc_in_wire.d(7)} {video_in:rsc:mgc_in_wire.d(6)} {video_in:rsc:mgc_in_wire.d(5)} {video_in:rsc:mgc_in_wire.d(4)} {video_in:rsc:mgc_in_wire.d(3)} {video_in:rsc:mgc_in_wire.d(2)} {video_in:rsc:mgc_in_wire.d(1)} {video_in:rsc:mgc_in_wire.d(0)} -attr xrf 1397 -attr oid 9 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/video_in:rsc:mgc_in_wire.d}
load portBus {intensity_out:rsc:mgc_out_stdreg.d(9:0)} output 10 {intensity_out:rsc:mgc_out_stdreg.d(9)} {intensity_out:rsc:mgc_out_stdreg.d(8)} {intensity_out:rsc:mgc_out_stdreg.d(7)} {intensity_out:rsc:mgc_out_stdreg.d(6)} {intensity_out:rsc:mgc_out_stdreg.d(5)} {intensity_out:rsc:mgc_out_stdreg.d(4)} {intensity_out:rsc:mgc_out_stdreg.d(3)} {intensity_out:rsc:mgc_out_stdreg.d(2)} {intensity_out:rsc:mgc_out_stdreg.d(1)} {intensity_out:rsc:mgc_out_stdreg.d(0)} -attr xrf 1398 -attr oid 10 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/intensity_out:rsc:mgc_out_stdreg.d}
load port {last_pixel:rsc:mgc_out_stdreg.d} output -attr xrf 1399 -attr oid 11 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/last_pixel:rsc:mgc_out_stdreg.d}
load symbol "mux(2,1)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "reg(1,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(0:0)} input 1 {D(0)} \
     portBus {DRa(0:0)} input 1 {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "add(9,0,9,0,10)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(8:0)} input 9 {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(8:0)} input 9 {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(8,0,7,1,9)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(7:0)} input 8 {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(6:0)} input 7 {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(8:0)} output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(10,0,9,1,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(9:0)} input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(8:0)} input 9 {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(10:0)} output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus {A(0:0)} input 1 {A(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "add(11,-1,11,-1,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(10:0)} input 11 {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(10:0)} input 11 {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(10:0)} output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "and(2,10)" "INTERFACE" AND boxcolor 0 \
     portBus {A0(9:0)} input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(9:0)} input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "mux(2,10)" "INTERFACE" MUX boxcolor 0 \
     portBus {A0(9:0)} input 10 {A0(9)} {A0(8)} {A0(7)} {A0(6)} {A0(5)} {A0(4)} {A0(3)} {A0(2)} {A0(1)} {A0(0)} \
     portBus {A1(9:0)} input 10 {A1(9)} {A1(8)} {A1(7)} {A1(6)} {A1(5)} {A1(4)} {A1(3)} {A1(2)} {A1(1)} {A1(0)} \
     portBus {S(0:0)} input.top 1 {S(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(10,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(9:0)} input 10 {D(9)} {D(8)} {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(9:0)} input 10 {DRa(9)} {DRa(8)} {DRa(7)} {DRa(6)} {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(7,0,6,0,8)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(6:0)} input 7 {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(5:0)} input 6 {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(7:0)} output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(9,-1,8,0,9)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(8:0)} input 9 {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(7:0)} input 8 {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(8:0)} output 9 {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(8,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(7:0)} input 8 {D(7)} {D(6)} {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(7:0)} input 8 {DRa(7)} {DRa(6)} {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(7:0)} output 8 {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(5,-1,4,0,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(4:0)} input 5 {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(3:0)} input 4 {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(4:0)} output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(5,1,5,0,7)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(4:0)} input 5 {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(4:0)} input 5 {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(6:0)} output 7 {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "reg(6,1,1,-1,0)" "INTERFACE" GEN boxcolor 1 \
     portBus {D(5:0)} input 6 {D(5)} {D(4)} {D(3)} {D(2)} {D(1)} {D(0)} \
     portBus {DRa(5:0)} input 6 {DRa(5)} {DRa(4)} {DRa(3)} {DRa(2)} {DRa(1)} {DRa(0)} \
     port {clk} input.clk \
     portBus {en(0:0)} input 1 {en(0)} \
     portBus {Ra(0:0)} input 1 {Ra(0)} \
     portBus {Z(5:0)} output 6 {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(3,-1,2,0,3)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(2:0)} input 3 {A(2)} {A(1)} {A(0)} \
     portBus {B(1:0)} input 2 {B(1)} {B(0)} \
     portBus {Z(2:0)} output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "not(10)" "INTERFACE" INV boxcolor 0 \
     portBus {A(9:0)} input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {Z(9:0)} output 10 {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(12,-1,11,0,12)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(11:0)} input 12 {A(11)} {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(10:0)} input 11 {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(11:0)} output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "nor(4,1)" "INTERFACE" NOR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {A2(0:0)} input 1 {A2(0)} \
     portBus {A3(0:0)} input 1 {A3(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus {A0(0:0)} input 1 {A0(0)} \
     portBus {A1(0:0)} input 1 {A1(0)} \
     portBus {Z(0:0)} output 1 {Z(0)} \

load symbol "add(11,0,11,0,12)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(10:0)} input 11 {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(10:0)} input 11 {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(11:0)} output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(11,0,11,1,12)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(10:0)} input 11 {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(10:0)} input 11 {B(10)} {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(11:0)} output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(1,1,1,0,2)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(0:0)} input 1 {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(1:0)} output 2 {Z(1)} {Z(0)} \

load symbol "add(1,0,1,0,2)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(0:0)} input 1 {A(0)} \
     portBus {B(0:0)} input 1 {B(0)} \
     portBus {Z(1:0)} output 2 {Z(1)} {Z(0)} \

load symbol "add(2,1,2,0,3)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(1:0)} input 2 {A(1)} {A(0)} \
     portBus {B(1:0)} input 2 {B(1)} {B(0)} \
     portBus {Z(2:0)} output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(2,0,2,0,3)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(1:0)} input 2 {A(1)} {A(0)} \
     portBus {B(1:0)} input 2 {B(1)} {B(0)} \
     portBus {Z(2:0)} output 3 {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(3,0,3,0,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(2:0)} input 3 {A(2)} {A(1)} {A(0)} \
     portBus {B(2:0)} input 3 {B(2)} {B(1)} {B(0)} \
     portBus {Z(3:0)} output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(4,0,3,0,5)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(3:0)} input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(2:0)} input 3 {B(2)} {B(1)} {B(0)} \
     portBus {Z(4:0)} output 5 {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(4,-1,4,-1,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(3:0)} input 4 {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(3:0)} input 4 {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(3:0)} output 4 {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(10,0,10,0,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(9:0)} input 10 {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(9:0)} input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(10:0)} output 11 {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load symbol "add(11,0,10,0,12)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus {A(10:0)} input 11 {A(10)} {A(9)} {A(8)} {A(7)} {A(6)} {A(5)} {A(4)} {A(3)} {A(2)} {A(1)} {A(0)} \
     portBus {B(9:0)} input 10 {B(9)} {B(8)} {B(7)} {B(6)} {B(5)} {B(4)} {B(3)} {B(2)} {B(1)} {B(0)} \
     portBus {Z(11:0)} output 12 {Z(11)} {Z(10)} {Z(9)} {Z(8)} {Z(7)} {Z(6)} {Z(5)} {Z(4)} {Z(3)} {Z(2)} {Z(1)} {Z(0)} \

load net {slc#24.itm#1(0)} -attr vt d
load net {slc#24.itm#1(1)} -attr vt d
load net {slc#24.itm#1(2)} -attr vt d
load net {slc#24.itm#1(3)} -attr vt d
load net {slc#24.itm#1(4)} -attr vt d
load net {slc#24.itm#1(5)} -attr vt d
load net {slc#24.itm#1(6)} -attr vt d
load net {slc#24.itm#1(7)} -attr vt d
load netBundle {slc#24.itm#1} 8 {slc#24.itm#1(0)} {slc#24.itm#1(1)} {slc#24.itm#1(2)} {slc#24.itm#1(3)} {slc#24.itm#1(4)} {slc#24.itm#1(5)} {slc#24.itm#1(6)} {slc#24.itm#1(7)} -attr xrf 1400 -attr oid 12 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#24.itm#1}
load net {slc#16.itm#1(0)} -attr vt d
load net {slc#16.itm#1(1)} -attr vt d
load net {slc#16.itm#1(2)} -attr vt d
load net {slc#16.itm#1(3)} -attr vt d
load net {slc#16.itm#1(4)} -attr vt d
load net {slc#16.itm#1(5)} -attr vt d
load netBundle {slc#16.itm#1} 6 {slc#16.itm#1(0)} {slc#16.itm#1(1)} {slc#16.itm#1(2)} {slc#16.itm#1(3)} {slc#16.itm#1(4)} {slc#16.itm#1(5)} -attr xrf 1401 -attr oid 13 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#16.itm#1}
load net {acc.idiv.sva(0)} -attr vt d
load net {acc.idiv.sva(1)} -attr vt d
load net {acc.idiv.sva(2)} -attr vt d
load net {acc.idiv.sva(3)} -attr vt d
load net {acc.idiv.sva(4)} -attr vt d
load net {acc.idiv.sva(5)} -attr vt d
load net {acc.idiv.sva(6)} -attr vt d
load net {acc.idiv.sva(7)} -attr vt d
load net {acc.idiv.sva(8)} -attr vt d
load net {acc.idiv.sva(9)} -attr vt d
load net {acc.idiv.sva(10)} -attr vt d
load net {acc.idiv.sva(11)} -attr vt d
load netBundle {acc.idiv.sva} 12 {acc.idiv.sva(0)} {acc.idiv.sva(1)} {acc.idiv.sva(2)} {acc.idiv.sva(3)} {acc.idiv.sva(4)} {acc.idiv.sva(5)} {acc.idiv.sva(6)} {acc.idiv.sva(7)} {acc.idiv.sva(8)} {acc.idiv.sva(9)} {acc.idiv.sva(10)} {acc.idiv.sva(11)} -attr xrf 1402 -attr oid 14 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc.idiv.sva}
load net {mux#1.itm(0)} -attr vt d
load net {mux#1.itm(1)} -attr vt d
load net {mux#1.itm(2)} -attr vt d
load net {mux#1.itm(3)} -attr vt d
load net {mux#1.itm(4)} -attr vt d
load net {mux#1.itm(5)} -attr vt d
load net {mux#1.itm(6)} -attr vt d
load net {mux#1.itm(7)} -attr vt d
load net {mux#1.itm(8)} -attr vt d
load net {mux#1.itm(9)} -attr vt d
load netBundle {mux#1.itm} 10 {mux#1.itm(0)} {mux#1.itm(1)} {mux#1.itm(2)} {mux#1.itm(3)} {mux#1.itm(4)} {mux#1.itm(5)} {mux#1.itm(6)} {mux#1.itm(7)} {mux#1.itm(8)} {mux#1.itm(9)} -attr xrf 1403 -attr oid 15 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/mux#1.itm}
load net {check_region:and.itm(0)} -attr vt d
load net {check_region:and.itm(1)} -attr vt d
load net {check_region:and.itm(2)} -attr vt d
load net {check_region:and.itm(3)} -attr vt d
load net {check_region:and.itm(4)} -attr vt d
load net {check_region:and.itm(5)} -attr vt d
load net {check_region:and.itm(6)} -attr vt d
load net {check_region:and.itm(7)} -attr vt d
load net {check_region:and.itm(8)} -attr vt d
load net {check_region:and.itm(9)} -attr vt d
load netBundle {check_region:and.itm} 10 {check_region:and.itm(0)} {check_region:and.itm(1)} {check_region:and.itm(2)} {check_region:and.itm(3)} {check_region:and.itm(4)} {check_region:and.itm(5)} {check_region:and.itm(6)} {check_region:and.itm(7)} {check_region:and.itm(8)} {check_region:and.itm(9)} -attr xrf 1404 -attr oid 16 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:and.itm}
load net {slc#22.itm(0)} -attr vt d
load net {slc#22.itm(1)} -attr vt d
load net {slc#22.itm(2)} -attr vt d
load net {slc#22.itm(3)} -attr vt d
load net {slc#22.itm(4)} -attr vt d
load net {slc#22.itm(5)} -attr vt d
load net {slc#22.itm(6)} -attr vt d
load net {slc#22.itm(7)} -attr vt d
load net {slc#22.itm(8)} -attr vt d
load net {slc#22.itm(9)} -attr vt d
load netBundle {slc#22.itm} 10 {slc#22.itm(0)} {slc#22.itm(1)} {slc#22.itm(2)} {slc#22.itm(3)} {slc#22.itm(4)} {slc#22.itm(5)} {slc#22.itm(6)} {slc#22.itm(7)} {slc#22.itm(8)} {slc#22.itm(9)} -attr xrf 1405 -attr oid 17 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#22.itm}
load net {acc#24.itm(0)} -attr vt d
load net {acc#24.itm(1)} -attr vt d
load net {acc#24.itm(2)} -attr vt d
load net {acc#24.itm(3)} -attr vt d
load net {acc#24.itm(4)} -attr vt d
load net {acc#24.itm(5)} -attr vt d
load net {acc#24.itm(6)} -attr vt d
load net {acc#24.itm(7)} -attr vt d
load net {acc#24.itm(8)} -attr vt d
load net {acc#24.itm(9)} -attr vt d
load net {acc#24.itm(10)} -attr vt d
load netBundle {acc#24.itm} 11 {acc#24.itm(0)} {acc#24.itm(1)} {acc#24.itm(2)} {acc#24.itm(3)} {acc#24.itm(4)} {acc#24.itm(5)} {acc#24.itm(6)} {acc#24.itm(7)} {acc#24.itm(8)} {acc#24.itm(9)} {acc#24.itm(10)} -attr xrf 1406 -attr oid 18 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#24.itm}
load net {conc#96.itm(0)} -attr vt d
load net {conc#96.itm(1)} -attr vt d
load net {conc#96.itm(2)} -attr vt d
load net {conc#96.itm(3)} -attr vt d
load net {conc#96.itm(4)} -attr vt d
load net {conc#96.itm(5)} -attr vt d
load net {conc#96.itm(6)} -attr vt d
load net {conc#96.itm(7)} -attr vt d
load net {conc#96.itm(8)} -attr vt d
load net {conc#96.itm(9)} -attr vt d
load net {conc#96.itm(10)} -attr vt d
load netBundle {conc#96.itm} 11 {conc#96.itm(0)} {conc#96.itm(1)} {conc#96.itm(2)} {conc#96.itm(3)} {conc#96.itm(4)} {conc#96.itm(5)} {conc#96.itm(6)} {conc#96.itm(7)} {conc#96.itm(8)} {conc#96.itm(9)} {conc#96.itm(10)} -attr xrf 1407 -attr oid 19 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#96.itm}
load net {slc#23.itm(0)} -attr vt d
load net {slc#23.itm(1)} -attr vt d
load net {slc#23.itm(2)} -attr vt d
load net {slc#23.itm(3)} -attr vt d
load net {slc#23.itm(4)} -attr vt d
load net {slc#23.itm(5)} -attr vt d
load net {slc#23.itm(6)} -attr vt d
load net {slc#23.itm(7)} -attr vt d
load net {slc#23.itm(8)} -attr vt d
load netBundle {slc#23.itm} 9 {slc#23.itm(0)} {slc#23.itm(1)} {slc#23.itm(2)} {slc#23.itm(3)} {slc#23.itm(4)} {slc#23.itm(5)} {slc#23.itm(6)} {slc#23.itm(7)} {slc#23.itm(8)} -attr xrf 1408 -attr oid 20 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#23.itm}
load net {acc#25.itm(0)} -attr vt d
load net {acc#25.itm(1)} -attr vt d
load net {acc#25.itm(2)} -attr vt d
load net {acc#25.itm(3)} -attr vt d
load net {acc#25.itm(4)} -attr vt d
load net {acc#25.itm(5)} -attr vt d
load net {acc#25.itm(6)} -attr vt d
load net {acc#25.itm(7)} -attr vt d
load net {acc#25.itm(8)} -attr vt d
load net {acc#25.itm(9)} -attr vt d
load netBundle {acc#25.itm} 10 {acc#25.itm(0)} {acc#25.itm(1)} {acc#25.itm(2)} {acc#25.itm(3)} {acc#25.itm(4)} {acc#25.itm(5)} {acc#25.itm(6)} {acc#25.itm(7)} {acc#25.itm(8)} {acc#25.itm(9)} -attr xrf 1409 -attr oid 21 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#25.itm}
load net {conc#97.itm(0)} -attr vt d
load net {conc#97.itm(1)} -attr vt d
load net {conc#97.itm(2)} -attr vt d
load net {conc#97.itm(3)} -attr vt d
load net {conc#97.itm(4)} -attr vt d
load net {conc#97.itm(5)} -attr vt d
load net {conc#97.itm(6)} -attr vt d
load net {conc#97.itm(7)} -attr vt d
load net {conc#97.itm(8)} -attr vt d
load netBundle {conc#97.itm} 9 {conc#97.itm(0)} {conc#97.itm(1)} {conc#97.itm(2)} {conc#97.itm(3)} {conc#97.itm(4)} {conc#97.itm(5)} {conc#97.itm(6)} {conc#97.itm(7)} {conc#97.itm(8)} -attr xrf 1410 -attr oid 22 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#97.itm}
load net {exs#4.itm(0)} -attr vt d
load net {exs#4.itm(1)} -attr vt d
load netBundle {exs#4.itm} 2 {exs#4.itm(0)} {exs#4.itm(1)} -attr xrf 1411 -attr oid 23 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/exs#4.itm}
load net {conc#35.itm(0)} -attr vt d
load net {conc#35.itm(1)} -attr vt d
load net {conc#35.itm(2)} -attr vt d
load net {conc#35.itm(3)} -attr vt d
load net {conc#35.itm(4)} -attr vt d
load net {conc#35.itm(5)} -attr vt d
load net {conc#35.itm(6)} -attr vt d
load net {conc#35.itm(7)} -attr vt d
load net {conc#35.itm(8)} -attr vt d
load netBundle {conc#35.itm} 9 {conc#35.itm(0)} {conc#35.itm(1)} {conc#35.itm(2)} {conc#35.itm(3)} {conc#35.itm(4)} {conc#35.itm(5)} {conc#35.itm(6)} {conc#35.itm(7)} {conc#35.itm(8)} -attr xrf 1412 -attr oid 24 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#35.itm}
load net {conc#36.itm(0)} -attr vt d
load net {conc#36.itm(1)} -attr vt d
load net {conc#36.itm(2)} -attr vt d
load net {conc#36.itm(3)} -attr vt d
load net {conc#36.itm(4)} -attr vt d
load net {conc#36.itm(5)} -attr vt d
load net {conc#36.itm(6)} -attr vt d
load net {conc#36.itm(7)} -attr vt d
load net {conc#36.itm(8)} -attr vt d
load net {conc#36.itm(9)} -attr vt d
load net {conc#36.itm(10)} -attr vt d
load netBundle {conc#36.itm} 11 {conc#36.itm(0)} {conc#36.itm(1)} {conc#36.itm(2)} {conc#36.itm(3)} {conc#36.itm(4)} {conc#36.itm(5)} {conc#36.itm(6)} {conc#36.itm(7)} {conc#36.itm(8)} {conc#36.itm(9)} {conc#36.itm(10)} -attr xrf 1413 -attr oid 25 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#36.itm}
load net {slc#20.itm(0)} -attr vt d
load net {slc#20.itm(1)} -attr vt d
load net {slc#20.itm(2)} -attr vt d
load net {slc#20.itm(3)} -attr vt d
load net {slc#20.itm(4)} -attr vt d
load net {slc#20.itm(5)} -attr vt d
load net {slc#20.itm(6)} -attr vt d
load net {slc#20.itm(7)} -attr vt d
load net {slc#20.itm(8)} -attr vt d
load net {slc#20.itm(9)} -attr vt d
load netBundle {slc#20.itm} 10 {slc#20.itm(0)} {slc#20.itm(1)} {slc#20.itm(2)} {slc#20.itm(3)} {slc#20.itm(4)} {slc#20.itm(5)} {slc#20.itm(6)} {slc#20.itm(7)} {slc#20.itm(8)} {slc#20.itm(9)} -attr xrf 1414 -attr oid 26 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#20.itm}
load net {acc#22.itm(0)} -attr vt d
load net {acc#22.itm(1)} -attr vt d
load net {acc#22.itm(2)} -attr vt d
load net {acc#22.itm(3)} -attr vt d
load net {acc#22.itm(4)} -attr vt d
load net {acc#22.itm(5)} -attr vt d
load net {acc#22.itm(6)} -attr vt d
load net {acc#22.itm(7)} -attr vt d
load net {acc#22.itm(8)} -attr vt d
load net {acc#22.itm(9)} -attr vt d
load net {acc#22.itm(10)} -attr vt d
load netBundle {acc#22.itm} 11 {acc#22.itm(0)} {acc#22.itm(1)} {acc#22.itm(2)} {acc#22.itm(3)} {acc#22.itm(4)} {acc#22.itm(5)} {acc#22.itm(6)} {acc#22.itm(7)} {acc#22.itm(8)} {acc#22.itm(9)} {acc#22.itm(10)} -attr xrf 1415 -attr oid 27 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#22.itm}
load net {conc#98.itm(0)} -attr vt d
load net {conc#98.itm(1)} -attr vt d
load net {conc#98.itm(2)} -attr vt d
load net {conc#98.itm(3)} -attr vt d
load net {conc#98.itm(4)} -attr vt d
load net {conc#98.itm(5)} -attr vt d
load net {conc#98.itm(6)} -attr vt d
load net {conc#98.itm(7)} -attr vt d
load net {conc#98.itm(8)} -attr vt d
load net {conc#98.itm(9)} -attr vt d
load netBundle {conc#98.itm} 10 {conc#98.itm(0)} {conc#98.itm(1)} {conc#98.itm(2)} {conc#98.itm(3)} {conc#98.itm(4)} {conc#98.itm(5)} {conc#98.itm(6)} {conc#98.itm(7)} {conc#98.itm(8)} {conc#98.itm(9)} -attr xrf 1416 -attr oid 28 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#98.itm}
load net {conc#32.itm(0)} -attr vt d
load net {conc#32.itm(1)} -attr vt d
load net {conc#32.itm(2)} -attr vt d
load net {conc#32.itm(3)} -attr vt d
load net {conc#32.itm(4)} -attr vt d
load net {conc#32.itm(5)} -attr vt d
load net {conc#32.itm(6)} -attr vt d
load net {conc#32.itm(7)} -attr vt d
load net {conc#32.itm(8)} -attr vt d
load netBundle {conc#32.itm} 9 {conc#32.itm(0)} {conc#32.itm(1)} {conc#32.itm(2)} {conc#32.itm(3)} {conc#32.itm(4)} {conc#32.itm(5)} {conc#32.itm(6)} {conc#32.itm(7)} {conc#32.itm(8)} -attr xrf 1417 -attr oid 29 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#32.itm}
load net {slc#18.itm(0)} -attr vt d
load net {slc#18.itm(1)} -attr vt d
load net {slc#18.itm(2)} -attr vt d
load net {slc#18.itm(3)} -attr vt d
load net {slc#18.itm(4)} -attr vt d
load net {slc#18.itm(5)} -attr vt d
load net {slc#18.itm(6)} -attr vt d
load net {slc#18.itm(7)} -attr vt d
load netBundle {slc#18.itm} 8 {slc#18.itm(0)} {slc#18.itm(1)} {slc#18.itm(2)} {slc#18.itm(3)} {slc#18.itm(4)} {slc#18.itm(5)} {slc#18.itm(6)} {slc#18.itm(7)} -attr xrf 1418 -attr oid 30 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#18.itm}
load net {acc#20.itm(0)} -attr vt d
load net {acc#20.itm(1)} -attr vt d
load net {acc#20.itm(2)} -attr vt d
load net {acc#20.itm(3)} -attr vt d
load net {acc#20.itm(4)} -attr vt d
load net {acc#20.itm(5)} -attr vt d
load net {acc#20.itm(6)} -attr vt d
load net {acc#20.itm(7)} -attr vt d
load net {acc#20.itm(8)} -attr vt d
load netBundle {acc#20.itm} 9 {acc#20.itm(0)} {acc#20.itm(1)} {acc#20.itm(2)} {acc#20.itm(3)} {acc#20.itm(4)} {acc#20.itm(5)} {acc#20.itm(6)} {acc#20.itm(7)} {acc#20.itm(8)} -attr xrf 1419 -attr oid 31 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#20.itm}
load net {conc#99.itm(0)} -attr vt d
load net {conc#99.itm(1)} -attr vt d
load net {conc#99.itm(2)} -attr vt d
load net {conc#99.itm(3)} -attr vt d
load net {conc#99.itm(4)} -attr vt d
load net {conc#99.itm(5)} -attr vt d
load net {conc#99.itm(6)} -attr vt d
load net {conc#99.itm(7)} -attr vt d
load netBundle {conc#99.itm} 8 {conc#99.itm(0)} {conc#99.itm(1)} {conc#99.itm(2)} {conc#99.itm(3)} {conc#99.itm(4)} {conc#99.itm(5)} {conc#99.itm(6)} {conc#99.itm(7)} -attr xrf 1420 -attr oid 32 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#99.itm}
load net {conc#28.itm(0)} -attr vt d
load net {conc#28.itm(1)} -attr vt d
load net {conc#28.itm(2)} -attr vt d
load net {conc#28.itm(3)} -attr vt d
load net {conc#28.itm(4)} -attr vt d
load net {conc#28.itm(5)} -attr vt d
load net {conc#28.itm(6)} -attr vt d
load netBundle {conc#28.itm} 7 {conc#28.itm(0)} {conc#28.itm(1)} {conc#28.itm(2)} {conc#28.itm(3)} {conc#28.itm(4)} {conc#28.itm(5)} {conc#28.itm(6)} -attr xrf 1421 -attr oid 33 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#28.itm}
load net {check_region:exs.itm(0)} -attr vt d
load net {check_region:exs.itm(1)} -attr vt d
load net {check_region:exs.itm(2)} -attr vt d
load net {check_region:exs.itm(3)} -attr vt d
load net {check_region:exs.itm(4)} -attr vt d
load net {check_region:exs.itm(5)} -attr vt d
load net {check_region:exs.itm(6)} -attr vt d
load net {check_region:exs.itm(7)} -attr vt d
load net {check_region:exs.itm(8)} -attr vt d
load net {check_region:exs.itm(9)} -attr vt d
load netBundle {check_region:exs.itm} 10 {check_region:exs.itm(0)} {check_region:exs.itm(1)} {check_region:exs.itm(2)} {check_region:exs.itm(3)} {check_region:exs.itm(4)} {check_region:exs.itm(5)} {check_region:exs.itm(6)} {check_region:exs.itm(7)} {check_region:exs.itm(8)} {check_region:exs.itm(9)} -attr xrf 1422 -attr oid 34 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:exs.itm}
load net {slc#24.itm(0)} -attr vt d
load net {slc#24.itm(1)} -attr vt d
load net {slc#24.itm(2)} -attr vt d
load net {slc#24.itm(3)} -attr vt d
load net {slc#24.itm(4)} -attr vt d
load net {slc#24.itm(5)} -attr vt d
load net {slc#24.itm(6)} -attr vt d
load net {slc#24.itm(7)} -attr vt d
load netBundle {slc#24.itm} 8 {slc#24.itm(0)} {slc#24.itm(1)} {slc#24.itm(2)} {slc#24.itm(3)} {slc#24.itm(4)} {slc#24.itm(5)} {slc#24.itm(6)} {slc#24.itm(7)} -attr xrf 1423 -attr oid 35 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#24.itm}
load net {acc#21.itm(0)} -attr vt d
load net {acc#21.itm(1)} -attr vt d
load net {acc#21.itm(2)} -attr vt d
load net {acc#21.itm(3)} -attr vt d
load net {acc#21.itm(4)} -attr vt d
load net {acc#21.itm(5)} -attr vt d
load net {acc#21.itm(6)} -attr vt d
load net {acc#21.itm(7)} -attr vt d
load net {acc#21.itm(8)} -attr vt d
load netBundle {acc#21.itm} 9 {acc#21.itm(0)} {acc#21.itm(1)} {acc#21.itm(2)} {acc#21.itm(3)} {acc#21.itm(4)} {acc#21.itm(5)} {acc#21.itm(6)} {acc#21.itm(7)} {acc#21.itm(8)} -attr xrf 1424 -attr oid 36 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#21.itm}
load net {conc#100.itm(0)} -attr vt d
load net {conc#100.itm(1)} -attr vt d
load net {conc#100.itm(2)} -attr vt d
load net {conc#100.itm(3)} -attr vt d
load net {conc#100.itm(4)} -attr vt d
load net {conc#100.itm(5)} -attr vt d
load net {conc#100.itm(6)} -attr vt d
load net {conc#100.itm(7)} -attr vt d
load net {conc#100.itm(8)} -attr vt d
load netBundle {conc#100.itm} 9 {conc#100.itm(0)} {conc#100.itm(1)} {conc#100.itm(2)} {conc#100.itm(3)} {conc#100.itm(4)} {conc#100.itm(5)} {conc#100.itm(6)} {conc#100.itm(7)} {conc#100.itm(8)} -attr xrf 1425 -attr oid 37 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#100.itm}
load net {exs#7.itm(0)} -attr vt d
load net {exs#7.itm(1)} -attr vt d
load netBundle {exs#7.itm} 2 {exs#7.itm(0)} {exs#7.itm(1)} -attr xrf 1426 -attr oid 38 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/exs#7.itm}
load net {conc#31.itm(0)} -attr vt d
load net {conc#31.itm(1)} -attr vt d
load net {conc#31.itm(2)} -attr vt d
load net {conc#31.itm(3)} -attr vt d
load net {conc#31.itm(4)} -attr vt d
load net {conc#31.itm(5)} -attr vt d
load net {conc#31.itm(6)} -attr vt d
load net {conc#31.itm(7)} -attr vt d
load netBundle {conc#31.itm} 8 {conc#31.itm(0)} {conc#31.itm(1)} {conc#31.itm(2)} {conc#31.itm(3)} {conc#31.itm(4)} {conc#31.itm(5)} {conc#31.itm(6)} {conc#31.itm(7)} -attr xrf 1427 -attr oid 39 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#31.itm}
load net {slc#17.itm(0)} -attr vt d
load net {slc#17.itm(1)} -attr vt d
load net {slc#17.itm(2)} -attr vt d
load net {slc#17.itm(3)} -attr vt d
load net {slc#17.itm(4)} -attr vt d
load net {slc#17.itm(5)} -attr vt d
load net {slc#17.itm(6)} -attr vt d
load netBundle {slc#17.itm} 7 {slc#17.itm(0)} {slc#17.itm(1)} {slc#17.itm(2)} {slc#17.itm(3)} {slc#17.itm(4)} {slc#17.itm(5)} {slc#17.itm(6)} -attr xrf 1428 -attr oid 40 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#17.itm}
load net {acc#19.itm(0)} -attr vt d
load net {acc#19.itm(1)} -attr vt d
load net {acc#19.itm(2)} -attr vt d
load net {acc#19.itm(3)} -attr vt d
load net {acc#19.itm(4)} -attr vt d
load net {acc#19.itm(5)} -attr vt d
load net {acc#19.itm(6)} -attr vt d
load net {acc#19.itm(7)} -attr vt d
load netBundle {acc#19.itm} 8 {acc#19.itm(0)} {acc#19.itm(1)} {acc#19.itm(2)} {acc#19.itm(3)} {acc#19.itm(4)} {acc#19.itm(5)} {acc#19.itm(6)} {acc#19.itm(7)} -attr xrf 1429 -attr oid 41 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#19.itm}
load net {conc#101.itm(0)} -attr vt d
load net {conc#101.itm(1)} -attr vt d
load net {conc#101.itm(2)} -attr vt d
load net {conc#101.itm(3)} -attr vt d
load net {conc#101.itm(4)} -attr vt d
load net {conc#101.itm(5)} -attr vt d
load net {conc#101.itm(6)} -attr vt d
load netBundle {conc#101.itm} 7 {conc#101.itm(0)} {conc#101.itm(1)} {conc#101.itm(2)} {conc#101.itm(3)} {conc#101.itm(4)} {conc#101.itm(5)} {conc#101.itm(6)} -attr xrf 1430 -attr oid 42 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#101.itm}
load net {exs#10.itm(0)} -attr vt d
load net {exs#10.itm(1)} -attr vt d
load netBundle {exs#10.itm} 2 {exs#10.itm(0)} {exs#10.itm(1)} -attr xrf 1431 -attr oid 43 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/exs#10.itm}
load net {conc#102.itm(0)} -attr vt d
load net {conc#102.itm(1)} -attr vt d
load net {conc#102.itm(2)} -attr vt d
load net {conc#102.itm(3)} -attr vt d
load net {conc#102.itm(4)} -attr vt d
load net {conc#102.itm(5)} -attr vt d
load netBundle {conc#102.itm} 6 {conc#102.itm(0)} {conc#102.itm(1)} {conc#102.itm(2)} {conc#102.itm(3)} {conc#102.itm(4)} {conc#102.itm(5)} -attr xrf 1432 -attr oid 44 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#102.itm}
load net {slc#16.itm(0)} -attr vt d
load net {slc#16.itm(1)} -attr vt d
load net {slc#16.itm(2)} -attr vt d
load net {slc#16.itm(3)} -attr vt d
load net {slc#16.itm(4)} -attr vt d
load net {slc#16.itm(5)} -attr vt d
load netBundle {slc#16.itm} 6 {slc#16.itm(0)} {slc#16.itm(1)} {slc#16.itm(2)} {slc#16.itm(3)} {slc#16.itm(4)} {slc#16.itm(5)} -attr xrf 1433 -attr oid 45 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#16.itm}
load net {acc#18.itm(0)} -attr vt d
load net {acc#18.itm(1)} -attr vt d
load net {acc#18.itm(2)} -attr vt d
load net {acc#18.itm(3)} -attr vt d
load net {acc#18.itm(4)} -attr vt d
load net {acc#18.itm(5)} -attr vt d
load net {acc#18.itm(6)} -attr vt d
load netBundle {acc#18.itm} 7 {acc#18.itm(0)} {acc#18.itm(1)} {acc#18.itm(2)} {acc#18.itm(3)} {acc#18.itm(4)} {acc#18.itm(5)} {acc#18.itm(6)} -attr xrf 1434 -attr oid 46 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#18.itm}
load net {conc#103.itm(0)} -attr vt d
load net {conc#103.itm(1)} -attr vt d
load net {conc#103.itm(2)} -attr vt d
load net {conc#103.itm(3)} -attr vt d
load net {conc#103.itm(4)} -attr vt d
load netBundle {conc#103.itm} 5 {conc#103.itm(0)} {conc#103.itm(1)} {conc#103.itm(2)} {conc#103.itm(3)} {conc#103.itm(4)} -attr xrf 1435 -attr oid 47 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#103.itm}
load net {slc#15.itm(0)} -attr vt d
load net {slc#15.itm(1)} -attr vt d
load net {slc#15.itm(2)} -attr vt d
load net {slc#15.itm(3)} -attr vt d
load netBundle {slc#15.itm} 4 {slc#15.itm(0)} {slc#15.itm(1)} {slc#15.itm(2)} {slc#15.itm(3)} -attr xrf 1436 -attr oid 48 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#15.itm}
load net {acc#17.itm(0)} -attr vt d
load net {acc#17.itm(1)} -attr vt d
load net {acc#17.itm(2)} -attr vt d
load net {acc#17.itm(3)} -attr vt d
load net {acc#17.itm(4)} -attr vt d
load netBundle {acc#17.itm} 5 {acc#17.itm(0)} {acc#17.itm(1)} {acc#17.itm(2)} {acc#17.itm(3)} {acc#17.itm(4)} -attr xrf 1437 -attr oid 49 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#17.itm}
load net {conc#104.itm(0)} -attr vt d
load net {conc#104.itm(1)} -attr vt d
load net {conc#104.itm(2)} -attr vt d
load net {conc#104.itm(3)} -attr vt d
load net {conc#104.itm(4)} -attr vt d
load netBundle {conc#104.itm} 5 {conc#104.itm(0)} {conc#104.itm(1)} {conc#104.itm(2)} {conc#104.itm(3)} {conc#104.itm(4)} -attr xrf 1438 -attr oid 50 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#104.itm}
load net {slc(acc.idiv.sva).itm(0)} -attr vt d
load net {slc(acc.idiv.sva).itm(1)} -attr vt d
load netBundle {slc(acc.idiv.sva).itm} 2 {slc(acc.idiv.sva).itm(0)} {slc(acc.idiv.sva).itm(1)} -attr xrf 1439 -attr oid 51 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(acc.idiv.sva).itm}
load net {conc#105.itm(0)} -attr vt d
load net {conc#105.itm(1)} -attr vt d
load net {conc#105.itm(2)} -attr vt d
load net {conc#105.itm(3)} -attr vt d
load netBundle {conc#105.itm} 4 {conc#105.itm(0)} {conc#105.itm(1)} {conc#105.itm(2)} {conc#105.itm(3)} -attr xrf 1440 -attr oid 52 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#105.itm}
load net {conc#106.itm(0)} -attr vt d
load net {conc#106.itm(1)} -attr vt d
load net {conc#106.itm(2)} -attr vt d
load net {conc#106.itm(3)} -attr vt d
load net {conc#106.itm(4)} -attr vt d
load netBundle {conc#106.itm} 5 {conc#106.itm(0)} {conc#106.itm(1)} {conc#106.itm(2)} {conc#106.itm(3)} {conc#106.itm(4)} -attr xrf 1441 -attr oid 53 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#106.itm}
load net {exs#12.itm(0)} -attr vt d
load net {exs#12.itm(1)} -attr vt d
load netBundle {exs#12.itm} 2 {exs#12.itm(0)} {exs#12.itm(1)} -attr xrf 1442 -attr oid 54 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/exs#12.itm}
load net {conc#107.itm(0)} -attr vt d
load net {conc#107.itm(1)} -attr vt d
load net {conc#107.itm(2)} -attr vt d
load netBundle {conc#107.itm} 3 {conc#107.itm(0)} {conc#107.itm(1)} {conc#107.itm(2)} -attr xrf 1443 -attr oid 55 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#107.itm}
load net {conc#40.itm(0)} -attr vt d
load net {conc#40.itm(1)} -attr vt d
load netBundle {conc#40.itm} 2 {conc#40.itm(0)} {conc#40.itm(1)} -attr xrf 1444 -attr oid 56 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#40.itm}
load net {conc#108.itm(0)} -attr vt d
load net {conc#108.itm(1)} -attr vt d
load net {conc#108.itm(2)} -attr vt d
load net {conc#108.itm(3)} -attr vt d
load net {conc#108.itm(4)} -attr vt d
load net {conc#108.itm(5)} -attr vt d
load net {conc#108.itm(6)} -attr vt d
load net {conc#108.itm(7)} -attr vt d
load net {conc#108.itm(8)} -attr vt d
load net {conc#108.itm(9)} -attr vt d
load net {conc#108.itm(10)} -attr vt d
load net {conc#108.itm(11)} -attr vt d
load netBundle {conc#108.itm} 12 {conc#108.itm(0)} {conc#108.itm(1)} {conc#108.itm(2)} {conc#108.itm(3)} {conc#108.itm(4)} {conc#108.itm(5)} {conc#108.itm(6)} {conc#108.itm(7)} {conc#108.itm(8)} {conc#108.itm(9)} {conc#108.itm(10)} {conc#108.itm(11)} -attr xrf 1445 -attr oid 57 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#108.itm}
load net {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(0)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(1)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(2)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(3)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(4)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(5)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(6)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(7)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(8)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(9)} -attr vt d
load netBundle {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm} 10 {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(0)} {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(1)} {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(2)} {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(3)} {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(4)} {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(5)} {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(6)} {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(7)} {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(8)} {slc(vga_xy:rsc:mgc_in_wire.d)#2.itm(9)} -attr xrf 1446 -attr oid 58 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(vga_xy:rsc:mgc_in_wire.d)#2.itm}
load net {conc#109.itm(0)} -attr vt d
load net {conc#109.itm(1)} -attr vt d
load net {conc#109.itm(2)} -attr vt d
load net {conc#109.itm(3)} -attr vt d
load net {conc#109.itm(4)} -attr vt d
load net {conc#109.itm(5)} -attr vt d
load net {conc#109.itm(6)} -attr vt d
load net {conc#109.itm(7)} -attr vt d
load net {conc#109.itm(8)} -attr vt d
load net {conc#109.itm(9)} -attr vt d
load net {conc#109.itm(10)} -attr vt d
load netBundle {conc#109.itm} 11 {conc#109.itm(0)} {conc#109.itm(1)} {conc#109.itm(2)} {conc#109.itm(3)} {conc#109.itm(4)} {conc#109.itm(5)} {conc#109.itm(6)} {conc#109.itm(7)} {conc#109.itm(8)} {conc#109.itm(9)} {conc#109.itm(10)} -attr xrf 1447 -attr oid 59 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#109.itm}
load net {check_region:aif#1:aif:not#1.itm(0)} -attr vt d
load net {check_region:aif#1:aif:not#1.itm(1)} -attr vt d
load net {check_region:aif#1:aif:not#1.itm(2)} -attr vt d
load net {check_region:aif#1:aif:not#1.itm(3)} -attr vt d
load net {check_region:aif#1:aif:not#1.itm(4)} -attr vt d
load net {check_region:aif#1:aif:not#1.itm(5)} -attr vt d
load net {check_region:aif#1:aif:not#1.itm(6)} -attr vt d
load net {check_region:aif#1:aif:not#1.itm(7)} -attr vt d
load net {check_region:aif#1:aif:not#1.itm(8)} -attr vt d
load net {check_region:aif#1:aif:not#1.itm(9)} -attr vt d
load netBundle {check_region:aif#1:aif:not#1.itm} 10 {check_region:aif#1:aif:not#1.itm(0)} {check_region:aif#1:aif:not#1.itm(1)} {check_region:aif#1:aif:not#1.itm(2)} {check_region:aif#1:aif:not#1.itm(3)} {check_region:aif#1:aif:not#1.itm(4)} {check_region:aif#1:aif:not#1.itm(5)} {check_region:aif#1:aif:not#1.itm(6)} {check_region:aif#1:aif:not#1.itm(7)} {check_region:aif#1:aif:not#1.itm(8)} {check_region:aif#1:aif:not#1.itm(9)} -attr xrf 1448 -attr oid 60 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:aif#1:aif:not#1.itm}
load net {conc#110.itm(0)} -attr vt d
load net {conc#110.itm(1)} -attr vt d
load net {conc#110.itm(2)} -attr vt d
load net {conc#110.itm(3)} -attr vt d
load net {conc#110.itm(4)} -attr vt d
load net {conc#110.itm(5)} -attr vt d
load net {conc#110.itm(6)} -attr vt d
load net {conc#110.itm(7)} -attr vt d
load net {conc#110.itm(8)} -attr vt d
load net {conc#110.itm(9)} -attr vt d
load net {conc#110.itm(10)} -attr vt d
load net {conc#110.itm(11)} -attr vt d
load netBundle {conc#110.itm} 12 {conc#110.itm(0)} {conc#110.itm(1)} {conc#110.itm(2)} {conc#110.itm(3)} {conc#110.itm(4)} {conc#110.itm(5)} {conc#110.itm(6)} {conc#110.itm(7)} {conc#110.itm(8)} {conc#110.itm(9)} {conc#110.itm(10)} {conc#110.itm(11)} -attr xrf 1449 -attr oid 61 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#110.itm}
load net {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(0)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(1)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(2)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(3)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(4)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(5)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(6)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(7)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(8)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(9)} -attr vt d
load netBundle {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm} 10 {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(0)} {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(1)} {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(2)} {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(3)} {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(4)} {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(5)} {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(6)} {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(7)} {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(8)} {slc(vga_xy:rsc:mgc_in_wire.d)#3.itm(9)} -attr xrf 1450 -attr oid 62 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(vga_xy:rsc:mgc_in_wire.d)#3.itm}
load net {conc#111.itm(0)} -attr vt d
load net {conc#111.itm(1)} -attr vt d
load net {conc#111.itm(2)} -attr vt d
load net {conc#111.itm(3)} -attr vt d
load net {conc#111.itm(4)} -attr vt d
load net {conc#111.itm(5)} -attr vt d
load net {conc#111.itm(6)} -attr vt d
load net {conc#111.itm(7)} -attr vt d
load net {conc#111.itm(8)} -attr vt d
load net {conc#111.itm(9)} -attr vt d
load net {conc#111.itm(10)} -attr vt d
load netBundle {conc#111.itm} 11 {conc#111.itm(0)} {conc#111.itm(1)} {conc#111.itm(2)} {conc#111.itm(3)} {conc#111.itm(4)} {conc#111.itm(5)} {conc#111.itm(6)} {conc#111.itm(7)} {conc#111.itm(8)} {conc#111.itm(9)} {conc#111.itm(10)} -attr xrf 1451 -attr oid 63 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#111.itm}
load net {check_region:aif:not#1.itm(0)} -attr vt d
load net {check_region:aif:not#1.itm(1)} -attr vt d
load net {check_region:aif:not#1.itm(2)} -attr vt d
load net {check_region:aif:not#1.itm(3)} -attr vt d
load net {check_region:aif:not#1.itm(4)} -attr vt d
load net {check_region:aif:not#1.itm(5)} -attr vt d
load net {check_region:aif:not#1.itm(6)} -attr vt d
load net {check_region:aif:not#1.itm(7)} -attr vt d
load net {check_region:aif:not#1.itm(8)} -attr vt d
load net {check_region:aif:not#1.itm(9)} -attr vt d
load netBundle {check_region:aif:not#1.itm} 10 {check_region:aif:not#1.itm(0)} {check_region:aif:not#1.itm(1)} {check_region:aif:not#1.itm(2)} {check_region:aif:not#1.itm(3)} {check_region:aif:not#1.itm(4)} {check_region:aif:not#1.itm(5)} {check_region:aif:not#1.itm(6)} {check_region:aif:not#1.itm(7)} {check_region:aif:not#1.itm(8)} {check_region:aif:not#1.itm(9)} -attr xrf 1452 -attr oid 64 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:aif:not#1.itm}
load net {if#1:slc.itm(0)} -attr vt d
load net {if#1:slc.itm(1)} -attr vt d
load net {if#1:slc.itm(2)} -attr vt d
load net {if#1:slc.itm(3)} -attr vt d
load net {if#1:slc.itm(4)} -attr vt d
load net {if#1:slc.itm(5)} -attr vt d
load net {if#1:slc.itm(6)} -attr vt d
load net {if#1:slc.itm(7)} -attr vt d
load net {if#1:slc.itm(8)} -attr vt d
load net {if#1:slc.itm(9)} -attr vt d
load net {if#1:slc.itm(10)} -attr vt d
load netBundle {if#1:slc.itm} 11 {if#1:slc.itm(0)} {if#1:slc.itm(1)} {if#1:slc.itm(2)} {if#1:slc.itm(3)} {if#1:slc.itm(4)} {if#1:slc.itm(5)} {if#1:slc.itm(6)} {if#1:slc.itm(7)} {if#1:slc.itm(8)} {if#1:slc.itm(9)} {if#1:slc.itm(10)} -attr xrf 1453 -attr oid 65 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:slc.itm}
load net {if#1:acc#2.itm(0)} -attr vt d
load net {if#1:acc#2.itm(1)} -attr vt d
load net {if#1:acc#2.itm(2)} -attr vt d
load net {if#1:acc#2.itm(3)} -attr vt d
load net {if#1:acc#2.itm(4)} -attr vt d
load net {if#1:acc#2.itm(5)} -attr vt d
load net {if#1:acc#2.itm(6)} -attr vt d
load net {if#1:acc#2.itm(7)} -attr vt d
load net {if#1:acc#2.itm(8)} -attr vt d
load net {if#1:acc#2.itm(9)} -attr vt d
load net {if#1:acc#2.itm(10)} -attr vt d
load net {if#1:acc#2.itm(11)} -attr vt d
load netBundle {if#1:acc#2.itm} 12 {if#1:acc#2.itm(0)} {if#1:acc#2.itm(1)} {if#1:acc#2.itm(2)} {if#1:acc#2.itm(3)} {if#1:acc#2.itm(4)} {if#1:acc#2.itm(5)} {if#1:acc#2.itm(6)} {if#1:acc#2.itm(7)} {if#1:acc#2.itm(8)} {if#1:acc#2.itm(9)} {if#1:acc#2.itm(10)} {if#1:acc#2.itm(11)} -attr xrf 1454 -attr oid 66 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#2.itm}
load net {conc#112.itm(0)} -attr vt d
load net {conc#112.itm(1)} -attr vt d
load net {conc#112.itm(2)} -attr vt d
load net {conc#112.itm(3)} -attr vt d
load net {conc#112.itm(4)} -attr vt d
load net {conc#112.itm(5)} -attr vt d
load net {conc#112.itm(6)} -attr vt d
load net {conc#112.itm(7)} -attr vt d
load net {conc#112.itm(8)} -attr vt d
load net {conc#112.itm(9)} -attr vt d
load net {conc#112.itm(10)} -attr vt d
load netBundle {conc#112.itm} 11 {conc#112.itm(0)} {conc#112.itm(1)} {conc#112.itm(2)} {conc#112.itm(3)} {conc#112.itm(4)} {conc#112.itm(5)} {conc#112.itm(6)} {conc#112.itm(7)} {conc#112.itm(8)} {conc#112.itm(9)} {conc#112.itm(10)} -attr xrf 1455 -attr oid 67 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#112.itm}
load net {conc#113.itm(0)} -attr vt d
load net {conc#113.itm(1)} -attr vt d
load net {conc#113.itm(2)} -attr vt d
load net {conc#113.itm(3)} -attr vt d
load net {conc#113.itm(4)} -attr vt d
load net {conc#113.itm(5)} -attr vt d
load net {conc#113.itm(6)} -attr vt d
load net {conc#113.itm(7)} -attr vt d
load net {conc#113.itm(8)} -attr vt d
load net {conc#113.itm(9)} -attr vt d
load net {conc#113.itm(10)} -attr vt d
load netBundle {conc#113.itm} 11 {conc#113.itm(0)} {conc#113.itm(1)} {conc#113.itm(2)} {conc#113.itm(3)} {conc#113.itm(4)} {conc#113.itm(5)} {conc#113.itm(6)} {conc#113.itm(7)} {conc#113.itm(8)} {conc#113.itm(9)} {conc#113.itm(10)} -attr xrf 1456 -attr oid 68 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#113.itm}
load net {vga_x:not.itm(0)} -attr vt d
load net {vga_x:not.itm(1)} -attr vt d
load net {vga_x:not.itm(2)} -attr vt d
load net {vga_x:not.itm(3)} -attr vt d
load net {vga_x:not.itm(4)} -attr vt d
load net {vga_x:not.itm(5)} -attr vt d
load net {vga_x:not.itm(6)} -attr vt d
load net {vga_x:not.itm(7)} -attr vt d
load net {vga_x:not.itm(8)} -attr vt d
load net {vga_x:not.itm(9)} -attr vt d
load netBundle {vga_x:not.itm} 10 {vga_x:not.itm(0)} {vga_x:not.itm(1)} {vga_x:not.itm(2)} {vga_x:not.itm(3)} {vga_x:not.itm(4)} {vga_x:not.itm(5)} {vga_x:not.itm(6)} {vga_x:not.itm(7)} {vga_x:not.itm(8)} {vga_x:not.itm(9)} -attr xrf 1457 -attr oid 69 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/vga_x:not.itm}
load net {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(0)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(1)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(2)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(3)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(4)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(5)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(6)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(7)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(8)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(9)} -attr vt d
load netBundle {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm} 10 {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(0)} {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(1)} {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(2)} {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(3)} {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(4)} {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(5)} {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(6)} {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(7)} {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(8)} {slc(vga_xy:rsc:mgc_in_wire.d)#1.itm(9)} -attr xrf 1458 -attr oid 70 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(vga_xy:rsc:mgc_in_wire.d)#1.itm}
load net {conc#114.itm(0)} -attr vt d
load net {conc#114.itm(1)} -attr vt d
load net {conc#114.itm(2)} -attr vt d
load net {conc#114.itm(3)} -attr vt d
load net {conc#114.itm(4)} -attr vt d
load net {conc#114.itm(5)} -attr vt d
load net {conc#114.itm(6)} -attr vt d
load net {conc#114.itm(7)} -attr vt d
load net {conc#114.itm(8)} -attr vt d
load net {conc#114.itm(9)} -attr vt d
load net {conc#114.itm(10)} -attr vt d
load netBundle {conc#114.itm} 11 {conc#114.itm(0)} {conc#114.itm(1)} {conc#114.itm(2)} {conc#114.itm(3)} {conc#114.itm(4)} {conc#114.itm(5)} {conc#114.itm(6)} {conc#114.itm(7)} {conc#114.itm(8)} {conc#114.itm(9)} {conc#114.itm(10)} -attr xrf 1459 -attr oid 71 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#114.itm}
load net {acc#16.itm(0)} -attr vt d
load net {acc#16.itm(1)} -attr vt d
load netBundle {acc#16.itm} 2 {acc#16.itm(0)} {acc#16.itm(1)} -attr xrf 1460 -attr oid 72 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#16.itm}
load net {acc#15.itm(0)} -attr vt d
load net {acc#15.itm(1)} -attr vt d
load netBundle {acc#15.itm} 2 {acc#15.itm(0)} {acc#15.itm(1)} -attr xrf 1461 -attr oid 73 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#15.itm}
load net {slc#14.itm(0)} -attr vt d
load net {slc#14.itm(1)} -attr vt d
load net {slc#14.itm(2)} -attr vt d
load net {slc#14.itm(3)} -attr vt d
load netBundle {slc#14.itm} 4 {slc#14.itm(0)} {slc#14.itm(1)} {slc#14.itm(2)} {slc#14.itm(3)} -attr xrf 1462 -attr oid 74 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#14.itm}
load net {acc#14.itm(0)} -attr vt d
load net {acc#14.itm(1)} -attr vt d
load net {acc#14.itm(2)} -attr vt d
load net {acc#14.itm(3)} -attr vt d
load net {acc#14.itm(4)} -attr vt d
load netBundle {acc#14.itm} 5 {acc#14.itm(0)} {acc#14.itm(1)} {acc#14.itm(2)} {acc#14.itm(3)} {acc#14.itm(4)} -attr xrf 1463 -attr oid 75 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#14.itm}
load net {conc#115.itm(0)} -attr vt d
load net {conc#115.itm(1)} -attr vt d
load net {conc#115.itm(2)} -attr vt d
load net {conc#115.itm(3)} -attr vt d
load netBundle {conc#115.itm} 4 {conc#115.itm(0)} {conc#115.itm(1)} {conc#115.itm(2)} {conc#115.itm(3)} -attr xrf 1464 -attr oid 76 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#115.itm}
load net {slc#13.itm(0)} -attr vt d
load net {slc#13.itm(1)} -attr vt d
load net {slc#13.itm(2)} -attr vt d
load netBundle {slc#13.itm} 3 {slc#13.itm(0)} {slc#13.itm(1)} {slc#13.itm(2)} -attr xrf 1465 -attr oid 77 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#13.itm}
load net {acc#13.itm(0)} -attr vt d
load net {acc#13.itm(1)} -attr vt d
load net {acc#13.itm(2)} -attr vt d
load net {acc#13.itm(3)} -attr vt d
load netBundle {acc#13.itm} 4 {acc#13.itm(0)} {acc#13.itm(1)} {acc#13.itm(2)} {acc#13.itm(3)} -attr xrf 1466 -attr oid 78 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#13.itm}
load net {conc#116.itm(0)} -attr vt d
load net {conc#116.itm(1)} -attr vt d
load net {conc#116.itm(2)} -attr vt d
load netBundle {conc#116.itm} 3 {conc#116.itm(0)} {conc#116.itm(1)} {conc#116.itm(2)} -attr xrf 1467 -attr oid 79 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#116.itm}
load net {slc#11.itm(0)} -attr vt d
load net {slc#11.itm(1)} -attr vt d
load netBundle {slc#11.itm} 2 {slc#11.itm(0)} {slc#11.itm(1)} -attr xrf 1468 -attr oid 80 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#11.itm}
load net {acc#11.itm(0)} -attr vt d
load net {acc#11.itm(1)} -attr vt d
load net {acc#11.itm(2)} -attr vt d
load netBundle {acc#11.itm} 3 {acc#11.itm(0)} {acc#11.itm(1)} {acc#11.itm(2)} -attr xrf 1469 -attr oid 81 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#11.itm}
load net {conc#117.itm(0)} -attr vt d
load net {conc#117.itm(1)} -attr vt d
load netBundle {conc#117.itm} 2 {conc#117.itm(0)} {conc#117.itm(1)} -attr xrf 1470 -attr oid 82 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#117.itm}
load net {conc#14.itm(0)} -attr vt d
load net {conc#14.itm(1)} -attr vt d
load netBundle {conc#14.itm} 2 {conc#14.itm(0)} {conc#14.itm(1)} -attr xrf 1471 -attr oid 83 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#14.itm}
load net {conc#18.itm(0)} -attr vt d
load net {conc#18.itm(1)} -attr vt d
load net {conc#18.itm(2)} -attr vt d
load netBundle {conc#18.itm} 3 {conc#18.itm(0)} {conc#18.itm(1)} {conc#18.itm(2)} -attr xrf 1472 -attr oid 84 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#18.itm}
load net {slc#10.itm(0)} -attr vt d
load net {slc#10.itm(1)} -attr vt d
load netBundle {slc#10.itm} 2 {slc#10.itm(0)} {slc#10.itm(1)} -attr xrf 1473 -attr oid 85 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#10.itm}
load net {acc#10.itm(0)} -attr vt d
load net {acc#10.itm(1)} -attr vt d
load net {acc#10.itm(2)} -attr vt d
load netBundle {acc#10.itm} 3 {acc#10.itm(0)} {acc#10.itm(1)} {acc#10.itm(2)} -attr xrf 1474 -attr oid 86 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#10.itm}
load net {conc#118.itm(0)} -attr vt d
load net {conc#118.itm(1)} -attr vt d
load netBundle {conc#118.itm} 2 {conc#118.itm(0)} {conc#118.itm(1)} -attr xrf 1475 -attr oid 87 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#118.itm}
load net {conc#12.itm(0)} -attr vt d
load net {conc#12.itm(1)} -attr vt d
load netBundle {conc#12.itm} 2 {conc#12.itm(0)} {conc#12.itm(1)} -attr xrf 1476 -attr oid 88 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#12.itm}
load net {conc#20.itm(0)} -attr vt d
load net {conc#20.itm(1)} -attr vt d
load net {conc#20.itm(2)} -attr vt d
load netBundle {conc#20.itm} 3 {conc#20.itm(0)} {conc#20.itm(1)} {conc#20.itm(2)} -attr xrf 1477 -attr oid 89 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#20.itm}
load net {slc#12.itm(0)} -attr vt d
load net {slc#12.itm(1)} -attr vt d
load netBundle {slc#12.itm} 2 {slc#12.itm(0)} {slc#12.itm(1)} -attr xrf 1478 -attr oid 90 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#12.itm}
load net {acc#12.itm(0)} -attr vt d
load net {acc#12.itm(1)} -attr vt d
load net {acc#12.itm(2)} -attr vt d
load netBundle {acc#12.itm} 3 {acc#12.itm(0)} {acc#12.itm(1)} {acc#12.itm(2)} -attr xrf 1479 -attr oid 91 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#12.itm}
load net {conc#119.itm(0)} -attr vt d
load net {conc#119.itm(1)} -attr vt d
load netBundle {conc#119.itm} 2 {conc#119.itm(0)} {conc#119.itm(1)} -attr xrf 1480 -attr oid 92 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#119.itm}
load net {conc#16.itm(0)} -attr vt d
load net {conc#16.itm(1)} -attr vt d
load netBundle {conc#16.itm} 2 {conc#16.itm(0)} {conc#16.itm(1)} -attr xrf 1481 -attr oid 93 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#16.itm}
load net {conc#120.itm(0)} -attr vt d
load net {conc#120.itm(1)} -attr vt d
load net {conc#120.itm(2)} -attr vt d
load net {conc#120.itm(3)} -attr vt d
load netBundle {conc#120.itm} 4 {conc#120.itm(0)} {conc#120.itm(1)} {conc#120.itm(2)} {conc#120.itm(3)} -attr xrf 1482 -attr oid 94 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#120.itm}
load net {acc#9.itm(0)} -attr vt d
load net {acc#9.itm(1)} -attr vt d
load net {acc#9.itm(2)} -attr vt d
load net {acc#9.itm(3)} -attr vt d
load net {acc#9.itm(4)} -attr vt d
load net {acc#9.itm(5)} -attr vt d
load net {acc#9.itm(6)} -attr vt d
load net {acc#9.itm(7)} -attr vt d
load net {acc#9.itm(8)} -attr vt d
load net {acc#9.itm(9)} -attr vt d
load net {acc#9.itm(10)} -attr vt d
load netBundle {acc#9.itm} 11 {acc#9.itm(0)} {acc#9.itm(1)} {acc#9.itm(2)} {acc#9.itm(3)} {acc#9.itm(4)} {acc#9.itm(5)} {acc#9.itm(6)} {acc#9.itm(7)} {acc#9.itm(8)} {acc#9.itm(9)} {acc#9.itm(10)} -attr xrf 1483 -attr oid 95 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#9.itm}
load net {slc(video_in:rsc:mgc_in_wire.d).itm(0)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d).itm(1)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d).itm(2)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d).itm(3)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d).itm(4)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d).itm(5)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d).itm(6)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d).itm(7)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d).itm(8)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d).itm(9)} -attr vt d
load netBundle {slc(video_in:rsc:mgc_in_wire.d).itm} 10 {slc(video_in:rsc:mgc_in_wire.d).itm(0)} {slc(video_in:rsc:mgc_in_wire.d).itm(1)} {slc(video_in:rsc:mgc_in_wire.d).itm(2)} {slc(video_in:rsc:mgc_in_wire.d).itm(3)} {slc(video_in:rsc:mgc_in_wire.d).itm(4)} {slc(video_in:rsc:mgc_in_wire.d).itm(5)} {slc(video_in:rsc:mgc_in_wire.d).itm(6)} {slc(video_in:rsc:mgc_in_wire.d).itm(7)} {slc(video_in:rsc:mgc_in_wire.d).itm(8)} {slc(video_in:rsc:mgc_in_wire.d).itm(9)} -attr xrf 1484 -attr oid 96 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(video_in:rsc:mgc_in_wire.d).itm}
load net {slc(video_in:rsc:mgc_in_wire.d)#1.itm(0)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#1.itm(1)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#1.itm(2)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#1.itm(3)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#1.itm(4)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#1.itm(5)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#1.itm(6)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#1.itm(7)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#1.itm(8)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#1.itm(9)} -attr vt d
load netBundle {slc(video_in:rsc:mgc_in_wire.d)#1.itm} 10 {slc(video_in:rsc:mgc_in_wire.d)#1.itm(0)} {slc(video_in:rsc:mgc_in_wire.d)#1.itm(1)} {slc(video_in:rsc:mgc_in_wire.d)#1.itm(2)} {slc(video_in:rsc:mgc_in_wire.d)#1.itm(3)} {slc(video_in:rsc:mgc_in_wire.d)#1.itm(4)} {slc(video_in:rsc:mgc_in_wire.d)#1.itm(5)} {slc(video_in:rsc:mgc_in_wire.d)#1.itm(6)} {slc(video_in:rsc:mgc_in_wire.d)#1.itm(7)} {slc(video_in:rsc:mgc_in_wire.d)#1.itm(8)} {slc(video_in:rsc:mgc_in_wire.d)#1.itm(9)} -attr xrf 1485 -attr oid 97 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(video_in:rsc:mgc_in_wire.d)#1.itm}
load net {slc(video_in:rsc:mgc_in_wire.d)#2.itm(0)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#2.itm(1)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#2.itm(2)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#2.itm(3)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#2.itm(4)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#2.itm(5)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#2.itm(6)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#2.itm(7)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#2.itm(8)} -attr vt d
load net {slc(video_in:rsc:mgc_in_wire.d)#2.itm(9)} -attr vt d
load netBundle {slc(video_in:rsc:mgc_in_wire.d)#2.itm} 10 {slc(video_in:rsc:mgc_in_wire.d)#2.itm(0)} {slc(video_in:rsc:mgc_in_wire.d)#2.itm(1)} {slc(video_in:rsc:mgc_in_wire.d)#2.itm(2)} {slc(video_in:rsc:mgc_in_wire.d)#2.itm(3)} {slc(video_in:rsc:mgc_in_wire.d)#2.itm(4)} {slc(video_in:rsc:mgc_in_wire.d)#2.itm(5)} {slc(video_in:rsc:mgc_in_wire.d)#2.itm(6)} {slc(video_in:rsc:mgc_in_wire.d)#2.itm(7)} {slc(video_in:rsc:mgc_in_wire.d)#2.itm(8)} {slc(video_in:rsc:mgc_in_wire.d)#2.itm(9)} -attr xrf 1486 -attr oid 98 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(video_in:rsc:mgc_in_wire.d)#2.itm}
load net {if#1:slc#2.itm(0)} -attr vt d
load net {if#1:slc#2.itm(1)} -attr vt d
load net {if#1:slc#2.itm(2)} -attr vt d
load net {if#1:slc#2.itm(3)} -attr vt d
load net {if#1:slc#2.itm(4)} -attr vt d
load net {if#1:slc#2.itm(5)} -attr vt d
load net {if#1:slc#2.itm(6)} -attr vt d
load net {if#1:slc#2.itm(7)} -attr vt d
load net {if#1:slc#2.itm(8)} -attr vt d
load net {if#1:slc#2.itm(9)} -attr vt d
load net {if#1:slc#2.itm(10)} -attr vt d
load netBundle {if#1:slc#2.itm} 11 {if#1:slc#2.itm(0)} {if#1:slc#2.itm(1)} {if#1:slc#2.itm(2)} {if#1:slc#2.itm(3)} {if#1:slc#2.itm(4)} {if#1:slc#2.itm(5)} {if#1:slc#2.itm(6)} {if#1:slc#2.itm(7)} {if#1:slc#2.itm(8)} {if#1:slc#2.itm(9)} {if#1:slc#2.itm(10)} -attr xrf 1487 -attr oid 99 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:slc#2.itm}
load net {if#1:acc#4.itm(0)} -attr vt d
load net {if#1:acc#4.itm(1)} -attr vt d
load net {if#1:acc#4.itm(2)} -attr vt d
load net {if#1:acc#4.itm(3)} -attr vt d
load net {if#1:acc#4.itm(4)} -attr vt d
load net {if#1:acc#4.itm(5)} -attr vt d
load net {if#1:acc#4.itm(6)} -attr vt d
load net {if#1:acc#4.itm(7)} -attr vt d
load net {if#1:acc#4.itm(8)} -attr vt d
load net {if#1:acc#4.itm(9)} -attr vt d
load net {if#1:acc#4.itm(10)} -attr vt d
load net {if#1:acc#4.itm(11)} -attr vt d
load netBundle {if#1:acc#4.itm} 12 {if#1:acc#4.itm(0)} {if#1:acc#4.itm(1)} {if#1:acc#4.itm(2)} {if#1:acc#4.itm(3)} {if#1:acc#4.itm(4)} {if#1:acc#4.itm(5)} {if#1:acc#4.itm(6)} {if#1:acc#4.itm(7)} {if#1:acc#4.itm(8)} {if#1:acc#4.itm(9)} {if#1:acc#4.itm(10)} {if#1:acc#4.itm(11)} -attr xrf 1488 -attr oid 100 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#4.itm}
load net {conc#121.itm(0)} -attr vt d
load net {conc#121.itm(1)} -attr vt d
load net {conc#121.itm(2)} -attr vt d
load net {conc#121.itm(3)} -attr vt d
load net {conc#121.itm(4)} -attr vt d
load net {conc#121.itm(5)} -attr vt d
load net {conc#121.itm(6)} -attr vt d
load net {conc#121.itm(7)} -attr vt d
load net {conc#121.itm(8)} -attr vt d
load net {conc#121.itm(9)} -attr vt d
load net {conc#121.itm(10)} -attr vt d
load netBundle {conc#121.itm} 11 {conc#121.itm(0)} {conc#121.itm(1)} {conc#121.itm(2)} {conc#121.itm(3)} {conc#121.itm(4)} {conc#121.itm(5)} {conc#121.itm(6)} {conc#121.itm(7)} {conc#121.itm(8)} {conc#121.itm(9)} {conc#121.itm(10)} -attr xrf 1489 -attr oid 101 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#121.itm}
load net {conc#122.itm(0)} -attr vt d
load net {conc#122.itm(1)} -attr vt d
load net {conc#122.itm(2)} -attr vt d
load net {conc#122.itm(3)} -attr vt d
load net {conc#122.itm(4)} -attr vt d
load net {conc#122.itm(5)} -attr vt d
load net {conc#122.itm(6)} -attr vt d
load net {conc#122.itm(7)} -attr vt d
load net {conc#122.itm(8)} -attr vt d
load net {conc#122.itm(9)} -attr vt d
load net {conc#122.itm(10)} -attr vt d
load netBundle {conc#122.itm} 11 {conc#122.itm(0)} {conc#122.itm(1)} {conc#122.itm(2)} {conc#122.itm(3)} {conc#122.itm(4)} {conc#122.itm(5)} {conc#122.itm(6)} {conc#122.itm(7)} {conc#122.itm(8)} {conc#122.itm(9)} {conc#122.itm(10)} -attr xrf 1490 -attr oid 102 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#122.itm}
load net {vga_y:not#2.itm(0)} -attr vt d
load net {vga_y:not#2.itm(1)} -attr vt d
load net {vga_y:not#2.itm(2)} -attr vt d
load net {vga_y:not#2.itm(3)} -attr vt d
load net {vga_y:not#2.itm(4)} -attr vt d
load net {vga_y:not#2.itm(5)} -attr vt d
load net {vga_y:not#2.itm(6)} -attr vt d
load net {vga_y:not#2.itm(7)} -attr vt d
load net {vga_y:not#2.itm(8)} -attr vt d
load net {vga_y:not#2.itm(9)} -attr vt d
load netBundle {vga_y:not#2.itm} 10 {vga_y:not#2.itm(0)} {vga_y:not#2.itm(1)} {vga_y:not#2.itm(2)} {vga_y:not#2.itm(3)} {vga_y:not#2.itm(4)} {vga_y:not#2.itm(5)} {vga_y:not#2.itm(6)} {vga_y:not#2.itm(7)} {vga_y:not#2.itm(8)} {vga_y:not#2.itm(9)} -attr xrf 1491 -attr oid 103 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/vga_y:not#2.itm}
load net {slc(vga_xy:rsc:mgc_in_wire.d).itm(0)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d).itm(1)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d).itm(2)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d).itm(3)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d).itm(4)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d).itm(5)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d).itm(6)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d).itm(7)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d).itm(8)} -attr vt d
load net {slc(vga_xy:rsc:mgc_in_wire.d).itm(9)} -attr vt d
load netBundle {slc(vga_xy:rsc:mgc_in_wire.d).itm} 10 {slc(vga_xy:rsc:mgc_in_wire.d).itm(0)} {slc(vga_xy:rsc:mgc_in_wire.d).itm(1)} {slc(vga_xy:rsc:mgc_in_wire.d).itm(2)} {slc(vga_xy:rsc:mgc_in_wire.d).itm(3)} {slc(vga_xy:rsc:mgc_in_wire.d).itm(4)} {slc(vga_xy:rsc:mgc_in_wire.d).itm(5)} {slc(vga_xy:rsc:mgc_in_wire.d).itm(6)} {slc(vga_xy:rsc:mgc_in_wire.d).itm(7)} {slc(vga_xy:rsc:mgc_in_wire.d).itm(8)} {slc(vga_xy:rsc:mgc_in_wire.d).itm(9)} -attr xrf 1492 -attr oid 104 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(vga_xy:rsc:mgc_in_wire.d).itm}
load net {conc#123.itm(0)} -attr vt d
load net {conc#123.itm(1)} -attr vt d
load net {conc#123.itm(2)} -attr vt d
load net {conc#123.itm(3)} -attr vt d
load net {conc#123.itm(4)} -attr vt d
load net {conc#123.itm(5)} -attr vt d
load net {conc#123.itm(6)} -attr vt d
load net {conc#123.itm(7)} -attr vt d
load net {conc#123.itm(8)} -attr vt d
load net {conc#123.itm(9)} -attr vt d
load net {conc#123.itm(10)} -attr vt d
load netBundle {conc#123.itm} 11 {conc#123.itm(0)} {conc#123.itm(1)} {conc#123.itm(2)} {conc#123.itm(3)} {conc#123.itm(4)} {conc#123.itm(5)} {conc#123.itm(6)} {conc#123.itm(7)} {conc#123.itm(8)} {conc#123.itm(9)} {conc#123.itm(10)} -attr xrf 1493 -attr oid 105 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#123.itm}
load net {clk} -attr xrf 1494 -attr oid 106
load net {clk} -port {clk} -attr xrf 1495 -attr oid 107
load net {en} -attr xrf 1496 -attr oid 108
load net {en} -port {en} -attr xrf 1497 -attr oid 109
load net {arst_n} -attr xrf 1498 -attr oid 110
load net {arst_n} -port {arst_n} -attr xrf 1499 -attr oid 111
load net {vga_xy:rsc:mgc_in_wire.d(0)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(1)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(2)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(3)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(4)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(5)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(6)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(7)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(8)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(9)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(10)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(11)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(12)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(13)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(14)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(15)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(16)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(17)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(18)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(19)} -attr vt d
load netBundle {vga_xy:rsc:mgc_in_wire.d} 20 {vga_xy:rsc:mgc_in_wire.d(0)} {vga_xy:rsc:mgc_in_wire.d(1)} {vga_xy:rsc:mgc_in_wire.d(2)} {vga_xy:rsc:mgc_in_wire.d(3)} {vga_xy:rsc:mgc_in_wire.d(4)} {vga_xy:rsc:mgc_in_wire.d(5)} {vga_xy:rsc:mgc_in_wire.d(6)} {vga_xy:rsc:mgc_in_wire.d(7)} {vga_xy:rsc:mgc_in_wire.d(8)} {vga_xy:rsc:mgc_in_wire.d(9)} {vga_xy:rsc:mgc_in_wire.d(10)} {vga_xy:rsc:mgc_in_wire.d(11)} {vga_xy:rsc:mgc_in_wire.d(12)} {vga_xy:rsc:mgc_in_wire.d(13)} {vga_xy:rsc:mgc_in_wire.d(14)} {vga_xy:rsc:mgc_in_wire.d(15)} {vga_xy:rsc:mgc_in_wire.d(16)} {vga_xy:rsc:mgc_in_wire.d(17)} {vga_xy:rsc:mgc_in_wire.d(18)} {vga_xy:rsc:mgc_in_wire.d(19)} -attr xrf 1500 -attr oid 112 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d(0)} -port {vga_xy:rsc:mgc_in_wire.d(0)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(1)} -port {vga_xy:rsc:mgc_in_wire.d(1)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(2)} -port {vga_xy:rsc:mgc_in_wire.d(2)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(3)} -port {vga_xy:rsc:mgc_in_wire.d(3)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(4)} -port {vga_xy:rsc:mgc_in_wire.d(4)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(5)} -port {vga_xy:rsc:mgc_in_wire.d(5)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(6)} -port {vga_xy:rsc:mgc_in_wire.d(6)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(7)} -port {vga_xy:rsc:mgc_in_wire.d(7)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(8)} -port {vga_xy:rsc:mgc_in_wire.d(8)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(9)} -port {vga_xy:rsc:mgc_in_wire.d(9)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(10)} -port {vga_xy:rsc:mgc_in_wire.d(10)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(11)} -port {vga_xy:rsc:mgc_in_wire.d(11)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(12)} -port {vga_xy:rsc:mgc_in_wire.d(12)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(13)} -port {vga_xy:rsc:mgc_in_wire.d(13)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(14)} -port {vga_xy:rsc:mgc_in_wire.d(14)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(15)} -port {vga_xy:rsc:mgc_in_wire.d(15)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(16)} -port {vga_xy:rsc:mgc_in_wire.d(16)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(17)} -port {vga_xy:rsc:mgc_in_wire.d(17)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(18)} -port {vga_xy:rsc:mgc_in_wire.d(18)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d(19)} -port {vga_xy:rsc:mgc_in_wire.d(19)} -attr vt d
load netBundle {vga_xy:rsc:mgc_in_wire.d} 20 {vga_xy:rsc:mgc_in_wire.d(0)} {vga_xy:rsc:mgc_in_wire.d(1)} {vga_xy:rsc:mgc_in_wire.d(2)} {vga_xy:rsc:mgc_in_wire.d(3)} {vga_xy:rsc:mgc_in_wire.d(4)} {vga_xy:rsc:mgc_in_wire.d(5)} {vga_xy:rsc:mgc_in_wire.d(6)} {vga_xy:rsc:mgc_in_wire.d(7)} {vga_xy:rsc:mgc_in_wire.d(8)} {vga_xy:rsc:mgc_in_wire.d(9)} {vga_xy:rsc:mgc_in_wire.d(10)} {vga_xy:rsc:mgc_in_wire.d(11)} {vga_xy:rsc:mgc_in_wire.d(12)} {vga_xy:rsc:mgc_in_wire.d(13)} {vga_xy:rsc:mgc_in_wire.d(14)} {vga_xy:rsc:mgc_in_wire.d(15)} {vga_xy:rsc:mgc_in_wire.d(16)} {vga_xy:rsc:mgc_in_wire.d(17)} {vga_xy:rsc:mgc_in_wire.d(18)} {vga_xy:rsc:mgc_in_wire.d(19)} -attr xrf 1501 -attr oid 113 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/vga_xy:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d(0)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d(1)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d(2)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d(3)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d(4)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d(5)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d(6)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d(7)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d(8)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d(9)} -attr vt d
load netBundle {x_top_left:rsc:mgc_in_wire.d} 10 {x_top_left:rsc:mgc_in_wire.d(0)} {x_top_left:rsc:mgc_in_wire.d(1)} {x_top_left:rsc:mgc_in_wire.d(2)} {x_top_left:rsc:mgc_in_wire.d(3)} {x_top_left:rsc:mgc_in_wire.d(4)} {x_top_left:rsc:mgc_in_wire.d(5)} {x_top_left:rsc:mgc_in_wire.d(6)} {x_top_left:rsc:mgc_in_wire.d(7)} {x_top_left:rsc:mgc_in_wire.d(8)} {x_top_left:rsc:mgc_in_wire.d(9)} -attr xrf 1502 -attr oid 114 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d(0)} -port {x_top_left:rsc:mgc_in_wire.d(0)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d(1)} -port {x_top_left:rsc:mgc_in_wire.d(1)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d(2)} -port {x_top_left:rsc:mgc_in_wire.d(2)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d(3)} -port {x_top_left:rsc:mgc_in_wire.d(3)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d(4)} -port {x_top_left:rsc:mgc_in_wire.d(4)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d(5)} -port {x_top_left:rsc:mgc_in_wire.d(5)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d(6)} -port {x_top_left:rsc:mgc_in_wire.d(6)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d(7)} -port {x_top_left:rsc:mgc_in_wire.d(7)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d(8)} -port {x_top_left:rsc:mgc_in_wire.d(8)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d(9)} -port {x_top_left:rsc:mgc_in_wire.d(9)} -attr vt d
load netBundle {x_top_left:rsc:mgc_in_wire.d} 10 {x_top_left:rsc:mgc_in_wire.d(0)} {x_top_left:rsc:mgc_in_wire.d(1)} {x_top_left:rsc:mgc_in_wire.d(2)} {x_top_left:rsc:mgc_in_wire.d(3)} {x_top_left:rsc:mgc_in_wire.d(4)} {x_top_left:rsc:mgc_in_wire.d(5)} {x_top_left:rsc:mgc_in_wire.d(6)} {x_top_left:rsc:mgc_in_wire.d(7)} {x_top_left:rsc:mgc_in_wire.d(8)} {x_top_left:rsc:mgc_in_wire.d(9)} -attr xrf 1503 -attr oid 115 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/x_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d(0)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d(1)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d(2)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d(3)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d(4)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d(5)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d(6)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d(7)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d(8)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d(9)} -attr vt d
load netBundle {y_top_left:rsc:mgc_in_wire.d} 10 {y_top_left:rsc:mgc_in_wire.d(0)} {y_top_left:rsc:mgc_in_wire.d(1)} {y_top_left:rsc:mgc_in_wire.d(2)} {y_top_left:rsc:mgc_in_wire.d(3)} {y_top_left:rsc:mgc_in_wire.d(4)} {y_top_left:rsc:mgc_in_wire.d(5)} {y_top_left:rsc:mgc_in_wire.d(6)} {y_top_left:rsc:mgc_in_wire.d(7)} {y_top_left:rsc:mgc_in_wire.d(8)} {y_top_left:rsc:mgc_in_wire.d(9)} -attr xrf 1504 -attr oid 116 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d(0)} -port {y_top_left:rsc:mgc_in_wire.d(0)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d(1)} -port {y_top_left:rsc:mgc_in_wire.d(1)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d(2)} -port {y_top_left:rsc:mgc_in_wire.d(2)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d(3)} -port {y_top_left:rsc:mgc_in_wire.d(3)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d(4)} -port {y_top_left:rsc:mgc_in_wire.d(4)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d(5)} -port {y_top_left:rsc:mgc_in_wire.d(5)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d(6)} -port {y_top_left:rsc:mgc_in_wire.d(6)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d(7)} -port {y_top_left:rsc:mgc_in_wire.d(7)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d(8)} -port {y_top_left:rsc:mgc_in_wire.d(8)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d(9)} -port {y_top_left:rsc:mgc_in_wire.d(9)} -attr vt d
load netBundle {y_top_left:rsc:mgc_in_wire.d} 10 {y_top_left:rsc:mgc_in_wire.d(0)} {y_top_left:rsc:mgc_in_wire.d(1)} {y_top_left:rsc:mgc_in_wire.d(2)} {y_top_left:rsc:mgc_in_wire.d(3)} {y_top_left:rsc:mgc_in_wire.d(4)} {y_top_left:rsc:mgc_in_wire.d(5)} {y_top_left:rsc:mgc_in_wire.d(6)} {y_top_left:rsc:mgc_in_wire.d(7)} {y_top_left:rsc:mgc_in_wire.d(8)} {y_top_left:rsc:mgc_in_wire.d(9)} -attr xrf 1505 -attr oid 117 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/y_top_left:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d(0)} -attr vt d
load net {width:rsc:mgc_in_wire.d(1)} -attr vt d
load net {width:rsc:mgc_in_wire.d(2)} -attr vt d
load net {width:rsc:mgc_in_wire.d(3)} -attr vt d
load net {width:rsc:mgc_in_wire.d(4)} -attr vt d
load net {width:rsc:mgc_in_wire.d(5)} -attr vt d
load net {width:rsc:mgc_in_wire.d(6)} -attr vt d
load net {width:rsc:mgc_in_wire.d(7)} -attr vt d
load net {width:rsc:mgc_in_wire.d(8)} -attr vt d
load net {width:rsc:mgc_in_wire.d(9)} -attr vt d
load netBundle {width:rsc:mgc_in_wire.d} 10 {width:rsc:mgc_in_wire.d(0)} {width:rsc:mgc_in_wire.d(1)} {width:rsc:mgc_in_wire.d(2)} {width:rsc:mgc_in_wire.d(3)} {width:rsc:mgc_in_wire.d(4)} {width:rsc:mgc_in_wire.d(5)} {width:rsc:mgc_in_wire.d(6)} {width:rsc:mgc_in_wire.d(7)} {width:rsc:mgc_in_wire.d(8)} {width:rsc:mgc_in_wire.d(9)} -attr xrf 1506 -attr oid 118 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d(0)} -port {width:rsc:mgc_in_wire.d(0)} -attr vt d
load net {width:rsc:mgc_in_wire.d(1)} -port {width:rsc:mgc_in_wire.d(1)} -attr vt d
load net {width:rsc:mgc_in_wire.d(2)} -port {width:rsc:mgc_in_wire.d(2)} -attr vt d
load net {width:rsc:mgc_in_wire.d(3)} -port {width:rsc:mgc_in_wire.d(3)} -attr vt d
load net {width:rsc:mgc_in_wire.d(4)} -port {width:rsc:mgc_in_wire.d(4)} -attr vt d
load net {width:rsc:mgc_in_wire.d(5)} -port {width:rsc:mgc_in_wire.d(5)} -attr vt d
load net {width:rsc:mgc_in_wire.d(6)} -port {width:rsc:mgc_in_wire.d(6)} -attr vt d
load net {width:rsc:mgc_in_wire.d(7)} -port {width:rsc:mgc_in_wire.d(7)} -attr vt d
load net {width:rsc:mgc_in_wire.d(8)} -port {width:rsc:mgc_in_wire.d(8)} -attr vt d
load net {width:rsc:mgc_in_wire.d(9)} -port {width:rsc:mgc_in_wire.d(9)} -attr vt d
load netBundle {width:rsc:mgc_in_wire.d} 10 {width:rsc:mgc_in_wire.d(0)} {width:rsc:mgc_in_wire.d(1)} {width:rsc:mgc_in_wire.d(2)} {width:rsc:mgc_in_wire.d(3)} {width:rsc:mgc_in_wire.d(4)} {width:rsc:mgc_in_wire.d(5)} {width:rsc:mgc_in_wire.d(6)} {width:rsc:mgc_in_wire.d(7)} {width:rsc:mgc_in_wire.d(8)} {width:rsc:mgc_in_wire.d(9)} -attr xrf 1507 -attr oid 119 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/width:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d(0)} -attr vt d
load net {height:rsc:mgc_in_wire.d(1)} -attr vt d
load net {height:rsc:mgc_in_wire.d(2)} -attr vt d
load net {height:rsc:mgc_in_wire.d(3)} -attr vt d
load net {height:rsc:mgc_in_wire.d(4)} -attr vt d
load net {height:rsc:mgc_in_wire.d(5)} -attr vt d
load net {height:rsc:mgc_in_wire.d(6)} -attr vt d
load net {height:rsc:mgc_in_wire.d(7)} -attr vt d
load net {height:rsc:mgc_in_wire.d(8)} -attr vt d
load net {height:rsc:mgc_in_wire.d(9)} -attr vt d
load netBundle {height:rsc:mgc_in_wire.d} 10 {height:rsc:mgc_in_wire.d(0)} {height:rsc:mgc_in_wire.d(1)} {height:rsc:mgc_in_wire.d(2)} {height:rsc:mgc_in_wire.d(3)} {height:rsc:mgc_in_wire.d(4)} {height:rsc:mgc_in_wire.d(5)} {height:rsc:mgc_in_wire.d(6)} {height:rsc:mgc_in_wire.d(7)} {height:rsc:mgc_in_wire.d(8)} {height:rsc:mgc_in_wire.d(9)} -attr xrf 1508 -attr oid 120 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d(0)} -port {height:rsc:mgc_in_wire.d(0)} -attr vt d
load net {height:rsc:mgc_in_wire.d(1)} -port {height:rsc:mgc_in_wire.d(1)} -attr vt d
load net {height:rsc:mgc_in_wire.d(2)} -port {height:rsc:mgc_in_wire.d(2)} -attr vt d
load net {height:rsc:mgc_in_wire.d(3)} -port {height:rsc:mgc_in_wire.d(3)} -attr vt d
load net {height:rsc:mgc_in_wire.d(4)} -port {height:rsc:mgc_in_wire.d(4)} -attr vt d
load net {height:rsc:mgc_in_wire.d(5)} -port {height:rsc:mgc_in_wire.d(5)} -attr vt d
load net {height:rsc:mgc_in_wire.d(6)} -port {height:rsc:mgc_in_wire.d(6)} -attr vt d
load net {height:rsc:mgc_in_wire.d(7)} -port {height:rsc:mgc_in_wire.d(7)} -attr vt d
load net {height:rsc:mgc_in_wire.d(8)} -port {height:rsc:mgc_in_wire.d(8)} -attr vt d
load net {height:rsc:mgc_in_wire.d(9)} -port {height:rsc:mgc_in_wire.d(9)} -attr vt d
load netBundle {height:rsc:mgc_in_wire.d} 10 {height:rsc:mgc_in_wire.d(0)} {height:rsc:mgc_in_wire.d(1)} {height:rsc:mgc_in_wire.d(2)} {height:rsc:mgc_in_wire.d(3)} {height:rsc:mgc_in_wire.d(4)} {height:rsc:mgc_in_wire.d(5)} {height:rsc:mgc_in_wire.d(6)} {height:rsc:mgc_in_wire.d(7)} {height:rsc:mgc_in_wire.d(8)} {height:rsc:mgc_in_wire.d(9)} -attr xrf 1509 -attr oid 121 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/height:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d(0)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(1)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(2)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(3)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(4)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(5)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(6)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(7)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(8)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(9)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(10)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(11)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(12)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(13)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(14)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(15)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(16)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(17)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(18)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(19)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(20)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(21)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(22)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(23)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(24)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(25)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(26)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(27)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(28)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(29)} -attr vt d
load netBundle {video_in:rsc:mgc_in_wire.d} 30 {video_in:rsc:mgc_in_wire.d(0)} {video_in:rsc:mgc_in_wire.d(1)} {video_in:rsc:mgc_in_wire.d(2)} {video_in:rsc:mgc_in_wire.d(3)} {video_in:rsc:mgc_in_wire.d(4)} {video_in:rsc:mgc_in_wire.d(5)} {video_in:rsc:mgc_in_wire.d(6)} {video_in:rsc:mgc_in_wire.d(7)} {video_in:rsc:mgc_in_wire.d(8)} {video_in:rsc:mgc_in_wire.d(9)} {video_in:rsc:mgc_in_wire.d(10)} {video_in:rsc:mgc_in_wire.d(11)} {video_in:rsc:mgc_in_wire.d(12)} {video_in:rsc:mgc_in_wire.d(13)} {video_in:rsc:mgc_in_wire.d(14)} {video_in:rsc:mgc_in_wire.d(15)} {video_in:rsc:mgc_in_wire.d(16)} {video_in:rsc:mgc_in_wire.d(17)} {video_in:rsc:mgc_in_wire.d(18)} {video_in:rsc:mgc_in_wire.d(19)} {video_in:rsc:mgc_in_wire.d(20)} {video_in:rsc:mgc_in_wire.d(21)} {video_in:rsc:mgc_in_wire.d(22)} {video_in:rsc:mgc_in_wire.d(23)} {video_in:rsc:mgc_in_wire.d(24)} {video_in:rsc:mgc_in_wire.d(25)} {video_in:rsc:mgc_in_wire.d(26)} {video_in:rsc:mgc_in_wire.d(27)} {video_in:rsc:mgc_in_wire.d(28)} {video_in:rsc:mgc_in_wire.d(29)} -attr xrf 1510 -attr oid 122 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d(0)} -port {video_in:rsc:mgc_in_wire.d(0)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(1)} -port {video_in:rsc:mgc_in_wire.d(1)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(2)} -port {video_in:rsc:mgc_in_wire.d(2)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(3)} -port {video_in:rsc:mgc_in_wire.d(3)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(4)} -port {video_in:rsc:mgc_in_wire.d(4)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(5)} -port {video_in:rsc:mgc_in_wire.d(5)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(6)} -port {video_in:rsc:mgc_in_wire.d(6)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(7)} -port {video_in:rsc:mgc_in_wire.d(7)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(8)} -port {video_in:rsc:mgc_in_wire.d(8)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(9)} -port {video_in:rsc:mgc_in_wire.d(9)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(10)} -port {video_in:rsc:mgc_in_wire.d(10)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(11)} -port {video_in:rsc:mgc_in_wire.d(11)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(12)} -port {video_in:rsc:mgc_in_wire.d(12)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(13)} -port {video_in:rsc:mgc_in_wire.d(13)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(14)} -port {video_in:rsc:mgc_in_wire.d(14)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(15)} -port {video_in:rsc:mgc_in_wire.d(15)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(16)} -port {video_in:rsc:mgc_in_wire.d(16)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(17)} -port {video_in:rsc:mgc_in_wire.d(17)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(18)} -port {video_in:rsc:mgc_in_wire.d(18)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(19)} -port {video_in:rsc:mgc_in_wire.d(19)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(20)} -port {video_in:rsc:mgc_in_wire.d(20)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(21)} -port {video_in:rsc:mgc_in_wire.d(21)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(22)} -port {video_in:rsc:mgc_in_wire.d(22)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(23)} -port {video_in:rsc:mgc_in_wire.d(23)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(24)} -port {video_in:rsc:mgc_in_wire.d(24)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(25)} -port {video_in:rsc:mgc_in_wire.d(25)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(26)} -port {video_in:rsc:mgc_in_wire.d(26)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(27)} -port {video_in:rsc:mgc_in_wire.d(27)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(28)} -port {video_in:rsc:mgc_in_wire.d(28)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d(29)} -port {video_in:rsc:mgc_in_wire.d(29)} -attr vt d
load netBundle {video_in:rsc:mgc_in_wire.d} 30 {video_in:rsc:mgc_in_wire.d(0)} {video_in:rsc:mgc_in_wire.d(1)} {video_in:rsc:mgc_in_wire.d(2)} {video_in:rsc:mgc_in_wire.d(3)} {video_in:rsc:mgc_in_wire.d(4)} {video_in:rsc:mgc_in_wire.d(5)} {video_in:rsc:mgc_in_wire.d(6)} {video_in:rsc:mgc_in_wire.d(7)} {video_in:rsc:mgc_in_wire.d(8)} {video_in:rsc:mgc_in_wire.d(9)} {video_in:rsc:mgc_in_wire.d(10)} {video_in:rsc:mgc_in_wire.d(11)} {video_in:rsc:mgc_in_wire.d(12)} {video_in:rsc:mgc_in_wire.d(13)} {video_in:rsc:mgc_in_wire.d(14)} {video_in:rsc:mgc_in_wire.d(15)} {video_in:rsc:mgc_in_wire.d(16)} {video_in:rsc:mgc_in_wire.d(17)} {video_in:rsc:mgc_in_wire.d(18)} {video_in:rsc:mgc_in_wire.d(19)} {video_in:rsc:mgc_in_wire.d(20)} {video_in:rsc:mgc_in_wire.d(21)} {video_in:rsc:mgc_in_wire.d(22)} {video_in:rsc:mgc_in_wire.d(23)} {video_in:rsc:mgc_in_wire.d(24)} {video_in:rsc:mgc_in_wire.d(25)} {video_in:rsc:mgc_in_wire.d(26)} {video_in:rsc:mgc_in_wire.d(27)} {video_in:rsc:mgc_in_wire.d(28)} {video_in:rsc:mgc_in_wire.d(29)} -attr xrf 1511 -attr oid 123 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/video_in:rsc:mgc_in_wire.d}
load net {intensity_out:rsc:mgc_out_stdreg.d(0)} -attr vt d
load net {intensity_out:rsc:mgc_out_stdreg.d(1)} -attr vt d
load net {intensity_out:rsc:mgc_out_stdreg.d(2)} -attr vt d
load net {intensity_out:rsc:mgc_out_stdreg.d(3)} -attr vt d
load net {intensity_out:rsc:mgc_out_stdreg.d(4)} -attr vt d
load net {intensity_out:rsc:mgc_out_stdreg.d(5)} -attr vt d
load net {intensity_out:rsc:mgc_out_stdreg.d(6)} -attr vt d
load net {intensity_out:rsc:mgc_out_stdreg.d(7)} -attr vt d
load net {intensity_out:rsc:mgc_out_stdreg.d(8)} -attr vt d
load net {intensity_out:rsc:mgc_out_stdreg.d(9)} -attr vt d
load netBundle {intensity_out:rsc:mgc_out_stdreg.d} 10 {intensity_out:rsc:mgc_out_stdreg.d(0)} {intensity_out:rsc:mgc_out_stdreg.d(1)} {intensity_out:rsc:mgc_out_stdreg.d(2)} {intensity_out:rsc:mgc_out_stdreg.d(3)} {intensity_out:rsc:mgc_out_stdreg.d(4)} {intensity_out:rsc:mgc_out_stdreg.d(5)} {intensity_out:rsc:mgc_out_stdreg.d(6)} {intensity_out:rsc:mgc_out_stdreg.d(7)} {intensity_out:rsc:mgc_out_stdreg.d(8)} {intensity_out:rsc:mgc_out_stdreg.d(9)} -attr xrf 1512 -attr oid 124 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d(0)} -port {intensity_out:rsc:mgc_out_stdreg.d(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d(1)} -port {intensity_out:rsc:mgc_out_stdreg.d(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d(2)} -port {intensity_out:rsc:mgc_out_stdreg.d(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d(3)} -port {intensity_out:rsc:mgc_out_stdreg.d(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d(4)} -port {intensity_out:rsc:mgc_out_stdreg.d(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d(5)} -port {intensity_out:rsc:mgc_out_stdreg.d(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d(6)} -port {intensity_out:rsc:mgc_out_stdreg.d(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d(7)} -port {intensity_out:rsc:mgc_out_stdreg.d(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d(8)} -port {intensity_out:rsc:mgc_out_stdreg.d(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d(9)} -port {intensity_out:rsc:mgc_out_stdreg.d(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/intensity_out:rsc:mgc_out_stdreg.d}
load net {last_pixel:rsc:mgc_out_stdreg.d} -attr xrf 1513 -attr oid 125 -attr vt d
load net {last_pixel:rsc:mgc_out_stdreg.d} -port {last_pixel:rsc:mgc_out_stdreg.d} -attr xrf 1514 -attr oid 126 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/last_pixel:rsc:mgc_out_stdreg.d}
load inst "mux" "mux(2,1)" "INTERFACE" -attr xrf 1515 -attr oid 127 -attr @path {/get_square_intensity/get_square_intensity:core/mux} -attr area 0.920423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {slc.itm#1} -pin  "mux" {A0(0)} -attr @path {/get_square_intensity/get_square_intensity:core/slc.itm#1}
load net {last_pixel:rsc:mgc_out_stdreg.d} -pin  "mux" {A1(0)} -attr @path {/get_square_intensity/get_square_intensity:core/last_pixel:rsc:mgc_out_stdreg.d}
load net {main.stage_0#2} -pin  "mux" {S(0)} -attr @path {/get_square_intensity/get_square_intensity:core/main.stage_0#2}
load net {mux.itm} -pin  "mux" {Z(0)} -attr @path {/get_square_intensity/get_square_intensity:core/mux.itm}
load inst "reg(last_pixel:rsc:mgc_out_stdreg.d)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 1516 -attr oid 128 -attr @path {/get_square_intensity/get_square_intensity:core/reg(last_pixel:rsc:mgc_out_stdreg.d)}
load net {mux.itm} -pin  "reg(last_pixel:rsc:mgc_out_stdreg.d)" {D(0)} -attr @path {/get_square_intensity/get_square_intensity:core/mux.itm}
load net {GND} -pin  "reg(last_pixel:rsc:mgc_out_stdreg.d)" {DRa(0)} -attr @path {/get_square_intensity/get_square_intensity:core/C0_1#2}
load net {clk} -pin  "reg(last_pixel:rsc:mgc_out_stdreg.d)" {clk} -attr xrf 1517 -attr oid 129 -attr @path {/get_square_intensity/get_square_intensity:core/clk}
load net {en} -pin  "reg(last_pixel:rsc:mgc_out_stdreg.d)" {en(0)} -attr @path {/get_square_intensity/get_square_intensity:core/en}
load net {arst_n} -pin  "reg(last_pixel:rsc:mgc_out_stdreg.d)" {Ra(0)} -attr @path {/get_square_intensity/get_square_intensity:core/arst_n}
load net {last_pixel:rsc:mgc_out_stdreg.d} -pin  "reg(last_pixel:rsc:mgc_out_stdreg.d)" {Z(0)} -attr @path {/get_square_intensity/get_square_intensity:core/last_pixel:rsc:mgc_out_stdreg.d}
load inst "acc#25" "add(9,0,9,0,10)" "INTERFACE" -attr xrf 1518 -attr oid 130 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#25} -attr area 10.249922 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,9,0,10)"
load net {PWR} -pin  "acc#25" {A(0)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#97.itm}
load net {slc(acc.idiv)#39.itm#1} -pin  "acc#25" {A(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#97.itm}
load net {slc(acc.idiv)#39.itm#1} -pin  "acc#25" {A(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#97.itm}
load net {GND} -pin  "acc#25" {A(3)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#97.itm}
load net {slc(acc.idiv)#39.itm#1} -pin  "acc#25" {A(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#97.itm}
load net {GND} -pin  "acc#25" {A(5)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#97.itm}
load net {slc(acc.idiv)#39.itm#1} -pin  "acc#25" {A(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#97.itm}
load net {GND} -pin  "acc#25" {A(7)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#97.itm}
load net {slc(acc.idiv)#39.itm#1} -pin  "acc#25" {A(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#97.itm}
load net {slc(acc.imod#1)#3.itm#1} -pin  "acc#25" {B(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#35.itm}
load net {slc#24.itm#1(0)} -pin  "acc#25" {B(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#35.itm}
load net {slc#24.itm#1(1)} -pin  "acc#25" {B(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#35.itm}
load net {slc#24.itm#1(2)} -pin  "acc#25" {B(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#35.itm}
load net {slc#24.itm#1(3)} -pin  "acc#25" {B(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#35.itm}
load net {slc#24.itm#1(4)} -pin  "acc#25" {B(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#35.itm}
load net {slc#24.itm#1(5)} -pin  "acc#25" {B(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#35.itm}
load net {slc#24.itm#1(6)} -pin  "acc#25" {B(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#35.itm}
load net {slc#24.itm#1(7)} -pin  "acc#25" {B(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#35.itm}
load net {acc#25.itm(0)} -pin  "acc#25" {Z(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#25.itm}
load net {acc#25.itm(1)} -pin  "acc#25" {Z(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#25.itm}
load net {acc#25.itm(2)} -pin  "acc#25" {Z(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#25.itm}
load net {acc#25.itm(3)} -pin  "acc#25" {Z(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#25.itm}
load net {acc#25.itm(4)} -pin  "acc#25" {Z(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#25.itm}
load net {acc#25.itm(5)} -pin  "acc#25" {Z(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#25.itm}
load net {acc#25.itm(6)} -pin  "acc#25" {Z(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#25.itm}
load net {acc#25.itm(7)} -pin  "acc#25" {Z(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#25.itm}
load net {acc#25.itm(8)} -pin  "acc#25" {Z(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#25.itm}
load net {acc#25.itm(9)} -pin  "acc#25" {Z(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#25.itm}
load inst "acc#20" "add(8,0,7,1,9)" "INTERFACE" -attr xrf 1519 -attr oid 131 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#20} -attr area 9.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(8,0,7,1,9)"
load net {PWR} -pin  "acc#20" {A(0)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#99.itm}
load net {slc(acc.idiv)#29.itm#1} -pin  "acc#20" {A(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#99.itm}
load net {GND} -pin  "acc#20" {A(2)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#99.itm}
load net {slc(acc.idiv)#29.itm#1} -pin  "acc#20" {A(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#99.itm}
load net {GND} -pin  "acc#20" {A(4)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#99.itm}
load net {slc(acc.idiv)#29.itm#1} -pin  "acc#20" {A(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#99.itm}
load net {GND} -pin  "acc#20" {A(6)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#99.itm}
load net {slc(acc.idiv)#29.itm#1} -pin  "acc#20" {A(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#99.itm}
load net {slc(acc.imod)#4.itm#1} -pin  "acc#20" {B(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#28.itm}
load net {slc#16.itm#1(0)} -pin  "acc#20" {B(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#28.itm}
load net {slc#16.itm#1(1)} -pin  "acc#20" {B(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#28.itm}
load net {slc#16.itm#1(2)} -pin  "acc#20" {B(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#28.itm}
load net {slc#16.itm#1(3)} -pin  "acc#20" {B(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#28.itm}
load net {slc#16.itm#1(4)} -pin  "acc#20" {B(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#28.itm}
load net {slc#16.itm#1(5)} -pin  "acc#20" {B(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#28.itm}
load net {acc#20.itm(0)} -pin  "acc#20" {Z(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#20.itm}
load net {acc#20.itm(1)} -pin  "acc#20" {Z(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#20.itm}
load net {acc#20.itm(2)} -pin  "acc#20" {Z(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#20.itm}
load net {acc#20.itm(3)} -pin  "acc#20" {Z(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#20.itm}
load net {acc#20.itm(4)} -pin  "acc#20" {Z(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#20.itm}
load net {acc#20.itm(5)} -pin  "acc#20" {Z(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#20.itm}
load net {acc#20.itm(6)} -pin  "acc#20" {Z(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#20.itm}
load net {acc#20.itm(7)} -pin  "acc#20" {Z(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#20.itm}
load net {acc#20.itm(8)} -pin  "acc#20" {Z(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#20.itm}
load inst "acc#22" "add(10,0,9,1,11)" "INTERFACE" -attr xrf 1520 -attr oid 132 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#22} -attr area 11.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,9,1,11)"
load net {PWR} -pin  "acc#22" {A(0)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#98.itm}
load net {slc(acc.idiv)#35.itm#1} -pin  "acc#22" {A(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#98.itm}
load net {GND} -pin  "acc#22" {A(2)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#98.itm}
load net {slc(acc.idiv)#35.itm#1} -pin  "acc#22" {A(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#98.itm}
load net {GND} -pin  "acc#22" {A(4)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#98.itm}
load net {slc(acc.idiv)#35.itm#1} -pin  "acc#22" {A(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#98.itm}
load net {GND} -pin  "acc#22" {A(6)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#98.itm}
load net {slc(acc.idiv)#35.itm#1} -pin  "acc#22" {A(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#98.itm}
load net {GND} -pin  "acc#22" {A(8)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#98.itm}
load net {slc(acc.idiv)#35.itm#1} -pin  "acc#22" {A(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#98.itm}
load net {slc(acc.imod)#6.itm#1} -pin  "acc#22" {B(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#32.itm}
load net {acc#20.itm(1)} -pin  "acc#22" {B(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#32.itm}
load net {acc#20.itm(2)} -pin  "acc#22" {B(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#32.itm}
load net {acc#20.itm(3)} -pin  "acc#22" {B(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#32.itm}
load net {acc#20.itm(4)} -pin  "acc#22" {B(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#32.itm}
load net {acc#20.itm(5)} -pin  "acc#22" {B(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#32.itm}
load net {acc#20.itm(6)} -pin  "acc#22" {B(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#32.itm}
load net {acc#20.itm(7)} -pin  "acc#22" {B(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#32.itm}
load net {acc#20.itm(8)} -pin  "acc#22" {B(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#32.itm}
load net {acc#22.itm(0)} -pin  "acc#22" {Z(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#22.itm}
load net {acc#22.itm(1)} -pin  "acc#22" {Z(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#22.itm}
load net {acc#22.itm(2)} -pin  "acc#22" {Z(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#22.itm}
load net {acc#22.itm(3)} -pin  "acc#22" {Z(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#22.itm}
load net {acc#22.itm(4)} -pin  "acc#22" {Z(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#22.itm}
load net {acc#22.itm(5)} -pin  "acc#22" {Z(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#22.itm}
load net {acc#22.itm(6)} -pin  "acc#22" {Z(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#22.itm}
load net {acc#22.itm(7)} -pin  "acc#22" {Z(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#22.itm}
load net {acc#22.itm(8)} -pin  "acc#22" {Z(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#22.itm}
load net {acc#22.itm(9)} -pin  "acc#22" {Z(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#22.itm}
load net {acc#22.itm(10)} -pin  "acc#22" {Z(10)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#22.itm}
load inst "not#9" "not(1)" "INTERFACE" -attr xrf 1521 -attr oid 133 -attr @path {/get_square_intensity/get_square_intensity:core/not#9} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {slc#1.itm#1} -pin  "not#9" {A(0)} -attr @path {/get_square_intensity/get_square_intensity:core/slc#1.itm#1}
load net {not#9.itm} -pin  "not#9" {Z(0)} -attr @path {/get_square_intensity/get_square_intensity:core/not#9.itm}
load inst "acc#24" "add(11,-1,11,-1,11)" "INTERFACE" -attr xrf 1522 -attr oid 134 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#24} -attr area 12.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,1,12)"
load net {PWR} -pin  "acc#24" {A(0)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#96.itm}
load net {acc#25.itm(1)} -pin  "acc#24" {A(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#96.itm}
load net {acc#25.itm(2)} -pin  "acc#24" {A(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#96.itm}
load net {acc#25.itm(3)} -pin  "acc#24" {A(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#96.itm}
load net {acc#25.itm(4)} -pin  "acc#24" {A(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#96.itm}
load net {acc#25.itm(5)} -pin  "acc#24" {A(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#96.itm}
load net {acc#25.itm(6)} -pin  "acc#24" {A(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#96.itm}
load net {acc#25.itm(7)} -pin  "acc#24" {A(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#96.itm}
load net {acc#25.itm(8)} -pin  "acc#24" {A(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#96.itm}
load net {acc#25.itm(9)} -pin  "acc#24" {A(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#96.itm}
load net {slc(acc.idiv)#39.itm#1} -pin  "acc#24" {A(10)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#96.itm}
load net {not#9.itm} -pin  "acc#24" {B(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#36.itm}
load net {acc#22.itm(1)} -pin  "acc#24" {B(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#36.itm}
load net {acc#22.itm(2)} -pin  "acc#24" {B(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#36.itm}
load net {acc#22.itm(3)} -pin  "acc#24" {B(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#36.itm}
load net {acc#22.itm(4)} -pin  "acc#24" {B(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#36.itm}
load net {acc#22.itm(5)} -pin  "acc#24" {B(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#36.itm}
load net {acc#22.itm(6)} -pin  "acc#24" {B(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#36.itm}
load net {acc#22.itm(7)} -pin  "acc#24" {B(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#36.itm}
load net {acc#22.itm(8)} -pin  "acc#24" {B(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#36.itm}
load net {acc#22.itm(9)} -pin  "acc#24" {B(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#36.itm}
load net {acc#22.itm(10)} -pin  "acc#24" {B(10)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#36.itm}
load net {acc#24.itm(0)} -pin  "acc#24" {Z(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#24.itm}
load net {acc#24.itm(1)} -pin  "acc#24" {Z(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#24.itm}
load net {acc#24.itm(2)} -pin  "acc#24" {Z(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#24.itm}
load net {acc#24.itm(3)} -pin  "acc#24" {Z(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#24.itm}
load net {acc#24.itm(4)} -pin  "acc#24" {Z(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#24.itm}
load net {acc#24.itm(5)} -pin  "acc#24" {Z(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#24.itm}
load net {acc#24.itm(6)} -pin  "acc#24" {Z(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#24.itm}
load net {acc#24.itm(7)} -pin  "acc#24" {Z(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#24.itm}
load net {acc#24.itm(8)} -pin  "acc#24" {Z(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#24.itm}
load net {acc#24.itm(9)} -pin  "acc#24" {Z(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#24.itm}
load net {acc#24.itm(10)} -pin  "acc#24" {Z(10)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#24.itm}
load inst "check_region:and" "and(2,10)" "INTERFACE" -attr xrf 1523 -attr oid 135 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:and} -attr area 7.298324 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2)"
load net {acc#24.itm(1)} -pin  "check_region:and" {A0(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#22.itm}
load net {acc#24.itm(2)} -pin  "check_region:and" {A0(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#22.itm}
load net {acc#24.itm(3)} -pin  "check_region:and" {A0(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#22.itm}
load net {acc#24.itm(4)} -pin  "check_region:and" {A0(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#22.itm}
load net {acc#24.itm(5)} -pin  "check_region:and" {A0(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#22.itm}
load net {acc#24.itm(6)} -pin  "check_region:and" {A0(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#22.itm}
load net {acc#24.itm(7)} -pin  "check_region:and" {A0(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#22.itm}
load net {acc#24.itm(8)} -pin  "check_region:and" {A0(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#22.itm}
load net {acc#24.itm(9)} -pin  "check_region:and" {A0(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#22.itm}
load net {acc#24.itm(10)} -pin  "check_region:and" {A0(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#22.itm}
load net {check_region:land.lpi.dfm#1} -pin  "check_region:and" {A1(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:exs.itm}
load net {check_region:land.lpi.dfm#1} -pin  "check_region:and" {A1(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:exs.itm}
load net {check_region:land.lpi.dfm#1} -pin  "check_region:and" {A1(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:exs.itm}
load net {check_region:land.lpi.dfm#1} -pin  "check_region:and" {A1(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:exs.itm}
load net {check_region:land.lpi.dfm#1} -pin  "check_region:and" {A1(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:exs.itm}
load net {check_region:land.lpi.dfm#1} -pin  "check_region:and" {A1(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:exs.itm}
load net {check_region:land.lpi.dfm#1} -pin  "check_region:and" {A1(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:exs.itm}
load net {check_region:land.lpi.dfm#1} -pin  "check_region:and" {A1(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:exs.itm}
load net {check_region:land.lpi.dfm#1} -pin  "check_region:and" {A1(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:exs.itm}
load net {check_region:land.lpi.dfm#1} -pin  "check_region:and" {A1(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:exs.itm}
load net {check_region:and.itm(0)} -pin  "check_region:and" {Z(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:and.itm}
load net {check_region:and.itm(1)} -pin  "check_region:and" {Z(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:and.itm}
load net {check_region:and.itm(2)} -pin  "check_region:and" {Z(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:and.itm}
load net {check_region:and.itm(3)} -pin  "check_region:and" {Z(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:and.itm}
load net {check_region:and.itm(4)} -pin  "check_region:and" {Z(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:and.itm}
load net {check_region:and.itm(5)} -pin  "check_region:and" {Z(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:and.itm}
load net {check_region:and.itm(6)} -pin  "check_region:and" {Z(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:and.itm}
load net {check_region:and.itm(7)} -pin  "check_region:and" {Z(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:and.itm}
load net {check_region:and.itm(8)} -pin  "check_region:and" {Z(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:and.itm}
load net {check_region:and.itm(9)} -pin  "check_region:and" {Z(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:and.itm}
load inst "mux#1" "mux(2,10)" "INTERFACE" -attr xrf 1524 -attr oid 136 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/mux#1} -attr area 9.195230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2)"
load net {check_region:and.itm(0)} -pin  "mux#1" {A0(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:and.itm}
load net {check_region:and.itm(1)} -pin  "mux#1" {A0(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:and.itm}
load net {check_region:and.itm(2)} -pin  "mux#1" {A0(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:and.itm}
load net {check_region:and.itm(3)} -pin  "mux#1" {A0(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:and.itm}
load net {check_region:and.itm(4)} -pin  "mux#1" {A0(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:and.itm}
load net {check_region:and.itm(5)} -pin  "mux#1" {A0(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:and.itm}
load net {check_region:and.itm(6)} -pin  "mux#1" {A0(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:and.itm}
load net {check_region:and.itm(7)} -pin  "mux#1" {A0(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:and.itm}
load net {check_region:and.itm(8)} -pin  "mux#1" {A0(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:and.itm}
load net {check_region:and.itm(9)} -pin  "mux#1" {A0(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:and.itm}
load net {intensity_out:rsc:mgc_out_stdreg.d(0)} -pin  "mux#1" {A1(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d(1)} -pin  "mux#1" {A1(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d(2)} -pin  "mux#1" {A1(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d(3)} -pin  "mux#1" {A1(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d(4)} -pin  "mux#1" {A1(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d(5)} -pin  "mux#1" {A1(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d(6)} -pin  "mux#1" {A1(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d(7)} -pin  "mux#1" {A1(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d(8)} -pin  "mux#1" {A1(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d(9)} -pin  "mux#1" {A1(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/intensity_out:rsc:mgc_out_stdreg.d}
load net {main.stage_0#2} -pin  "mux#1" {S(0)} -attr @path {/get_square_intensity/get_square_intensity:core/main.stage_0#2}
load net {mux#1.itm(0)} -pin  "mux#1" {Z(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/mux#1.itm}
load net {mux#1.itm(1)} -pin  "mux#1" {Z(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/mux#1.itm}
load net {mux#1.itm(2)} -pin  "mux#1" {Z(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/mux#1.itm}
load net {mux#1.itm(3)} -pin  "mux#1" {Z(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/mux#1.itm}
load net {mux#1.itm(4)} -pin  "mux#1" {Z(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/mux#1.itm}
load net {mux#1.itm(5)} -pin  "mux#1" {Z(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/mux#1.itm}
load net {mux#1.itm(6)} -pin  "mux#1" {Z(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/mux#1.itm}
load net {mux#1.itm(7)} -pin  "mux#1" {Z(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/mux#1.itm}
load net {mux#1.itm(8)} -pin  "mux#1" {Z(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/mux#1.itm}
load net {mux#1.itm(9)} -pin  "mux#1" {Z(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/mux#1.itm}
load inst "reg(intensity_out:rsc:mgc_out_stdreg.d)" "reg(10,1,1,-1,0)" "INTERFACE" -attr xrf 1525 -attr oid 137 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/reg(intensity_out:rsc:mgc_out_stdreg.d)}
load net {mux#1.itm(0)} -pin  "reg(intensity_out:rsc:mgc_out_stdreg.d)" {D(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/mux#1.itm}
load net {mux#1.itm(1)} -pin  "reg(intensity_out:rsc:mgc_out_stdreg.d)" {D(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/mux#1.itm}
load net {mux#1.itm(2)} -pin  "reg(intensity_out:rsc:mgc_out_stdreg.d)" {D(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/mux#1.itm}
load net {mux#1.itm(3)} -pin  "reg(intensity_out:rsc:mgc_out_stdreg.d)" {D(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/mux#1.itm}
load net {mux#1.itm(4)} -pin  "reg(intensity_out:rsc:mgc_out_stdreg.d)" {D(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/mux#1.itm}
load net {mux#1.itm(5)} -pin  "reg(intensity_out:rsc:mgc_out_stdreg.d)" {D(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/mux#1.itm}
load net {mux#1.itm(6)} -pin  "reg(intensity_out:rsc:mgc_out_stdreg.d)" {D(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/mux#1.itm}
load net {mux#1.itm(7)} -pin  "reg(intensity_out:rsc:mgc_out_stdreg.d)" {D(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/mux#1.itm}
load net {mux#1.itm(8)} -pin  "reg(intensity_out:rsc:mgc_out_stdreg.d)" {D(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/mux#1.itm}
load net {mux#1.itm(9)} -pin  "reg(intensity_out:rsc:mgc_out_stdreg.d)" {D(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/mux#1.itm}
load net {GND} -pin  "reg(intensity_out:rsc:mgc_out_stdreg.d)" {DRa(0)} -attr @path {/get_square_intensity/get_square_intensity:core/C0_10}
load net {GND} -pin  "reg(intensity_out:rsc:mgc_out_stdreg.d)" {DRa(1)} -attr @path {/get_square_intensity/get_square_intensity:core/C0_10}
load net {GND} -pin  "reg(intensity_out:rsc:mgc_out_stdreg.d)" {DRa(2)} -attr @path {/get_square_intensity/get_square_intensity:core/C0_10}
load net {GND} -pin  "reg(intensity_out:rsc:mgc_out_stdreg.d)" {DRa(3)} -attr @path {/get_square_intensity/get_square_intensity:core/C0_10}
load net {GND} -pin  "reg(intensity_out:rsc:mgc_out_stdreg.d)" {DRa(4)} -attr @path {/get_square_intensity/get_square_intensity:core/C0_10}
load net {GND} -pin  "reg(intensity_out:rsc:mgc_out_stdreg.d)" {DRa(5)} -attr @path {/get_square_intensity/get_square_intensity:core/C0_10}
load net {GND} -pin  "reg(intensity_out:rsc:mgc_out_stdreg.d)" {DRa(6)} -attr @path {/get_square_intensity/get_square_intensity:core/C0_10}
load net {GND} -pin  "reg(intensity_out:rsc:mgc_out_stdreg.d)" {DRa(7)} -attr @path {/get_square_intensity/get_square_intensity:core/C0_10}
load net {GND} -pin  "reg(intensity_out:rsc:mgc_out_stdreg.d)" {DRa(8)} -attr @path {/get_square_intensity/get_square_intensity:core/C0_10}
load net {GND} -pin  "reg(intensity_out:rsc:mgc_out_stdreg.d)" {DRa(9)} -attr @path {/get_square_intensity/get_square_intensity:core/C0_10}
load net {clk} -pin  "reg(intensity_out:rsc:mgc_out_stdreg.d)" {clk} -attr xrf 1526 -attr oid 138 -attr @path {/get_square_intensity/get_square_intensity:core/clk}
load net {en} -pin  "reg(intensity_out:rsc:mgc_out_stdreg.d)" {en(0)} -attr @path {/get_square_intensity/get_square_intensity:core/en}
load net {arst_n} -pin  "reg(intensity_out:rsc:mgc_out_stdreg.d)" {Ra(0)} -attr @path {/get_square_intensity/get_square_intensity:core/arst_n}
load net {intensity_out:rsc:mgc_out_stdreg.d(0)} -pin  "reg(intensity_out:rsc:mgc_out_stdreg.d)" {Z(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d(1)} -pin  "reg(intensity_out:rsc:mgc_out_stdreg.d)" {Z(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d(2)} -pin  "reg(intensity_out:rsc:mgc_out_stdreg.d)" {Z(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d(3)} -pin  "reg(intensity_out:rsc:mgc_out_stdreg.d)" {Z(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d(4)} -pin  "reg(intensity_out:rsc:mgc_out_stdreg.d)" {Z(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d(5)} -pin  "reg(intensity_out:rsc:mgc_out_stdreg.d)" {Z(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d(6)} -pin  "reg(intensity_out:rsc:mgc_out_stdreg.d)" {Z(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d(7)} -pin  "reg(intensity_out:rsc:mgc_out_stdreg.d)" {Z(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d(8)} -pin  "reg(intensity_out:rsc:mgc_out_stdreg.d)" {Z(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d(9)} -pin  "reg(intensity_out:rsc:mgc_out_stdreg.d)" {Z(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/intensity_out:rsc:mgc_out_stdreg.d}
load inst "reg(slc(acc.idiv)#39.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 1527 -attr oid 139 -attr @path {/get_square_intensity/get_square_intensity:core/reg(slc(acc.idiv)#39.itm#1)}
load net {acc.idiv.sva(11)} -pin  "reg(slc(acc.idiv)#39.itm#1)" {D(0)} -attr @path {/get_square_intensity/get_square_intensity:core/slc(acc.idiv.sva)#11.itm}
load net {GND} -pin  "reg(slc(acc.idiv)#39.itm#1)" {DRa(0)} -attr @path {/get_square_intensity/get_square_intensity:core/C0_1#2}
load net {clk} -pin  "reg(slc(acc.idiv)#39.itm#1)" {clk} -attr xrf 1528 -attr oid 140 -attr @path {/get_square_intensity/get_square_intensity:core/clk}
load net {en} -pin  "reg(slc(acc.idiv)#39.itm#1)" {en(0)} -attr @path {/get_square_intensity/get_square_intensity:core/en}
load net {arst_n} -pin  "reg(slc(acc.idiv)#39.itm#1)" {Ra(0)} -attr @path {/get_square_intensity/get_square_intensity:core/arst_n}
load net {slc(acc.idiv)#39.itm#1} -pin  "reg(slc(acc.idiv)#39.itm#1)" {Z(0)} -attr @path {/get_square_intensity/get_square_intensity:core/slc(acc.idiv)#39.itm#1}
load inst "acc#19" "add(7,0,6,0,8)" "INTERFACE" -attr xrf 1529 -attr oid 141 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#19} -attr area 8.271060 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,6,0,8)"
load net {PWR} -pin  "acc#19" {A(0)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#101.itm}
load net {acc.idiv.sva(7)} -pin  "acc#19" {A(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#101.itm}
load net {acc.idiv.sva(7)} -pin  "acc#19" {A(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#101.itm}
load net {GND} -pin  "acc#19" {A(3)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#101.itm}
load net {acc.idiv.sva(7)} -pin  "acc#19" {A(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#101.itm}
load net {GND} -pin  "acc#19" {A(5)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#101.itm}
load net {acc.idiv.sva(7)} -pin  "acc#19" {A(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#101.itm}
load net {acc.idiv.sva(4)} -pin  "acc#19" {B(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#102.itm}
load net {acc.idiv.sva(6)} -pin  "acc#19" {B(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#102.itm}
load net {GND} -pin  "acc#19" {B(2)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#102.itm}
load net {acc.idiv.sva(6)} -pin  "acc#19" {B(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#102.itm}
load net {GND} -pin  "acc#19" {B(4)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#102.itm}
load net {acc.idiv.sva(6)} -pin  "acc#19" {B(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#102.itm}
load net {acc#19.itm(0)} -pin  "acc#19" {Z(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#19.itm}
load net {acc#19.itm(1)} -pin  "acc#19" {Z(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#19.itm}
load net {acc#19.itm(2)} -pin  "acc#19" {Z(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#19.itm}
load net {acc#19.itm(3)} -pin  "acc#19" {Z(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#19.itm}
load net {acc#19.itm(4)} -pin  "acc#19" {Z(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#19.itm}
load net {acc#19.itm(5)} -pin  "acc#19" {Z(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#19.itm}
load net {acc#19.itm(6)} -pin  "acc#19" {Z(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#19.itm}
load net {acc#19.itm(7)} -pin  "acc#19" {Z(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#19.itm}
load inst "acc#21" "add(9,-1,8,0,9)" "INTERFACE" -attr xrf 1530 -attr oid 142 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#21} -attr area 10.249922 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,9,0,10)"
load net {PWR} -pin  "acc#21" {A(0)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#100.itm}
load net {acc.idiv.sva(9)} -pin  "acc#21" {A(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#100.itm}
load net {acc.idiv.sva(9)} -pin  "acc#21" {A(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#100.itm}
load net {GND} -pin  "acc#21" {A(3)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#100.itm}
load net {acc.idiv.sva(9)} -pin  "acc#21" {A(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#100.itm}
load net {GND} -pin  "acc#21" {A(5)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#100.itm}
load net {acc.idiv.sva(9)} -pin  "acc#21" {A(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#100.itm}
load net {GND} -pin  "acc#21" {A(7)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#100.itm}
load net {acc.idiv.sva(9)} -pin  "acc#21" {A(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#100.itm}
load net {acc.imod.sva(2)} -pin  "acc#21" {B(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#31.itm}
load net {acc#19.itm(1)} -pin  "acc#21" {B(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#31.itm}
load net {acc#19.itm(2)} -pin  "acc#21" {B(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#31.itm}
load net {acc#19.itm(3)} -pin  "acc#21" {B(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#31.itm}
load net {acc#19.itm(4)} -pin  "acc#21" {B(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#31.itm}
load net {acc#19.itm(5)} -pin  "acc#21" {B(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#31.itm}
load net {acc#19.itm(6)} -pin  "acc#21" {B(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#31.itm}
load net {acc#19.itm(7)} -pin  "acc#21" {B(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#31.itm}
load net {acc#21.itm(0)} -pin  "acc#21" {Z(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#21.itm}
load net {acc#21.itm(1)} -pin  "acc#21" {Z(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#21.itm}
load net {acc#21.itm(2)} -pin  "acc#21" {Z(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#21.itm}
load net {acc#21.itm(3)} -pin  "acc#21" {Z(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#21.itm}
load net {acc#21.itm(4)} -pin  "acc#21" {Z(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#21.itm}
load net {acc#21.itm(5)} -pin  "acc#21" {Z(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#21.itm}
load net {acc#21.itm(6)} -pin  "acc#21" {Z(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#21.itm}
load net {acc#21.itm(7)} -pin  "acc#21" {Z(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#21.itm}
load net {acc#21.itm(8)} -pin  "acc#21" {Z(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#21.itm}
load inst "reg(slc#24.itm#1)" "reg(8,1,1,-1,0)" "INTERFACE" -attr xrf 1531 -attr oid 143 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/reg(slc#24.itm#1)}
load net {acc#21.itm(1)} -pin  "reg(slc#24.itm#1)" {D(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#24.itm}
load net {acc#21.itm(2)} -pin  "reg(slc#24.itm#1)" {D(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#24.itm}
load net {acc#21.itm(3)} -pin  "reg(slc#24.itm#1)" {D(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#24.itm}
load net {acc#21.itm(4)} -pin  "reg(slc#24.itm#1)" {D(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#24.itm}
load net {acc#21.itm(5)} -pin  "reg(slc#24.itm#1)" {D(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#24.itm}
load net {acc#21.itm(6)} -pin  "reg(slc#24.itm#1)" {D(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#24.itm}
load net {acc#21.itm(7)} -pin  "reg(slc#24.itm#1)" {D(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#24.itm}
load net {acc#21.itm(8)} -pin  "reg(slc#24.itm#1)" {D(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#24.itm}
load net {GND} -pin  "reg(slc#24.itm#1)" {DRa(0)} -attr @path {/get_square_intensity/get_square_intensity:core/C0_8}
load net {GND} -pin  "reg(slc#24.itm#1)" {DRa(1)} -attr @path {/get_square_intensity/get_square_intensity:core/C0_8}
load net {GND} -pin  "reg(slc#24.itm#1)" {DRa(2)} -attr @path {/get_square_intensity/get_square_intensity:core/C0_8}
load net {GND} -pin  "reg(slc#24.itm#1)" {DRa(3)} -attr @path {/get_square_intensity/get_square_intensity:core/C0_8}
load net {GND} -pin  "reg(slc#24.itm#1)" {DRa(4)} -attr @path {/get_square_intensity/get_square_intensity:core/C0_8}
load net {GND} -pin  "reg(slc#24.itm#1)" {DRa(5)} -attr @path {/get_square_intensity/get_square_intensity:core/C0_8}
load net {GND} -pin  "reg(slc#24.itm#1)" {DRa(6)} -attr @path {/get_square_intensity/get_square_intensity:core/C0_8}
load net {GND} -pin  "reg(slc#24.itm#1)" {DRa(7)} -attr @path {/get_square_intensity/get_square_intensity:core/C0_8}
load net {clk} -pin  "reg(slc#24.itm#1)" {clk} -attr xrf 1532 -attr oid 144 -attr @path {/get_square_intensity/get_square_intensity:core/clk}
load net {en} -pin  "reg(slc#24.itm#1)" {en(0)} -attr @path {/get_square_intensity/get_square_intensity:core/en}
load net {arst_n} -pin  "reg(slc#24.itm#1)" {Ra(0)} -attr @path {/get_square_intensity/get_square_intensity:core/arst_n}
load net {slc#24.itm#1(0)} -pin  "reg(slc#24.itm#1)" {Z(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#24.itm#1}
load net {slc#24.itm#1(1)} -pin  "reg(slc#24.itm#1)" {Z(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#24.itm#1}
load net {slc#24.itm#1(2)} -pin  "reg(slc#24.itm#1)" {Z(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#24.itm#1}
load net {slc#24.itm#1(3)} -pin  "reg(slc#24.itm#1)" {Z(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#24.itm#1}
load net {slc#24.itm#1(4)} -pin  "reg(slc#24.itm#1)" {Z(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#24.itm#1}
load net {slc#24.itm#1(5)} -pin  "reg(slc#24.itm#1)" {Z(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#24.itm#1}
load net {slc#24.itm#1(6)} -pin  "reg(slc#24.itm#1)" {Z(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#24.itm#1}
load net {slc#24.itm#1(7)} -pin  "reg(slc#24.itm#1)" {Z(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#24.itm#1}
load inst "reg(slc(acc.imod#1)#3.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 1533 -attr oid 145 -attr @path {/get_square_intensity/get_square_intensity:core/reg(slc(acc.imod#1)#3.itm#1)}
load net {acc.imod#1.sva(1)} -pin  "reg(slc(acc.imod#1)#3.itm#1)" {D(0)} -attr @path {/get_square_intensity/get_square_intensity:core/slc(acc.imod#1.sva)#3.itm}
load net {GND} -pin  "reg(slc(acc.imod#1)#3.itm#1)" {DRa(0)} -attr @path {/get_square_intensity/get_square_intensity:core/C0_1#2}
load net {clk} -pin  "reg(slc(acc.imod#1)#3.itm#1)" {clk} -attr xrf 1534 -attr oid 146 -attr @path {/get_square_intensity/get_square_intensity:core/clk}
load net {en} -pin  "reg(slc(acc.imod#1)#3.itm#1)" {en(0)} -attr @path {/get_square_intensity/get_square_intensity:core/en}
load net {arst_n} -pin  "reg(slc(acc.imod#1)#3.itm#1)" {Ra(0)} -attr @path {/get_square_intensity/get_square_intensity:core/arst_n}
load net {slc(acc.imod#1)#3.itm#1} -pin  "reg(slc(acc.imod#1)#3.itm#1)" {Z(0)} -attr @path {/get_square_intensity/get_square_intensity:core/slc(acc.imod#1)#3.itm#1}
load inst "reg(slc(acc.idiv)#35.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 1535 -attr oid 147 -attr @path {/get_square_intensity/get_square_intensity:core/reg(slc(acc.idiv)#35.itm#1)}
load net {acc.idiv.sva(10)} -pin  "reg(slc(acc.idiv)#35.itm#1)" {D(0)} -attr @path {/get_square_intensity/get_square_intensity:core/slc(acc.idiv.sva)#6.itm}
load net {GND} -pin  "reg(slc(acc.idiv)#35.itm#1)" {DRa(0)} -attr @path {/get_square_intensity/get_square_intensity:core/C0_1#2}
load net {clk} -pin  "reg(slc(acc.idiv)#35.itm#1)" {clk} -attr xrf 1536 -attr oid 148 -attr @path {/get_square_intensity/get_square_intensity:core/clk}
load net {en} -pin  "reg(slc(acc.idiv)#35.itm#1)" {en(0)} -attr @path {/get_square_intensity/get_square_intensity:core/en}
load net {arst_n} -pin  "reg(slc(acc.idiv)#35.itm#1)" {Ra(0)} -attr @path {/get_square_intensity/get_square_intensity:core/arst_n}
load net {slc(acc.idiv)#35.itm#1} -pin  "reg(slc(acc.idiv)#35.itm#1)" {Z(0)} -attr @path {/get_square_intensity/get_square_intensity:core/slc(acc.idiv)#35.itm#1}
load inst "reg(slc(acc.idiv)#29.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 1537 -attr oid 149 -attr @path {/get_square_intensity/get_square_intensity:core/reg(slc(acc.idiv)#29.itm#1)}
load net {acc.idiv.sva(8)} -pin  "reg(slc(acc.idiv)#29.itm#1)" {D(0)} -attr @path {/get_square_intensity/get_square_intensity:core/slc(acc.idiv.sva)#5.itm}
load net {GND} -pin  "reg(slc(acc.idiv)#29.itm#1)" {DRa(0)} -attr @path {/get_square_intensity/get_square_intensity:core/C0_1#2}
load net {clk} -pin  "reg(slc(acc.idiv)#29.itm#1)" {clk} -attr xrf 1538 -attr oid 150 -attr @path {/get_square_intensity/get_square_intensity:core/clk}
load net {en} -pin  "reg(slc(acc.idiv)#29.itm#1)" {en(0)} -attr @path {/get_square_intensity/get_square_intensity:core/en}
load net {arst_n} -pin  "reg(slc(acc.idiv)#29.itm#1)" {Ra(0)} -attr @path {/get_square_intensity/get_square_intensity:core/arst_n}
load net {slc(acc.idiv)#29.itm#1} -pin  "reg(slc(acc.idiv)#29.itm#1)" {Z(0)} -attr @path {/get_square_intensity/get_square_intensity:core/slc(acc.idiv)#29.itm#1}
load inst "not#10" "not(1)" "INTERFACE" -attr xrf 1539 -attr oid 151 -attr @path {/get_square_intensity/get_square_intensity:core/not#10} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod.sva(3)} -pin  "not#10" {A(0)} -attr @path {/get_square_intensity/get_square_intensity:core/slc(acc.imod.sva)#8.itm}
load net {not#10.itm} -pin  "not#10" {Z(0)} -attr @path {/get_square_intensity/get_square_intensity:core/not#10.itm}
load inst "not#23" "not(1)" "INTERFACE" -attr xrf 1540 -attr oid 152 -attr vt c -attr @path {/get_square_intensity/get_square_intensity:core/not#23} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#1.sva(2)} -pin  "not#23" {A(0)} -attr vt c -attr @path {/get_square_intensity/get_square_intensity:core/slc(acc.imod#1.sva)#2.itm}
load net {not#23.itm} -pin  "not#23" {Z(0)} -attr vt c -attr @path {/get_square_intensity/get_square_intensity:core/not#23.itm}
load inst "acc#17" "add(5,-1,4,0,5)" "INTERFACE" -attr xrf 1541 -attr oid 153 -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#17} -attr area 6.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,7)"
load net {PWR} -pin  "acc#17" {A(0)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#104.itm}
load net {acc.idiv.sva(1)} -pin  "acc#17" {A(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#104.itm}
load net {acc.idiv.sva(3)} -pin  "acc#17" {A(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#104.itm}
load net {acc.idiv.sva(4)} -pin  "acc#17" {A(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#104.itm}
load net {PWR} -pin  "acc#17" {A(4)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#104.itm}
load net {acc.idiv.sva(2)} -pin  "acc#17" {B(0)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/conc#105.itm}
load net {not#23.itm} -pin  "acc#17" {B(1)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/conc#105.itm}
load net {PWR} -pin  "acc#17" {B(2)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#105.itm}
load net {not#10.itm} -pin  "acc#17" {B(3)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/conc#105.itm}
load net {acc#17.itm(0)} -pin  "acc#17" {Z(0)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#17.itm}
load net {acc#17.itm(1)} -pin  "acc#17" {Z(1)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#17.itm}
load net {acc#17.itm(2)} -pin  "acc#17" {Z(2)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#17.itm}
load net {acc#17.itm(3)} -pin  "acc#17" {Z(3)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#17.itm}
load net {acc#17.itm(4)} -pin  "acc#17" {Z(4)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#17.itm}
load inst "acc#18" "add(5,1,5,0,7)" "INTERFACE" -attr xrf 1542 -attr oid 154 -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#18} -attr area 6.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,7)"
load net {PWR} -pin  "acc#18" {A(0)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#103.itm}
load net {acc#17.itm(1)} -pin  "acc#18" {A(1)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/conc#103.itm}
load net {acc#17.itm(2)} -pin  "acc#18" {A(2)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/conc#103.itm}
load net {acc#17.itm(3)} -pin  "acc#18" {A(3)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/conc#103.itm}
load net {acc#17.itm(4)} -pin  "acc#18" {A(4)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/conc#103.itm}
load net {acc.idiv.sva(3)} -pin  "acc#18" {B(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#106.itm}
load net {acc.idiv.sva(5)} -pin  "acc#18" {B(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#106.itm}
load net {acc.idiv.sva(5)} -pin  "acc#18" {B(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#106.itm}
load net {GND} -pin  "acc#18" {B(3)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#106.itm}
load net {acc.idiv.sva(5)} -pin  "acc#18" {B(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#106.itm}
load net {acc#18.itm(0)} -pin  "acc#18" {Z(0)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#18.itm}
load net {acc#18.itm(1)} -pin  "acc#18" {Z(1)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#18.itm}
load net {acc#18.itm(2)} -pin  "acc#18" {Z(2)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#18.itm}
load net {acc#18.itm(3)} -pin  "acc#18" {Z(3)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#18.itm}
load net {acc#18.itm(4)} -pin  "acc#18" {Z(4)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#18.itm}
load net {acc#18.itm(5)} -pin  "acc#18" {Z(5)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#18.itm}
load net {acc#18.itm(6)} -pin  "acc#18" {Z(6)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#18.itm}
load inst "reg(slc#16.itm#1)" "reg(6,1,1,-1,0)" "INTERFACE" -attr xrf 1543 -attr oid 155 -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/reg(slc#16.itm#1)}
load net {acc#18.itm(1)} -pin  "reg(slc#16.itm#1)" {D(0)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/slc#16.itm}
load net {acc#18.itm(2)} -pin  "reg(slc#16.itm#1)" {D(1)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/slc#16.itm}
load net {acc#18.itm(3)} -pin  "reg(slc#16.itm#1)" {D(2)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/slc#16.itm}
load net {acc#18.itm(4)} -pin  "reg(slc#16.itm#1)" {D(3)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/slc#16.itm}
load net {acc#18.itm(5)} -pin  "reg(slc#16.itm#1)" {D(4)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/slc#16.itm}
load net {acc#18.itm(6)} -pin  "reg(slc#16.itm#1)" {D(5)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/slc#16.itm}
load net {GND} -pin  "reg(slc#16.itm#1)" {DRa(0)} -attr @path {/get_square_intensity/get_square_intensity:core/C0_6}
load net {GND} -pin  "reg(slc#16.itm#1)" {DRa(1)} -attr @path {/get_square_intensity/get_square_intensity:core/C0_6}
load net {GND} -pin  "reg(slc#16.itm#1)" {DRa(2)} -attr @path {/get_square_intensity/get_square_intensity:core/C0_6}
load net {GND} -pin  "reg(slc#16.itm#1)" {DRa(3)} -attr @path {/get_square_intensity/get_square_intensity:core/C0_6}
load net {GND} -pin  "reg(slc#16.itm#1)" {DRa(4)} -attr @path {/get_square_intensity/get_square_intensity:core/C0_6}
load net {GND} -pin  "reg(slc#16.itm#1)" {DRa(5)} -attr @path {/get_square_intensity/get_square_intensity:core/C0_6}
load net {clk} -pin  "reg(slc#16.itm#1)" {clk} -attr xrf 1544 -attr oid 156 -attr @path {/get_square_intensity/get_square_intensity:core/clk}
load net {en} -pin  "reg(slc#16.itm#1)" {en(0)} -attr @path {/get_square_intensity/get_square_intensity:core/en}
load net {arst_n} -pin  "reg(slc#16.itm#1)" {Ra(0)} -attr @path {/get_square_intensity/get_square_intensity:core/arst_n}
load net {slc#16.itm#1(0)} -pin  "reg(slc#16.itm#1)" {Z(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#16.itm#1}
load net {slc#16.itm#1(1)} -pin  "reg(slc#16.itm#1)" {Z(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#16.itm#1}
load net {slc#16.itm#1(2)} -pin  "reg(slc#16.itm#1)" {Z(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#16.itm#1}
load net {slc#16.itm#1(3)} -pin  "reg(slc#16.itm#1)" {Z(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#16.itm#1}
load net {slc#16.itm#1(4)} -pin  "reg(slc#16.itm#1)" {Z(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#16.itm#1}
load net {slc#16.itm#1(5)} -pin  "reg(slc#16.itm#1)" {Z(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc#16.itm#1}
load inst "reg(slc(acc.imod)#4.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 1545 -attr oid 157 -attr @path {/get_square_intensity/get_square_intensity:core/reg(slc(acc.imod)#4.itm#1)}
load net {acc.imod.sva(1)} -pin  "reg(slc(acc.imod)#4.itm#1)" {D(0)} -attr @path {/get_square_intensity/get_square_intensity:core/slc(acc.imod.sva)#1.itm}
load net {GND} -pin  "reg(slc(acc.imod)#4.itm#1)" {DRa(0)} -attr @path {/get_square_intensity/get_square_intensity:core/C0_1#2}
load net {clk} -pin  "reg(slc(acc.imod)#4.itm#1)" {clk} -attr xrf 1546 -attr oid 158 -attr @path {/get_square_intensity/get_square_intensity:core/clk}
load net {en} -pin  "reg(slc(acc.imod)#4.itm#1)" {en(0)} -attr @path {/get_square_intensity/get_square_intensity:core/en}
load net {arst_n} -pin  "reg(slc(acc.imod)#4.itm#1)" {Ra(0)} -attr @path {/get_square_intensity/get_square_intensity:core/arst_n}
load net {slc(acc.imod)#4.itm#1} -pin  "reg(slc(acc.imod)#4.itm#1)" {Z(0)} -attr @path {/get_square_intensity/get_square_intensity:core/slc(acc.imod)#4.itm#1}
load inst "reg(slc(acc.imod)#6.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 1547 -attr oid 159 -attr @path {/get_square_intensity/get_square_intensity:core/reg(slc(acc.imod)#6.itm#1)}
load net {acc.imod.sva(3)} -pin  "reg(slc(acc.imod)#6.itm#1)" {D(0)} -attr @path {/get_square_intensity/get_square_intensity:core/slc(acc.imod.sva)#6.itm}
load net {GND} -pin  "reg(slc(acc.imod)#6.itm#1)" {DRa(0)} -attr @path {/get_square_intensity/get_square_intensity:core/C0_1#2}
load net {clk} -pin  "reg(slc(acc.imod)#6.itm#1)" {clk} -attr xrf 1548 -attr oid 160 -attr @path {/get_square_intensity/get_square_intensity:core/clk}
load net {en} -pin  "reg(slc(acc.imod)#6.itm#1)" {en(0)} -attr @path {/get_square_intensity/get_square_intensity:core/en}
load net {arst_n} -pin  "reg(slc(acc.imod)#6.itm#1)" {Ra(0)} -attr @path {/get_square_intensity/get_square_intensity:core/arst_n}
load net {slc(acc.imod)#6.itm#1} -pin  "reg(slc(acc.imod)#6.itm#1)" {Z(0)} -attr @path {/get_square_intensity/get_square_intensity:core/slc(acc.imod)#6.itm#1}
load inst "not#7" "not(1)" "INTERFACE" -attr xrf 1549 -attr oid 161 -attr @path {/get_square_intensity/get_square_intensity:core/not#7} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#1.sva(1)} -pin  "not#7" {A(0)} -attr @path {/get_square_intensity/get_square_intensity:core/slc(acc.imod#1.sva)#1.itm}
load net {not#7.itm} -pin  "not#7" {Z(0)} -attr @path {/get_square_intensity/get_square_intensity:core/not#7.itm}
load inst "not#8" "not(1)" "INTERFACE" -attr xrf 1550 -attr oid 162 -attr @path {/get_square_intensity/get_square_intensity:core/not#8} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod#1.sva(2)} -pin  "not#8" {A(0)} -attr @path {/get_square_intensity/get_square_intensity:core/slc(acc.imod#1.sva)#4.itm}
load net {not#8.itm} -pin  "not#8" {Z(0)} -attr @path {/get_square_intensity/get_square_intensity:core/not#8.itm}
load inst "acc#26" "add(3,-1,2,0,3)" "INTERFACE" -attr xrf 1551 -attr oid 163 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#26} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "acc#26" {A(0)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#107.itm}
load net {acc.imod#1.sva(0)} -pin  "acc#26" {A(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#107.itm}
load net {PWR} -pin  "acc#26" {A(2)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#107.itm}
load net {not#8.itm} -pin  "acc#26" {B(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#40.itm}
load net {not#7.itm} -pin  "acc#26" {B(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#40.itm}
load net {acc#26.itm(0)} -pin  "acc#26" {Z(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#26.itm}
load net {acc#26.itm(1)} -pin  "acc#26" {Z(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#26.itm}
load net {acc#26.itm(2)} -pin  "acc#26" {Z(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#26.itm}
load inst "reg(slc#1.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 1552 -attr oid 164 -attr @path {/get_square_intensity/get_square_intensity:core/reg(slc#1.itm#1)}
load net {acc#26.itm(2)} -pin  "reg(slc#1.itm#1)" {D(0)} -attr @path {/get_square_intensity/get_square_intensity:core/slc#25.itm}
load net {GND} -pin  "reg(slc#1.itm#1)" {DRa(0)} -attr @path {/get_square_intensity/get_square_intensity:core/C0_1#2}
load net {clk} -pin  "reg(slc#1.itm#1)" {clk} -attr xrf 1553 -attr oid 165 -attr @path {/get_square_intensity/get_square_intensity:core/clk}
load net {en} -pin  "reg(slc#1.itm#1)" {en(0)} -attr @path {/get_square_intensity/get_square_intensity:core/en}
load net {arst_n} -pin  "reg(slc#1.itm#1)" {Ra(0)} -attr @path {/get_square_intensity/get_square_intensity:core/arst_n}
load net {slc#1.itm#1} -pin  "reg(slc#1.itm#1)" {Z(0)} -attr @path {/get_square_intensity/get_square_intensity:core/slc#1.itm#1}
load inst "reg(slc.itm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 1554 -attr oid 166 -attr @path {/get_square_intensity/get_square_intensity:core/reg(slc.itm#1)}
load net {if#1:acc#7(11)} -pin  "reg(slc.itm#1)" {D(0)} -attr @path {/get_square_intensity/get_square_intensity:core/check_region:aif#1:slc#2.itm}
load net {GND} -pin  "reg(slc.itm#1)" {DRa(0)} -attr @path {/get_square_intensity/get_square_intensity:core/C0_1#2}
load net {clk} -pin  "reg(slc.itm#1)" {clk} -attr xrf 1555 -attr oid 167 -attr @path {/get_square_intensity/get_square_intensity:core/clk}
load net {en} -pin  "reg(slc.itm#1)" {en(0)} -attr @path {/get_square_intensity/get_square_intensity:core/en}
load net {arst_n} -pin  "reg(slc.itm#1)" {Ra(0)} -attr @path {/get_square_intensity/get_square_intensity:core/arst_n}
load net {slc.itm#1} -pin  "reg(slc.itm#1)" {Z(0)} -attr @path {/get_square_intensity/get_square_intensity:core/slc.itm#1}
load inst "check_region:aif#1:aif:not#1" "not(10)" "INTERFACE" -attr xrf 1556 -attr oid 168 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:aif#1:aif:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {y_top_left:rsc:mgc_in_wire.d(0)} -pin  "check_region:aif#1:aif:not#1" {A(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d(1)} -pin  "check_region:aif#1:aif:not#1" {A(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d(2)} -pin  "check_region:aif#1:aif:not#1" {A(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d(3)} -pin  "check_region:aif#1:aif:not#1" {A(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d(4)} -pin  "check_region:aif#1:aif:not#1" {A(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d(5)} -pin  "check_region:aif#1:aif:not#1" {A(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d(6)} -pin  "check_region:aif#1:aif:not#1" {A(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d(7)} -pin  "check_region:aif#1:aif:not#1" {A(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d(8)} -pin  "check_region:aif#1:aif:not#1" {A(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d(9)} -pin  "check_region:aif#1:aif:not#1" {A(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/y_top_left:rsc:mgc_in_wire.d}
load net {check_region:aif#1:aif:not#1.itm(0)} -pin  "check_region:aif#1:aif:not#1" {Z(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:aif#1:aif:not#1.itm}
load net {check_region:aif#1:aif:not#1.itm(1)} -pin  "check_region:aif#1:aif:not#1" {Z(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:aif#1:aif:not#1.itm}
load net {check_region:aif#1:aif:not#1.itm(2)} -pin  "check_region:aif#1:aif:not#1" {Z(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:aif#1:aif:not#1.itm}
load net {check_region:aif#1:aif:not#1.itm(3)} -pin  "check_region:aif#1:aif:not#1" {Z(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:aif#1:aif:not#1.itm}
load net {check_region:aif#1:aif:not#1.itm(4)} -pin  "check_region:aif#1:aif:not#1" {Z(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:aif#1:aif:not#1.itm}
load net {check_region:aif#1:aif:not#1.itm(5)} -pin  "check_region:aif#1:aif:not#1" {Z(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:aif#1:aif:not#1.itm}
load net {check_region:aif#1:aif:not#1.itm(6)} -pin  "check_region:aif#1:aif:not#1" {Z(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:aif#1:aif:not#1.itm}
load net {check_region:aif#1:aif:not#1.itm(7)} -pin  "check_region:aif#1:aif:not#1" {Z(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:aif#1:aif:not#1.itm}
load net {check_region:aif#1:aif:not#1.itm(8)} -pin  "check_region:aif#1:aif:not#1" {Z(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:aif#1:aif:not#1.itm}
load net {check_region:aif#1:aif:not#1.itm(9)} -pin  "check_region:aif#1:aif:not#1" {Z(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:aif#1:aif:not#1.itm}
load inst "check_region:if:acc#1" "add(12,-1,11,0,12)" "INTERFACE" -attr xrf 1557 -attr oid 169 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:if:acc#1} -attr area 13.227600 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,0,12)"
load net {PWR} -pin  "check_region:if:acc#1" {A(0)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#108.itm}
load net {vga_xy:rsc:mgc_in_wire.d(10)} -pin  "check_region:if:acc#1" {A(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#108.itm}
load net {vga_xy:rsc:mgc_in_wire.d(11)} -pin  "check_region:if:acc#1" {A(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#108.itm}
load net {vga_xy:rsc:mgc_in_wire.d(12)} -pin  "check_region:if:acc#1" {A(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#108.itm}
load net {vga_xy:rsc:mgc_in_wire.d(13)} -pin  "check_region:if:acc#1" {A(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#108.itm}
load net {vga_xy:rsc:mgc_in_wire.d(14)} -pin  "check_region:if:acc#1" {A(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#108.itm}
load net {vga_xy:rsc:mgc_in_wire.d(15)} -pin  "check_region:if:acc#1" {A(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#108.itm}
load net {vga_xy:rsc:mgc_in_wire.d(16)} -pin  "check_region:if:acc#1" {A(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#108.itm}
load net {vga_xy:rsc:mgc_in_wire.d(17)} -pin  "check_region:if:acc#1" {A(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#108.itm}
load net {vga_xy:rsc:mgc_in_wire.d(18)} -pin  "check_region:if:acc#1" {A(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#108.itm}
load net {vga_xy:rsc:mgc_in_wire.d(19)} -pin  "check_region:if:acc#1" {A(10)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#108.itm}
load net {PWR} -pin  "check_region:if:acc#1" {A(11)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#108.itm}
load net {PWR} -pin  "check_region:if:acc#1" {B(0)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#109.itm}
load net {check_region:aif#1:aif:not#1.itm(0)} -pin  "check_region:if:acc#1" {B(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#109.itm}
load net {check_region:aif#1:aif:not#1.itm(1)} -pin  "check_region:if:acc#1" {B(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#109.itm}
load net {check_region:aif#1:aif:not#1.itm(2)} -pin  "check_region:if:acc#1" {B(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#109.itm}
load net {check_region:aif#1:aif:not#1.itm(3)} -pin  "check_region:if:acc#1" {B(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#109.itm}
load net {check_region:aif#1:aif:not#1.itm(4)} -pin  "check_region:if:acc#1" {B(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#109.itm}
load net {check_region:aif#1:aif:not#1.itm(5)} -pin  "check_region:if:acc#1" {B(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#109.itm}
load net {check_region:aif#1:aif:not#1.itm(6)} -pin  "check_region:if:acc#1" {B(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#109.itm}
load net {check_region:aif#1:aif:not#1.itm(7)} -pin  "check_region:if:acc#1" {B(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#109.itm}
load net {check_region:aif#1:aif:not#1.itm(8)} -pin  "check_region:if:acc#1" {B(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#109.itm}
load net {check_region:aif#1:aif:not#1.itm(9)} -pin  "check_region:if:acc#1" {B(10)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#109.itm}
load net {check_region:if:acc#1.itm(0)} -pin  "check_region:if:acc#1" {Z(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:if:acc#1.itm}
load net {check_region:if:acc#1.itm(1)} -pin  "check_region:if:acc#1" {Z(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:if:acc#1.itm}
load net {check_region:if:acc#1.itm(2)} -pin  "check_region:if:acc#1" {Z(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:if:acc#1.itm}
load net {check_region:if:acc#1.itm(3)} -pin  "check_region:if:acc#1" {Z(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:if:acc#1.itm}
load net {check_region:if:acc#1.itm(4)} -pin  "check_region:if:acc#1" {Z(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:if:acc#1.itm}
load net {check_region:if:acc#1.itm(5)} -pin  "check_region:if:acc#1" {Z(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:if:acc#1.itm}
load net {check_region:if:acc#1.itm(6)} -pin  "check_region:if:acc#1" {Z(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:if:acc#1.itm}
load net {check_region:if:acc#1.itm(7)} -pin  "check_region:if:acc#1" {Z(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:if:acc#1.itm}
load net {check_region:if:acc#1.itm(8)} -pin  "check_region:if:acc#1" {Z(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:if:acc#1.itm}
load net {check_region:if:acc#1.itm(9)} -pin  "check_region:if:acc#1" {Z(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:if:acc#1.itm}
load net {check_region:if:acc#1.itm(10)} -pin  "check_region:if:acc#1" {Z(10)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:if:acc#1.itm}
load net {check_region:if:acc#1.itm(11)} -pin  "check_region:if:acc#1" {Z(11)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:if:acc#1.itm}
load inst "check_region:if:nor" "nor(4,1)" "INTERFACE" -attr xrf 1558 -attr oid 170 -attr @path {/get_square_intensity/get_square_intensity:core/check_region:if:nor} -attr area 1.380120 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(1,4)"
load net {check_region:if:acc#1.itm(11)} -pin  "check_region:if:nor" {A0(0)} -attr @path {/get_square_intensity/get_square_intensity:core/check_region:if:slc#1.itm}
load net {check_region:aif#1:slc.svs:mx0} -pin  "check_region:if:nor" {A1(0)} -attr @path {/get_square_intensity/get_square_intensity:core/check_region:aif#1:slc.svs:mx0}
load net {check_region:if:acc.itm(11)} -pin  "check_region:if:nor" {A2(0)} -attr @path {/get_square_intensity/get_square_intensity:core/check_region:if:slc.itm}
load net {if#1:acc.itm(11)} -pin  "check_region:if:nor" {A3(0)} -attr @path {/get_square_intensity/get_square_intensity:core/check_region:slc.itm}
load net {check_region:if:nor.itm} -pin  "check_region:if:nor" {Z(0)} -attr @path {/get_square_intensity/get_square_intensity:core/check_region:if:nor.itm}
load inst "reg(check_region:land.lpi.dfm#1)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 1559 -attr oid 171 -attr @path {/get_square_intensity/get_square_intensity:core/reg(check_region:land.lpi.dfm#1)}
load net {check_region:if:nor.itm} -pin  "reg(check_region:land.lpi.dfm#1)" {D(0)} -attr @path {/get_square_intensity/get_square_intensity:core/check_region:if:nor.itm}
load net {GND} -pin  "reg(check_region:land.lpi.dfm#1)" {DRa(0)} -attr @path {/get_square_intensity/get_square_intensity:core/C0_1#2}
load net {clk} -pin  "reg(check_region:land.lpi.dfm#1)" {clk} -attr xrf 1560 -attr oid 172 -attr @path {/get_square_intensity/get_square_intensity:core/clk}
load net {en} -pin  "reg(check_region:land.lpi.dfm#1)" {en(0)} -attr @path {/get_square_intensity/get_square_intensity:core/en}
load net {arst_n} -pin  "reg(check_region:land.lpi.dfm#1)" {Ra(0)} -attr @path {/get_square_intensity/get_square_intensity:core/arst_n}
load net {check_region:land.lpi.dfm#1} -pin  "reg(check_region:land.lpi.dfm#1)" {Z(0)} -attr @path {/get_square_intensity/get_square_intensity:core/check_region:land.lpi.dfm#1}
load inst "reg(check_region:aif#1:slc.svs)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 1561 -attr oid 173 -attr @path {/get_square_intensity/get_square_intensity:core/reg(check_region:aif#1:slc.svs)}
load net {check_region:aif#1:slc.svs:mx0} -pin  "reg(check_region:aif#1:slc.svs)" {D(0)} -attr @path {/get_square_intensity/get_square_intensity:core/check_region:aif#1:slc.svs:mx0}
load net {GND} -pin  "reg(check_region:aif#1:slc.svs)" {DRa(0)} -attr @path {/get_square_intensity/get_square_intensity:core/C0_1#2}
load net {clk} -pin  "reg(check_region:aif#1:slc.svs)" {clk} -attr xrf 1562 -attr oid 174 -attr @path {/get_square_intensity/get_square_intensity:core/clk}
load net {en} -pin  "reg(check_region:aif#1:slc.svs)" {en(0)} -attr @path {/get_square_intensity/get_square_intensity:core/en}
load net {arst_n} -pin  "reg(check_region:aif#1:slc.svs)" {Ra(0)} -attr @path {/get_square_intensity/get_square_intensity:core/arst_n}
load net {check_region:aif#1:slc.svs} -pin  "reg(check_region:aif#1:slc.svs)" {Z(0)} -attr @path {/get_square_intensity/get_square_intensity:core/check_region:aif#1:slc.svs}
load inst "reg(main.stage_0#2)" "reg(1,1,1,-1,0)" "INTERFACE" -attr xrf 1563 -attr oid 175 -attr @path {/get_square_intensity/get_square_intensity:core/reg(main.stage_0#2)}
load net {PWR} -pin  "reg(main.stage_0#2)" {D(0)} -attr @path {/get_square_intensity/get_square_intensity:core/C0_1#1_Not}
load net {GND} -pin  "reg(main.stage_0#2)" {DRa(0)} -attr @path {/get_square_intensity/get_square_intensity:core/C0_1#1}
load net {clk} -pin  "reg(main.stage_0#2)" {clk} -attr xrf 1564 -attr oid 176 -attr @path {/get_square_intensity/get_square_intensity:core/clk}
load net {en} -pin  "reg(main.stage_0#2)" {en(0)} -attr @path {/get_square_intensity/get_square_intensity:core/en}
load net {arst_n} -pin  "reg(main.stage_0#2)" {Ra(0)} -attr @path {/get_square_intensity/get_square_intensity:core/arst_n}
load net {main.stage_0#2} -pin  "reg(main.stage_0#2)" {Z(0)} -attr @path {/get_square_intensity/get_square_intensity:core/main.stage_0#2}
load inst "or" "or(2,1)" "INTERFACE" -attr @path {/get_square_intensity/get_square_intensity:core/or} -attr area 0.730832 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_or(1,2)"
load net {if#1:acc.itm(11)} -pin  "or" {A0(0)} -attr @path {/get_square_intensity/get_square_intensity:core/check_region:slc#1.itm}
load net {check_region:if:acc.itm(11)} -pin  "or" {A1(0)} -attr @path {/get_square_intensity/get_square_intensity:core/check_region:if:slc#3.itm}
load net {or.itm} -pin  "or" {Z(0)} -attr @path {/get_square_intensity/get_square_intensity:core/or.itm}
load inst "mux#2" "mux(2,1)" "INTERFACE" -attr xrf 1565 -attr oid 177 -attr @path {/get_square_intensity/get_square_intensity:core/mux#2} -attr area 0.920423 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(1,1,2)"
load net {check_region:aif#1:slc.svs} -pin  "mux#2" {A0(0)} -attr @path {/get_square_intensity/get_square_intensity:core/check_region:aif#1:slc.svs}
load net {if#1:acc#7(11)} -pin  "mux#2" {A1(0)} -attr @path {/get_square_intensity/get_square_intensity:core/check_region:aif#1:slc#1.itm}
load net {or.itm} -pin  "mux#2" {S(0)} -attr @path {/get_square_intensity/get_square_intensity:core/or.itm}
load net {check_region:aif#1:slc.svs:mx0} -pin  "mux#2" {Z(0)} -attr @path {/get_square_intensity/get_square_intensity:core/check_region:aif#1:slc.svs:mx0}
load inst "check_region:aif:not#1" "not(10)" "INTERFACE" -attr xrf 1566 -attr oid 178 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:aif:not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {x_top_left:rsc:mgc_in_wire.d(0)} -pin  "check_region:aif:not#1" {A(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d(1)} -pin  "check_region:aif:not#1" {A(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d(2)} -pin  "check_region:aif:not#1" {A(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d(3)} -pin  "check_region:aif:not#1" {A(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d(4)} -pin  "check_region:aif:not#1" {A(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d(5)} -pin  "check_region:aif:not#1" {A(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d(6)} -pin  "check_region:aif:not#1" {A(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d(7)} -pin  "check_region:aif:not#1" {A(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d(8)} -pin  "check_region:aif:not#1" {A(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d(9)} -pin  "check_region:aif:not#1" {A(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/x_top_left:rsc:mgc_in_wire.d}
load net {check_region:aif:not#1.itm(0)} -pin  "check_region:aif:not#1" {Z(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:aif:not#1.itm}
load net {check_region:aif:not#1.itm(1)} -pin  "check_region:aif:not#1" {Z(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:aif:not#1.itm}
load net {check_region:aif:not#1.itm(2)} -pin  "check_region:aif:not#1" {Z(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:aif:not#1.itm}
load net {check_region:aif:not#1.itm(3)} -pin  "check_region:aif:not#1" {Z(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:aif:not#1.itm}
load net {check_region:aif:not#1.itm(4)} -pin  "check_region:aif:not#1" {Z(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:aif:not#1.itm}
load net {check_region:aif:not#1.itm(5)} -pin  "check_region:aif:not#1" {Z(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:aif:not#1.itm}
load net {check_region:aif:not#1.itm(6)} -pin  "check_region:aif:not#1" {Z(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:aif:not#1.itm}
load net {check_region:aif:not#1.itm(7)} -pin  "check_region:aif:not#1" {Z(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:aif:not#1.itm}
load net {check_region:aif:not#1.itm(8)} -pin  "check_region:aif:not#1" {Z(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:aif:not#1.itm}
load net {check_region:aif:not#1.itm(9)} -pin  "check_region:aif:not#1" {Z(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:aif:not#1.itm}
load inst "check_region:if:acc" "add(12,-1,11,0,12)" "INTERFACE" -attr xrf 1567 -attr oid 179 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:if:acc} -attr area 13.227600 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,0,12)"
load net {PWR} -pin  "check_region:if:acc" {A(0)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#110.itm}
load net {vga_xy:rsc:mgc_in_wire.d(0)} -pin  "check_region:if:acc" {A(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#110.itm}
load net {vga_xy:rsc:mgc_in_wire.d(1)} -pin  "check_region:if:acc" {A(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#110.itm}
load net {vga_xy:rsc:mgc_in_wire.d(2)} -pin  "check_region:if:acc" {A(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#110.itm}
load net {vga_xy:rsc:mgc_in_wire.d(3)} -pin  "check_region:if:acc" {A(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#110.itm}
load net {vga_xy:rsc:mgc_in_wire.d(4)} -pin  "check_region:if:acc" {A(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#110.itm}
load net {vga_xy:rsc:mgc_in_wire.d(5)} -pin  "check_region:if:acc" {A(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#110.itm}
load net {vga_xy:rsc:mgc_in_wire.d(6)} -pin  "check_region:if:acc" {A(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#110.itm}
load net {vga_xy:rsc:mgc_in_wire.d(7)} -pin  "check_region:if:acc" {A(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#110.itm}
load net {vga_xy:rsc:mgc_in_wire.d(8)} -pin  "check_region:if:acc" {A(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#110.itm}
load net {vga_xy:rsc:mgc_in_wire.d(9)} -pin  "check_region:if:acc" {A(10)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#110.itm}
load net {PWR} -pin  "check_region:if:acc" {A(11)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#110.itm}
load net {PWR} -pin  "check_region:if:acc" {B(0)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#111.itm}
load net {check_region:aif:not#1.itm(0)} -pin  "check_region:if:acc" {B(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#111.itm}
load net {check_region:aif:not#1.itm(1)} -pin  "check_region:if:acc" {B(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#111.itm}
load net {check_region:aif:not#1.itm(2)} -pin  "check_region:if:acc" {B(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#111.itm}
load net {check_region:aif:not#1.itm(3)} -pin  "check_region:if:acc" {B(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#111.itm}
load net {check_region:aif:not#1.itm(4)} -pin  "check_region:if:acc" {B(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#111.itm}
load net {check_region:aif:not#1.itm(5)} -pin  "check_region:if:acc" {B(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#111.itm}
load net {check_region:aif:not#1.itm(6)} -pin  "check_region:if:acc" {B(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#111.itm}
load net {check_region:aif:not#1.itm(7)} -pin  "check_region:if:acc" {B(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#111.itm}
load net {check_region:aif:not#1.itm(8)} -pin  "check_region:if:acc" {B(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#111.itm}
load net {check_region:aif:not#1.itm(9)} -pin  "check_region:if:acc" {B(10)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#111.itm}
load net {check_region:if:acc.itm(0)} -pin  "check_region:if:acc" {Z(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:if:acc.itm}
load net {check_region:if:acc.itm(1)} -pin  "check_region:if:acc" {Z(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:if:acc.itm}
load net {check_region:if:acc.itm(2)} -pin  "check_region:if:acc" {Z(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:if:acc.itm}
load net {check_region:if:acc.itm(3)} -pin  "check_region:if:acc" {Z(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:if:acc.itm}
load net {check_region:if:acc.itm(4)} -pin  "check_region:if:acc" {Z(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:if:acc.itm}
load net {check_region:if:acc.itm(5)} -pin  "check_region:if:acc" {Z(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:if:acc.itm}
load net {check_region:if:acc.itm(6)} -pin  "check_region:if:acc" {Z(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:if:acc.itm}
load net {check_region:if:acc.itm(7)} -pin  "check_region:if:acc" {Z(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:if:acc.itm}
load net {check_region:if:acc.itm(8)} -pin  "check_region:if:acc" {Z(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:if:acc.itm}
load net {check_region:if:acc.itm(9)} -pin  "check_region:if:acc" {Z(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:if:acc.itm}
load net {check_region:if:acc.itm(10)} -pin  "check_region:if:acc" {Z(10)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:if:acc.itm}
load net {check_region:if:acc.itm(11)} -pin  "check_region:if:acc" {Z(11)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/check_region:if:acc.itm}
load inst "vga_x:not" "not(10)" "INTERFACE" -attr xrf 1568 -attr oid 180 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/vga_x:not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {vga_xy:rsc:mgc_in_wire.d(0)} -pin  "vga_x:not" {A(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(vga_xy:rsc:mgc_in_wire.d)#1.itm}
load net {vga_xy:rsc:mgc_in_wire.d(1)} -pin  "vga_x:not" {A(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(vga_xy:rsc:mgc_in_wire.d)#1.itm}
load net {vga_xy:rsc:mgc_in_wire.d(2)} -pin  "vga_x:not" {A(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(vga_xy:rsc:mgc_in_wire.d)#1.itm}
load net {vga_xy:rsc:mgc_in_wire.d(3)} -pin  "vga_x:not" {A(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(vga_xy:rsc:mgc_in_wire.d)#1.itm}
load net {vga_xy:rsc:mgc_in_wire.d(4)} -pin  "vga_x:not" {A(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(vga_xy:rsc:mgc_in_wire.d)#1.itm}
load net {vga_xy:rsc:mgc_in_wire.d(5)} -pin  "vga_x:not" {A(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(vga_xy:rsc:mgc_in_wire.d)#1.itm}
load net {vga_xy:rsc:mgc_in_wire.d(6)} -pin  "vga_x:not" {A(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(vga_xy:rsc:mgc_in_wire.d)#1.itm}
load net {vga_xy:rsc:mgc_in_wire.d(7)} -pin  "vga_x:not" {A(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(vga_xy:rsc:mgc_in_wire.d)#1.itm}
load net {vga_xy:rsc:mgc_in_wire.d(8)} -pin  "vga_x:not" {A(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(vga_xy:rsc:mgc_in_wire.d)#1.itm}
load net {vga_xy:rsc:mgc_in_wire.d(9)} -pin  "vga_x:not" {A(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(vga_xy:rsc:mgc_in_wire.d)#1.itm}
load net {vga_x:not.itm(0)} -pin  "vga_x:not" {Z(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/vga_x:not.itm}
load net {vga_x:not.itm(1)} -pin  "vga_x:not" {Z(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/vga_x:not.itm}
load net {vga_x:not.itm(2)} -pin  "vga_x:not" {Z(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/vga_x:not.itm}
load net {vga_x:not.itm(3)} -pin  "vga_x:not" {Z(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/vga_x:not.itm}
load net {vga_x:not.itm(4)} -pin  "vga_x:not" {Z(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/vga_x:not.itm}
load net {vga_x:not.itm(5)} -pin  "vga_x:not" {Z(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/vga_x:not.itm}
load net {vga_x:not.itm(6)} -pin  "vga_x:not" {Z(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/vga_x:not.itm}
load net {vga_x:not.itm(7)} -pin  "vga_x:not" {Z(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/vga_x:not.itm}
load net {vga_x:not.itm(8)} -pin  "vga_x:not" {Z(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/vga_x:not.itm}
load net {vga_x:not.itm(9)} -pin  "vga_x:not" {Z(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/vga_x:not.itm}
load inst "if#1:acc#2" "add(11,0,11,0,12)" "INTERFACE" -attr xrf 1569 -attr oid 181 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#2} -attr area 12.232538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12)"
load net {PWR} -pin  "if#1:acc#2" {A(0)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#112.itm}
load net {width:rsc:mgc_in_wire.d(0)} -pin  "if#1:acc#2" {A(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#112.itm}
load net {width:rsc:mgc_in_wire.d(1)} -pin  "if#1:acc#2" {A(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#112.itm}
load net {width:rsc:mgc_in_wire.d(2)} -pin  "if#1:acc#2" {A(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#112.itm}
load net {width:rsc:mgc_in_wire.d(3)} -pin  "if#1:acc#2" {A(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#112.itm}
load net {width:rsc:mgc_in_wire.d(4)} -pin  "if#1:acc#2" {A(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#112.itm}
load net {width:rsc:mgc_in_wire.d(5)} -pin  "if#1:acc#2" {A(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#112.itm}
load net {width:rsc:mgc_in_wire.d(6)} -pin  "if#1:acc#2" {A(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#112.itm}
load net {width:rsc:mgc_in_wire.d(7)} -pin  "if#1:acc#2" {A(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#112.itm}
load net {width:rsc:mgc_in_wire.d(8)} -pin  "if#1:acc#2" {A(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#112.itm}
load net {width:rsc:mgc_in_wire.d(9)} -pin  "if#1:acc#2" {A(10)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#112.itm}
load net {PWR} -pin  "if#1:acc#2" {B(0)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#113.itm}
load net {vga_x:not.itm(0)} -pin  "if#1:acc#2" {B(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#113.itm}
load net {vga_x:not.itm(1)} -pin  "if#1:acc#2" {B(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#113.itm}
load net {vga_x:not.itm(2)} -pin  "if#1:acc#2" {B(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#113.itm}
load net {vga_x:not.itm(3)} -pin  "if#1:acc#2" {B(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#113.itm}
load net {vga_x:not.itm(4)} -pin  "if#1:acc#2" {B(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#113.itm}
load net {vga_x:not.itm(5)} -pin  "if#1:acc#2" {B(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#113.itm}
load net {vga_x:not.itm(6)} -pin  "if#1:acc#2" {B(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#113.itm}
load net {vga_x:not.itm(7)} -pin  "if#1:acc#2" {B(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#113.itm}
load net {vga_x:not.itm(8)} -pin  "if#1:acc#2" {B(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#113.itm}
load net {vga_x:not.itm(9)} -pin  "if#1:acc#2" {B(10)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#113.itm}
load net {if#1:acc#2.itm(0)} -pin  "if#1:acc#2" {Z(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#2.itm}
load net {if#1:acc#2.itm(1)} -pin  "if#1:acc#2" {Z(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#2.itm}
load net {if#1:acc#2.itm(2)} -pin  "if#1:acc#2" {Z(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#2.itm}
load net {if#1:acc#2.itm(3)} -pin  "if#1:acc#2" {Z(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#2.itm}
load net {if#1:acc#2.itm(4)} -pin  "if#1:acc#2" {Z(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#2.itm}
load net {if#1:acc#2.itm(5)} -pin  "if#1:acc#2" {Z(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#2.itm}
load net {if#1:acc#2.itm(6)} -pin  "if#1:acc#2" {Z(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#2.itm}
load net {if#1:acc#2.itm(7)} -pin  "if#1:acc#2" {Z(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#2.itm}
load net {if#1:acc#2.itm(8)} -pin  "if#1:acc#2" {Z(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#2.itm}
load net {if#1:acc#2.itm(9)} -pin  "if#1:acc#2" {Z(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#2.itm}
load net {if#1:acc#2.itm(10)} -pin  "if#1:acc#2" {Z(10)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#2.itm}
load net {if#1:acc#2.itm(11)} -pin  "if#1:acc#2" {Z(11)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#2.itm}
load inst "if#1:acc" "add(11,0,11,1,12)" "INTERFACE" -attr xrf 1570 -attr oid 182 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc} -attr area 12.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,1,12)"
load net {if#1:acc#2.itm(1)} -pin  "if#1:acc" {A(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:slc.itm}
load net {if#1:acc#2.itm(2)} -pin  "if#1:acc" {A(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:slc.itm}
load net {if#1:acc#2.itm(3)} -pin  "if#1:acc" {A(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:slc.itm}
load net {if#1:acc#2.itm(4)} -pin  "if#1:acc" {A(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:slc.itm}
load net {if#1:acc#2.itm(5)} -pin  "if#1:acc" {A(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:slc.itm}
load net {if#1:acc#2.itm(6)} -pin  "if#1:acc" {A(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:slc.itm}
load net {if#1:acc#2.itm(7)} -pin  "if#1:acc" {A(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:slc.itm}
load net {if#1:acc#2.itm(8)} -pin  "if#1:acc" {A(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:slc.itm}
load net {if#1:acc#2.itm(9)} -pin  "if#1:acc" {A(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:slc.itm}
load net {if#1:acc#2.itm(10)} -pin  "if#1:acc" {A(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:slc.itm}
load net {if#1:acc#2.itm(11)} -pin  "if#1:acc" {A(10)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:slc.itm}
load net {x_top_left:rsc:mgc_in_wire.d(0)} -pin  "if#1:acc" {B(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#114.itm}
load net {x_top_left:rsc:mgc_in_wire.d(1)} -pin  "if#1:acc" {B(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#114.itm}
load net {x_top_left:rsc:mgc_in_wire.d(2)} -pin  "if#1:acc" {B(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#114.itm}
load net {x_top_left:rsc:mgc_in_wire.d(3)} -pin  "if#1:acc" {B(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#114.itm}
load net {x_top_left:rsc:mgc_in_wire.d(4)} -pin  "if#1:acc" {B(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#114.itm}
load net {x_top_left:rsc:mgc_in_wire.d(5)} -pin  "if#1:acc" {B(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#114.itm}
load net {x_top_left:rsc:mgc_in_wire.d(6)} -pin  "if#1:acc" {B(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#114.itm}
load net {x_top_left:rsc:mgc_in_wire.d(7)} -pin  "if#1:acc" {B(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#114.itm}
load net {x_top_left:rsc:mgc_in_wire.d(8)} -pin  "if#1:acc" {B(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#114.itm}
load net {x_top_left:rsc:mgc_in_wire.d(9)} -pin  "if#1:acc" {B(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#114.itm}
load net {PWR} -pin  "if#1:acc" {B(10)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#114.itm}
load net {if#1:acc.itm(0)} -pin  "if#1:acc" {Z(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc.itm}
load net {if#1:acc.itm(1)} -pin  "if#1:acc" {Z(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc.itm}
load net {if#1:acc.itm(2)} -pin  "if#1:acc" {Z(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc.itm}
load net {if#1:acc.itm(3)} -pin  "if#1:acc" {Z(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc.itm}
load net {if#1:acc.itm(4)} -pin  "if#1:acc" {Z(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc.itm}
load net {if#1:acc.itm(5)} -pin  "if#1:acc" {Z(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc.itm}
load net {if#1:acc.itm(6)} -pin  "if#1:acc" {Z(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc.itm}
load net {if#1:acc.itm(7)} -pin  "if#1:acc" {Z(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc.itm}
load net {if#1:acc.itm(8)} -pin  "if#1:acc" {Z(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc.itm}
load net {if#1:acc.itm(9)} -pin  "if#1:acc" {Z(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc.itm}
load net {if#1:acc.itm(10)} -pin  "if#1:acc" {Z(10)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc.itm}
load net {if#1:acc.itm(11)} -pin  "if#1:acc" {Z(11)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc.itm}
load inst "not#15" "not(1)" "INTERFACE" -attr xrf 1571 -attr oid 183 -attr @path {/get_square_intensity/get_square_intensity:core/not#15} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod.sva(3)} -pin  "not#15" {A(0)} -attr @path {/get_square_intensity/get_square_intensity:core/slc(acc.imod.sva)#5.itm}
load net {not#15.itm} -pin  "not#15" {Z(0)} -attr @path {/get_square_intensity/get_square_intensity:core/not#15.itm}
load inst "acc#16" "add(1,1,1,0,2)" "INTERFACE" -attr xrf 1572 -attr oid 184 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#16} -attr area 2.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2)"
load net {not#15.itm} -pin  "acc#16" {A(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/not#15.itm}
load net {acc.imod.sva(0)} -pin  "acc#16" {B(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(acc.imod.sva)#3.itm}
load net {acc#16.itm(0)} -pin  "acc#16" {Z(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#16.itm}
load net {acc#16.itm(1)} -pin  "acc#16" {Z(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#16.itm}
load inst "not#6" "not(1)" "INTERFACE" -attr xrf 1573 -attr oid 185 -attr vt c -attr @path {/get_square_intensity/get_square_intensity:core/not#6} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.imod.sva(1)} -pin  "not#6" {A(0)} -attr vt c -attr @path {/get_square_intensity/get_square_intensity:core/slc(acc.imod.sva)#4.itm}
load net {not#6.itm} -pin  "not#6" {Z(0)} -attr vt c -attr @path {/get_square_intensity/get_square_intensity:core/not#6.itm}
load inst "acc#15" "add(1,0,1,0,2)" "INTERFACE" -attr xrf 1574 -attr oid 186 -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#15} -attr area 2.319458 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,0,2)"
load net {not#6.itm} -pin  "acc#15" {A(0)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/not#6.itm}
load net {acc.imod.sva(2)} -pin  "acc#15" {B(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(acc.imod.sva)#2.itm}
load net {acc#15.itm(0)} -pin  "acc#15" {Z(0)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#15.itm}
load net {acc#15.itm(1)} -pin  "acc#15" {Z(1)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#15.itm}
load inst "acc#3" "add(2,1,2,0,3)" "INTERFACE" -attr xrf 1575 -attr oid 187 -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#3} -attr area 3.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,1,3)"
load net {acc#16.itm(0)} -pin  "acc#3" {A(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#16.itm}
load net {acc#16.itm(1)} -pin  "acc#3" {A(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#16.itm}
load net {acc#15.itm(0)} -pin  "acc#3" {B(0)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#15.itm}
load net {acc#15.itm(1)} -pin  "acc#3" {B(1)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#15.itm}
load net {acc.imod#1.sva(0)} -pin  "acc#3" {Z(0)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc.imod#1.sva}
load net {acc.imod#1.sva(1)} -pin  "acc#3" {Z(1)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc.imod#1.sva}
load net {acc.imod#1.sva(2)} -pin  "acc#3" {Z(2)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc.imod#1.sva}
load inst "not#1" "not(1)" "INTERFACE" -attr xrf 1576 -attr oid 188 -attr vt c -attr @path {/get_square_intensity/get_square_intensity:core/not#1} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.idiv.sva(3)} -pin  "not#1" {A(0)} -attr vt c -attr @path {/get_square_intensity/get_square_intensity:core/slc(acc.idiv.sva)#4.itm}
load net {not#1.itm} -pin  "not#1" {Z(0)} -attr vt c -attr @path {/get_square_intensity/get_square_intensity:core/not#1.itm}
load inst "acc#11" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 1577 -attr oid 189 -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#11} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "acc#11" {A(0)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#117.itm}
load net {not#1.itm} -pin  "acc#11" {A(1)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/conc#117.itm}
load net {acc.idiv.sva(8)} -pin  "acc#11" {B(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#14.itm}
load net {acc.idiv.sva(4)} -pin  "acc#11" {B(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#14.itm}
load net {acc#11.itm(0)} -pin  "acc#11" {Z(0)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#11.itm}
load net {acc#11.itm(1)} -pin  "acc#11" {Z(1)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#11.itm}
load net {acc#11.itm(2)} -pin  "acc#11" {Z(2)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#11.itm}
load inst "not#2" "not(1)" "INTERFACE" -attr xrf 1578 -attr oid 190 -attr @path {/get_square_intensity/get_square_intensity:core/not#2} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.idiv.sva(5)} -pin  "not#2" {A(0)} -attr @path {/get_square_intensity/get_square_intensity:core/slc(acc.idiv.sva)#3.itm}
load net {not#2.itm} -pin  "not#2" {Z(0)} -attr @path {/get_square_intensity/get_square_intensity:core/not#2.itm}
load inst "not#3" "not(1)" "INTERFACE" -attr xrf 1579 -attr oid 191 -attr @path {/get_square_intensity/get_square_intensity:core/not#3} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.idiv.sva(7)} -pin  "not#3" {A(0)} -attr @path {/get_square_intensity/get_square_intensity:core/slc(acc.idiv.sva)#28.itm}
load net {not#3.itm} -pin  "not#3" {Z(0)} -attr @path {/get_square_intensity/get_square_intensity:core/not#3.itm}
load inst "acc#10" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 1580 -attr oid 192 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#10} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "acc#10" {A(0)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#118.itm}
load net {not#2.itm} -pin  "acc#10" {A(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#118.itm}
load net {not#3.itm} -pin  "acc#10" {B(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#12.itm}
load net {acc.idiv.sva(6)} -pin  "acc#10" {B(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#12.itm}
load net {acc#10.itm(0)} -pin  "acc#10" {Z(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#10.itm}
load net {acc#10.itm(1)} -pin  "acc#10" {Z(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#10.itm}
load net {acc#10.itm(2)} -pin  "acc#10" {Z(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#10.itm}
load inst "acc#13" "add(3,0,3,0,4)" "INTERFACE" -attr xrf 1581 -attr oid 193 -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#13} -attr area 4.302074 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {PWR} -pin  "acc#13" {A(0)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#116.itm}
load net {acc#11.itm(1)} -pin  "acc#13" {A(1)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/conc#116.itm}
load net {acc#11.itm(2)} -pin  "acc#13" {A(2)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/conc#116.itm}
load net {acc.idiv.sva(10)} -pin  "acc#13" {B(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#18.itm}
load net {acc#10.itm(1)} -pin  "acc#13" {B(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#18.itm}
load net {acc#10.itm(2)} -pin  "acc#13" {B(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#18.itm}
load net {acc#13.itm(0)} -pin  "acc#13" {Z(0)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#13.itm}
load net {acc#13.itm(1)} -pin  "acc#13" {Z(1)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#13.itm}
load net {acc#13.itm(2)} -pin  "acc#13" {Z(2)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#13.itm}
load net {acc#13.itm(3)} -pin  "acc#13" {Z(3)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#13.itm}
load inst "not" "not(1)" "INTERFACE" -attr xrf 1582 -attr oid 194 -attr @path {/get_square_intensity/get_square_intensity:core/not} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.idiv.sva(1)} -pin  "not" {A(0)} -attr @path {/get_square_intensity/get_square_intensity:core/slc(acc.idiv.sva)#1.itm}
load net {not.itm} -pin  "not" {Z(0)} -attr @path {/get_square_intensity/get_square_intensity:core/not.itm}
load inst "not#4" "not(1)" "INTERFACE" -attr xrf 1583 -attr oid 195 -attr @path {/get_square_intensity/get_square_intensity:core/not#4} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.idiv.sva(9)} -pin  "not#4" {A(0)} -attr @path {/get_square_intensity/get_square_intensity:core/slc(acc.idiv.sva)#22.itm}
load net {not#4.itm} -pin  "not#4" {Z(0)} -attr @path {/get_square_intensity/get_square_intensity:core/not#4.itm}
load inst "acc#12" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 1584 -attr oid 196 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#12} -attr area 3.310766 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {PWR} -pin  "acc#12" {A(0)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#119.itm}
load net {not.itm} -pin  "acc#12" {A(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#119.itm}
load net {not#4.itm} -pin  "acc#12" {B(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#16.itm}
load net {acc.idiv.sva(2)} -pin  "acc#12" {B(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#16.itm}
load net {acc#12.itm(0)} -pin  "acc#12" {Z(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#12.itm}
load net {acc#12.itm(1)} -pin  "acc#12" {Z(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#12.itm}
load net {acc#12.itm(2)} -pin  "acc#12" {Z(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/acc#12.itm}
load inst "not#5" "not(1)" "INTERFACE" -attr xrf 1585 -attr oid 197 -attr @path {/get_square_intensity/get_square_intensity:core/not#5} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(1)"
load net {acc.idiv.sva(11)} -pin  "not#5" {A(0)} -attr @path {/get_square_intensity/get_square_intensity:core/slc(acc.idiv.sva)#15.itm}
load net {not#5.itm} -pin  "not#5" {Z(0)} -attr @path {/get_square_intensity/get_square_intensity:core/not#5.itm}
load inst "acc#14" "add(4,0,3,0,5)" "INTERFACE" -attr xrf 1586 -attr oid 198 -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#14} -attr area 5.297136 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,3,0,5)"
load net {PWR} -pin  "acc#14" {A(0)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#115.itm}
load net {acc#13.itm(1)} -pin  "acc#14" {A(1)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/conc#115.itm}
load net {acc#13.itm(2)} -pin  "acc#14" {A(2)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/conc#115.itm}
load net {acc#13.itm(3)} -pin  "acc#14" {A(3)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/conc#115.itm}
load net {not#5.itm} -pin  "acc#14" {B(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#20.itm}
load net {acc#12.itm(1)} -pin  "acc#14" {B(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#20.itm}
load net {acc#12.itm(2)} -pin  "acc#14" {B(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#20.itm}
load net {acc#14.itm(0)} -pin  "acc#14" {Z(0)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#14.itm}
load net {acc#14.itm(1)} -pin  "acc#14" {Z(1)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#14.itm}
load net {acc#14.itm(2)} -pin  "acc#14" {Z(2)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#14.itm}
load net {acc#14.itm(3)} -pin  "acc#14" {Z(3)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#14.itm}
load net {acc#14.itm(4)} -pin  "acc#14" {Z(4)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#14.itm}
load inst "acc#2" "add(4,-1,4,-1,4)" "INTERFACE" -attr xrf 1587 -attr oid 199 -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#2} -attr area 5.293382 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,4)"
load net {acc#14.itm(1)} -pin  "acc#2" {A(0)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/slc#14.itm}
load net {acc#14.itm(2)} -pin  "acc#2" {A(1)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/slc#14.itm}
load net {acc#14.itm(3)} -pin  "acc#2" {A(2)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/slc#14.itm}
load net {acc#14.itm(4)} -pin  "acc#2" {A(3)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/slc#14.itm}
load net {acc.idiv.sva(0)} -pin  "acc#2" {B(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#120.itm}
load net {PWR} -pin  "acc#2" {B(1)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#120.itm}
load net {GND} -pin  "acc#2" {B(2)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#120.itm}
load net {PWR} -pin  "acc#2" {B(3)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#120.itm}
load net {acc.imod.sva(0)} -pin  "acc#2" {Z(0)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc.imod.sva}
load net {acc.imod.sva(1)} -pin  "acc#2" {Z(1)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc.imod.sva}
load net {acc.imod.sva(2)} -pin  "acc#2" {Z(2)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc.imod.sva}
load net {acc.imod.sva(3)} -pin  "acc#2" {Z(3)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc.imod.sva}
load inst "acc#9" "add(10,0,10,0,11)" "INTERFACE" -attr xrf 1588 -attr oid 200 -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#9} -attr area 11.241230 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11)"
load net {video_in:rsc:mgc_in_wire.d(10)} -pin  "acc#9" {A(0)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/slc(video_in:rsc:mgc_in_wire.d).itm}
load net {video_in:rsc:mgc_in_wire.d(11)} -pin  "acc#9" {A(1)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/slc(video_in:rsc:mgc_in_wire.d).itm}
load net {video_in:rsc:mgc_in_wire.d(12)} -pin  "acc#9" {A(2)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/slc(video_in:rsc:mgc_in_wire.d).itm}
load net {video_in:rsc:mgc_in_wire.d(13)} -pin  "acc#9" {A(3)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/slc(video_in:rsc:mgc_in_wire.d).itm}
load net {video_in:rsc:mgc_in_wire.d(14)} -pin  "acc#9" {A(4)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/slc(video_in:rsc:mgc_in_wire.d).itm}
load net {video_in:rsc:mgc_in_wire.d(15)} -pin  "acc#9" {A(5)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/slc(video_in:rsc:mgc_in_wire.d).itm}
load net {video_in:rsc:mgc_in_wire.d(16)} -pin  "acc#9" {A(6)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/slc(video_in:rsc:mgc_in_wire.d).itm}
load net {video_in:rsc:mgc_in_wire.d(17)} -pin  "acc#9" {A(7)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/slc(video_in:rsc:mgc_in_wire.d).itm}
load net {video_in:rsc:mgc_in_wire.d(18)} -pin  "acc#9" {A(8)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/slc(video_in:rsc:mgc_in_wire.d).itm}
load net {video_in:rsc:mgc_in_wire.d(19)} -pin  "acc#9" {A(9)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/slc(video_in:rsc:mgc_in_wire.d).itm}
load net {video_in:rsc:mgc_in_wire.d(20)} -pin  "acc#9" {B(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(video_in:rsc:mgc_in_wire.d)#1.itm}
load net {video_in:rsc:mgc_in_wire.d(21)} -pin  "acc#9" {B(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(video_in:rsc:mgc_in_wire.d)#1.itm}
load net {video_in:rsc:mgc_in_wire.d(22)} -pin  "acc#9" {B(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(video_in:rsc:mgc_in_wire.d)#1.itm}
load net {video_in:rsc:mgc_in_wire.d(23)} -pin  "acc#9" {B(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(video_in:rsc:mgc_in_wire.d)#1.itm}
load net {video_in:rsc:mgc_in_wire.d(24)} -pin  "acc#9" {B(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(video_in:rsc:mgc_in_wire.d)#1.itm}
load net {video_in:rsc:mgc_in_wire.d(25)} -pin  "acc#9" {B(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(video_in:rsc:mgc_in_wire.d)#1.itm}
load net {video_in:rsc:mgc_in_wire.d(26)} -pin  "acc#9" {B(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(video_in:rsc:mgc_in_wire.d)#1.itm}
load net {video_in:rsc:mgc_in_wire.d(27)} -pin  "acc#9" {B(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(video_in:rsc:mgc_in_wire.d)#1.itm}
load net {video_in:rsc:mgc_in_wire.d(28)} -pin  "acc#9" {B(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(video_in:rsc:mgc_in_wire.d)#1.itm}
load net {video_in:rsc:mgc_in_wire.d(29)} -pin  "acc#9" {B(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(video_in:rsc:mgc_in_wire.d)#1.itm}
load net {acc#9.itm(0)} -pin  "acc#9" {Z(0)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#9.itm}
load net {acc#9.itm(1)} -pin  "acc#9" {Z(1)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#9.itm}
load net {acc#9.itm(2)} -pin  "acc#9" {Z(2)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#9.itm}
load net {acc#9.itm(3)} -pin  "acc#9" {Z(3)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#9.itm}
load net {acc#9.itm(4)} -pin  "acc#9" {Z(4)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#9.itm}
load net {acc#9.itm(5)} -pin  "acc#9" {Z(5)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#9.itm}
load net {acc#9.itm(6)} -pin  "acc#9" {Z(6)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#9.itm}
load net {acc#9.itm(7)} -pin  "acc#9" {Z(7)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#9.itm}
load net {acc#9.itm(8)} -pin  "acc#9" {Z(8)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#9.itm}
load net {acc#9.itm(9)} -pin  "acc#9" {Z(9)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#9.itm}
load net {acc#9.itm(10)} -pin  "acc#9" {Z(10)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#9.itm}
load inst "acc" "add(11,0,10,0,12)" "INTERFACE" -attr xrf 1589 -attr oid 201 -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc} -attr area 12.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,1,12)"
load net {acc#9.itm(0)} -pin  "acc" {A(0)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#9.itm}
load net {acc#9.itm(1)} -pin  "acc" {A(1)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#9.itm}
load net {acc#9.itm(2)} -pin  "acc" {A(2)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#9.itm}
load net {acc#9.itm(3)} -pin  "acc" {A(3)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#9.itm}
load net {acc#9.itm(4)} -pin  "acc" {A(4)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#9.itm}
load net {acc#9.itm(5)} -pin  "acc" {A(5)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#9.itm}
load net {acc#9.itm(6)} -pin  "acc" {A(6)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#9.itm}
load net {acc#9.itm(7)} -pin  "acc" {A(7)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#9.itm}
load net {acc#9.itm(8)} -pin  "acc" {A(8)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#9.itm}
load net {acc#9.itm(9)} -pin  "acc" {A(9)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#9.itm}
load net {acc#9.itm(10)} -pin  "acc" {A(10)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc#9.itm}
load net {video_in:rsc:mgc_in_wire.d(0)} -pin  "acc" {B(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(video_in:rsc:mgc_in_wire.d)#2.itm}
load net {video_in:rsc:mgc_in_wire.d(1)} -pin  "acc" {B(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(video_in:rsc:mgc_in_wire.d)#2.itm}
load net {video_in:rsc:mgc_in_wire.d(2)} -pin  "acc" {B(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(video_in:rsc:mgc_in_wire.d)#2.itm}
load net {video_in:rsc:mgc_in_wire.d(3)} -pin  "acc" {B(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(video_in:rsc:mgc_in_wire.d)#2.itm}
load net {video_in:rsc:mgc_in_wire.d(4)} -pin  "acc" {B(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(video_in:rsc:mgc_in_wire.d)#2.itm}
load net {video_in:rsc:mgc_in_wire.d(5)} -pin  "acc" {B(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(video_in:rsc:mgc_in_wire.d)#2.itm}
load net {video_in:rsc:mgc_in_wire.d(6)} -pin  "acc" {B(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(video_in:rsc:mgc_in_wire.d)#2.itm}
load net {video_in:rsc:mgc_in_wire.d(7)} -pin  "acc" {B(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(video_in:rsc:mgc_in_wire.d)#2.itm}
load net {video_in:rsc:mgc_in_wire.d(8)} -pin  "acc" {B(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(video_in:rsc:mgc_in_wire.d)#2.itm}
load net {video_in:rsc:mgc_in_wire.d(9)} -pin  "acc" {B(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(video_in:rsc:mgc_in_wire.d)#2.itm}
load net {acc.idiv.sva(0)} -pin  "acc" {Z(0)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc.idiv.sva}
load net {acc.idiv.sva(1)} -pin  "acc" {Z(1)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc.idiv.sva}
load net {acc.idiv.sva(2)} -pin  "acc" {Z(2)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc.idiv.sva}
load net {acc.idiv.sva(3)} -pin  "acc" {Z(3)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc.idiv.sva}
load net {acc.idiv.sva(4)} -pin  "acc" {Z(4)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc.idiv.sva}
load net {acc.idiv.sva(5)} -pin  "acc" {Z(5)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc.idiv.sva}
load net {acc.idiv.sva(6)} -pin  "acc" {Z(6)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc.idiv.sva}
load net {acc.idiv.sva(7)} -pin  "acc" {Z(7)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc.idiv.sva}
load net {acc.idiv.sva(8)} -pin  "acc" {Z(8)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc.idiv.sva}
load net {acc.idiv.sva(9)} -pin  "acc" {Z(9)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc.idiv.sva}
load net {acc.idiv.sva(10)} -pin  "acc" {Z(10)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc.idiv.sva}
load net {acc.idiv.sva(11)} -pin  "acc" {Z(11)} -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core/acc.idiv.sva}
load inst "vga_y:not#2" "not(10)" "INTERFACE" -attr xrf 1590 -attr oid 202 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/vga_y:not#2} -attr area 0.001000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_not(10)"
load net {vga_xy:rsc:mgc_in_wire.d(10)} -pin  "vga_y:not#2" {A(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(vga_xy:rsc:mgc_in_wire.d).itm}
load net {vga_xy:rsc:mgc_in_wire.d(11)} -pin  "vga_y:not#2" {A(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(vga_xy:rsc:mgc_in_wire.d).itm}
load net {vga_xy:rsc:mgc_in_wire.d(12)} -pin  "vga_y:not#2" {A(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(vga_xy:rsc:mgc_in_wire.d).itm}
load net {vga_xy:rsc:mgc_in_wire.d(13)} -pin  "vga_y:not#2" {A(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(vga_xy:rsc:mgc_in_wire.d).itm}
load net {vga_xy:rsc:mgc_in_wire.d(14)} -pin  "vga_y:not#2" {A(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(vga_xy:rsc:mgc_in_wire.d).itm}
load net {vga_xy:rsc:mgc_in_wire.d(15)} -pin  "vga_y:not#2" {A(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(vga_xy:rsc:mgc_in_wire.d).itm}
load net {vga_xy:rsc:mgc_in_wire.d(16)} -pin  "vga_y:not#2" {A(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(vga_xy:rsc:mgc_in_wire.d).itm}
load net {vga_xy:rsc:mgc_in_wire.d(17)} -pin  "vga_y:not#2" {A(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(vga_xy:rsc:mgc_in_wire.d).itm}
load net {vga_xy:rsc:mgc_in_wire.d(18)} -pin  "vga_y:not#2" {A(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(vga_xy:rsc:mgc_in_wire.d).itm}
load net {vga_xy:rsc:mgc_in_wire.d(19)} -pin  "vga_y:not#2" {A(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/slc(vga_xy:rsc:mgc_in_wire.d).itm}
load net {vga_y:not#2.itm(0)} -pin  "vga_y:not#2" {Z(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/vga_y:not#2.itm}
load net {vga_y:not#2.itm(1)} -pin  "vga_y:not#2" {Z(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/vga_y:not#2.itm}
load net {vga_y:not#2.itm(2)} -pin  "vga_y:not#2" {Z(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/vga_y:not#2.itm}
load net {vga_y:not#2.itm(3)} -pin  "vga_y:not#2" {Z(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/vga_y:not#2.itm}
load net {vga_y:not#2.itm(4)} -pin  "vga_y:not#2" {Z(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/vga_y:not#2.itm}
load net {vga_y:not#2.itm(5)} -pin  "vga_y:not#2" {Z(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/vga_y:not#2.itm}
load net {vga_y:not#2.itm(6)} -pin  "vga_y:not#2" {Z(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/vga_y:not#2.itm}
load net {vga_y:not#2.itm(7)} -pin  "vga_y:not#2" {Z(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/vga_y:not#2.itm}
load net {vga_y:not#2.itm(8)} -pin  "vga_y:not#2" {Z(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/vga_y:not#2.itm}
load net {vga_y:not#2.itm(9)} -pin  "vga_y:not#2" {Z(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/vga_y:not#2.itm}
load inst "if#1:acc#4" "add(11,0,11,0,12)" "INTERFACE" -attr xrf 1591 -attr oid 203 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#4} -attr area 12.232538 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12)"
load net {PWR} -pin  "if#1:acc#4" {A(0)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#121.itm}
load net {height:rsc:mgc_in_wire.d(0)} -pin  "if#1:acc#4" {A(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#121.itm}
load net {height:rsc:mgc_in_wire.d(1)} -pin  "if#1:acc#4" {A(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#121.itm}
load net {height:rsc:mgc_in_wire.d(2)} -pin  "if#1:acc#4" {A(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#121.itm}
load net {height:rsc:mgc_in_wire.d(3)} -pin  "if#1:acc#4" {A(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#121.itm}
load net {height:rsc:mgc_in_wire.d(4)} -pin  "if#1:acc#4" {A(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#121.itm}
load net {height:rsc:mgc_in_wire.d(5)} -pin  "if#1:acc#4" {A(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#121.itm}
load net {height:rsc:mgc_in_wire.d(6)} -pin  "if#1:acc#4" {A(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#121.itm}
load net {height:rsc:mgc_in_wire.d(7)} -pin  "if#1:acc#4" {A(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#121.itm}
load net {height:rsc:mgc_in_wire.d(8)} -pin  "if#1:acc#4" {A(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#121.itm}
load net {height:rsc:mgc_in_wire.d(9)} -pin  "if#1:acc#4" {A(10)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#121.itm}
load net {PWR} -pin  "if#1:acc#4" {B(0)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#122.itm}
load net {vga_y:not#2.itm(0)} -pin  "if#1:acc#4" {B(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#122.itm}
load net {vga_y:not#2.itm(1)} -pin  "if#1:acc#4" {B(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#122.itm}
load net {vga_y:not#2.itm(2)} -pin  "if#1:acc#4" {B(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#122.itm}
load net {vga_y:not#2.itm(3)} -pin  "if#1:acc#4" {B(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#122.itm}
load net {vga_y:not#2.itm(4)} -pin  "if#1:acc#4" {B(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#122.itm}
load net {vga_y:not#2.itm(5)} -pin  "if#1:acc#4" {B(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#122.itm}
load net {vga_y:not#2.itm(6)} -pin  "if#1:acc#4" {B(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#122.itm}
load net {vga_y:not#2.itm(7)} -pin  "if#1:acc#4" {B(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#122.itm}
load net {vga_y:not#2.itm(8)} -pin  "if#1:acc#4" {B(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#122.itm}
load net {vga_y:not#2.itm(9)} -pin  "if#1:acc#4" {B(10)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#122.itm}
load net {if#1:acc#4.itm(0)} -pin  "if#1:acc#4" {Z(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#4.itm}
load net {if#1:acc#4.itm(1)} -pin  "if#1:acc#4" {Z(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#4.itm}
load net {if#1:acc#4.itm(2)} -pin  "if#1:acc#4" {Z(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#4.itm}
load net {if#1:acc#4.itm(3)} -pin  "if#1:acc#4" {Z(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#4.itm}
load net {if#1:acc#4.itm(4)} -pin  "if#1:acc#4" {Z(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#4.itm}
load net {if#1:acc#4.itm(5)} -pin  "if#1:acc#4" {Z(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#4.itm}
load net {if#1:acc#4.itm(6)} -pin  "if#1:acc#4" {Z(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#4.itm}
load net {if#1:acc#4.itm(7)} -pin  "if#1:acc#4" {Z(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#4.itm}
load net {if#1:acc#4.itm(8)} -pin  "if#1:acc#4" {Z(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#4.itm}
load net {if#1:acc#4.itm(9)} -pin  "if#1:acc#4" {Z(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#4.itm}
load net {if#1:acc#4.itm(10)} -pin  "if#1:acc#4" {Z(10)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#4.itm}
load net {if#1:acc#4.itm(11)} -pin  "if#1:acc#4" {Z(11)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#4.itm}
load inst "if#1:acc#6" "add(11,0,11,1,12)" "INTERFACE" -attr xrf 1592 -attr oid 204 -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#6} -attr area 12.000000 -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,1,12)"
load net {if#1:acc#4.itm(1)} -pin  "if#1:acc#6" {A(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:slc#2.itm}
load net {if#1:acc#4.itm(2)} -pin  "if#1:acc#6" {A(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:slc#2.itm}
load net {if#1:acc#4.itm(3)} -pin  "if#1:acc#6" {A(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:slc#2.itm}
load net {if#1:acc#4.itm(4)} -pin  "if#1:acc#6" {A(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:slc#2.itm}
load net {if#1:acc#4.itm(5)} -pin  "if#1:acc#6" {A(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:slc#2.itm}
load net {if#1:acc#4.itm(6)} -pin  "if#1:acc#6" {A(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:slc#2.itm}
load net {if#1:acc#4.itm(7)} -pin  "if#1:acc#6" {A(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:slc#2.itm}
load net {if#1:acc#4.itm(8)} -pin  "if#1:acc#6" {A(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:slc#2.itm}
load net {if#1:acc#4.itm(9)} -pin  "if#1:acc#6" {A(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:slc#2.itm}
load net {if#1:acc#4.itm(10)} -pin  "if#1:acc#6" {A(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:slc#2.itm}
load net {if#1:acc#4.itm(11)} -pin  "if#1:acc#6" {A(10)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:slc#2.itm}
load net {y_top_left:rsc:mgc_in_wire.d(0)} -pin  "if#1:acc#6" {B(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#123.itm}
load net {y_top_left:rsc:mgc_in_wire.d(1)} -pin  "if#1:acc#6" {B(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#123.itm}
load net {y_top_left:rsc:mgc_in_wire.d(2)} -pin  "if#1:acc#6" {B(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#123.itm}
load net {y_top_left:rsc:mgc_in_wire.d(3)} -pin  "if#1:acc#6" {B(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#123.itm}
load net {y_top_left:rsc:mgc_in_wire.d(4)} -pin  "if#1:acc#6" {B(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#123.itm}
load net {y_top_left:rsc:mgc_in_wire.d(5)} -pin  "if#1:acc#6" {B(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#123.itm}
load net {y_top_left:rsc:mgc_in_wire.d(6)} -pin  "if#1:acc#6" {B(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#123.itm}
load net {y_top_left:rsc:mgc_in_wire.d(7)} -pin  "if#1:acc#6" {B(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#123.itm}
load net {y_top_left:rsc:mgc_in_wire.d(8)} -pin  "if#1:acc#6" {B(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#123.itm}
load net {y_top_left:rsc:mgc_in_wire.d(9)} -pin  "if#1:acc#6" {B(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/conc#123.itm}
load net {PWR} -pin  "if#1:acc#6" {B(10)} -attr @path {/get_square_intensity/get_square_intensity:core/conc#123.itm}
load net {if#1:acc#7(0)} -pin  "if#1:acc#6" {Z(0)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#7}
load net {if#1:acc#7(1)} -pin  "if#1:acc#6" {Z(1)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#7}
load net {if#1:acc#7(2)} -pin  "if#1:acc#6" {Z(2)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#7}
load net {if#1:acc#7(3)} -pin  "if#1:acc#6" {Z(3)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#7}
load net {if#1:acc#7(4)} -pin  "if#1:acc#6" {Z(4)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#7}
load net {if#1:acc#7(5)} -pin  "if#1:acc#6" {Z(5)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#7}
load net {if#1:acc#7(6)} -pin  "if#1:acc#6" {Z(6)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#7}
load net {if#1:acc#7(7)} -pin  "if#1:acc#6" {Z(7)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#7}
load net {if#1:acc#7(8)} -pin  "if#1:acc#6" {Z(8)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#7}
load net {if#1:acc#7(9)} -pin  "if#1:acc#6" {Z(9)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#7}
load net {if#1:acc#7(10)} -pin  "if#1:acc#6" {Z(10)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#7}
load net {if#1:acc#7(11)} -pin  "if#1:acc#6" {Z(11)} -attr vt d -attr @path {/get_square_intensity/get_square_intensity:core/if#1:acc#7}
### END MODULE 

module new "get_square_intensity" "orig"
load portBus {vga_xy:rsc.z(19:0)} input 20 {vga_xy:rsc.z(19)} {vga_xy:rsc.z(18)} {vga_xy:rsc.z(17)} {vga_xy:rsc.z(16)} {vga_xy:rsc.z(15)} {vga_xy:rsc.z(14)} {vga_xy:rsc.z(13)} {vga_xy:rsc.z(12)} {vga_xy:rsc.z(11)} {vga_xy:rsc.z(10)} {vga_xy:rsc.z(9)} {vga_xy:rsc.z(8)} {vga_xy:rsc.z(7)} {vga_xy:rsc.z(6)} {vga_xy:rsc.z(5)} {vga_xy:rsc.z(4)} {vga_xy:rsc.z(3)} {vga_xy:rsc.z(2)} {vga_xy:rsc.z(1)} {vga_xy:rsc.z(0)} -attr xrf 1593 -attr oid 205 -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc.z}
load portBus {x_top_left:rsc.z(9:0)} input 10 {x_top_left:rsc.z(9)} {x_top_left:rsc.z(8)} {x_top_left:rsc.z(7)} {x_top_left:rsc.z(6)} {x_top_left:rsc.z(5)} {x_top_left:rsc.z(4)} {x_top_left:rsc.z(3)} {x_top_left:rsc.z(2)} {x_top_left:rsc.z(1)} {x_top_left:rsc.z(0)} -attr xrf 1594 -attr oid 206 -attr vt d -attr @path {/get_square_intensity/x_top_left:rsc.z}
load portBus {y_top_left:rsc.z(9:0)} input 10 {y_top_left:rsc.z(9)} {y_top_left:rsc.z(8)} {y_top_left:rsc.z(7)} {y_top_left:rsc.z(6)} {y_top_left:rsc.z(5)} {y_top_left:rsc.z(4)} {y_top_left:rsc.z(3)} {y_top_left:rsc.z(2)} {y_top_left:rsc.z(1)} {y_top_left:rsc.z(0)} -attr xrf 1595 -attr oid 207 -attr vt d -attr @path {/get_square_intensity/y_top_left:rsc.z}
load portBus {width:rsc.z(9:0)} input 10 {width:rsc.z(9)} {width:rsc.z(8)} {width:rsc.z(7)} {width:rsc.z(6)} {width:rsc.z(5)} {width:rsc.z(4)} {width:rsc.z(3)} {width:rsc.z(2)} {width:rsc.z(1)} {width:rsc.z(0)} -attr xrf 1596 -attr oid 208 -attr vt d -attr @path {/get_square_intensity/width:rsc.z}
load portBus {height:rsc.z(9:0)} input 10 {height:rsc.z(9)} {height:rsc.z(8)} {height:rsc.z(7)} {height:rsc.z(6)} {height:rsc.z(5)} {height:rsc.z(4)} {height:rsc.z(3)} {height:rsc.z(2)} {height:rsc.z(1)} {height:rsc.z(0)} -attr xrf 1597 -attr oid 209 -attr vt d -attr @path {/get_square_intensity/height:rsc.z}
load portBus {video_in:rsc.z(29:0)} input 30 {video_in:rsc.z(29)} {video_in:rsc.z(28)} {video_in:rsc.z(27)} {video_in:rsc.z(26)} {video_in:rsc.z(25)} {video_in:rsc.z(24)} {video_in:rsc.z(23)} {video_in:rsc.z(22)} {video_in:rsc.z(21)} {video_in:rsc.z(20)} {video_in:rsc.z(19)} {video_in:rsc.z(18)} {video_in:rsc.z(17)} {video_in:rsc.z(16)} {video_in:rsc.z(15)} {video_in:rsc.z(14)} {video_in:rsc.z(13)} {video_in:rsc.z(12)} {video_in:rsc.z(11)} {video_in:rsc.z(10)} {video_in:rsc.z(9)} {video_in:rsc.z(8)} {video_in:rsc.z(7)} {video_in:rsc.z(6)} {video_in:rsc.z(5)} {video_in:rsc.z(4)} {video_in:rsc.z(3)} {video_in:rsc.z(2)} {video_in:rsc.z(1)} {video_in:rsc.z(0)} -attr xrf 1598 -attr oid 210 -attr vt d -attr @path {/get_square_intensity/video_in:rsc.z}
load portBus {intensity_out:rsc.z(9:0)} output 10 {intensity_out:rsc.z(9)} {intensity_out:rsc.z(8)} {intensity_out:rsc.z(7)} {intensity_out:rsc.z(6)} {intensity_out:rsc.z(5)} {intensity_out:rsc.z(4)} {intensity_out:rsc.z(3)} {intensity_out:rsc.z(2)} {intensity_out:rsc.z(1)} {intensity_out:rsc.z(0)} -attr xrf 1599 -attr oid 211 -attr vt d -attr @path {/get_square_intensity/intensity_out:rsc.z}
load port {last_pixel:rsc.z} output -attr xrf 1600 -attr oid 212 -attr vt d -attr @path {/get_square_intensity/last_pixel:rsc.z}
load port {clk} input -attr xrf 1601 -attr oid 213 -attr vt d -attr @path {/get_square_intensity/clk}
load port {en} input -attr xrf 1602 -attr oid 214 -attr vt d -attr @path {/get_square_intensity/en}
load port {arst_n} input -attr xrf 1603 -attr oid 215 -attr vt d -attr @path {/get_square_intensity/arst_n}
load symbol "mgc_ioport.mgc_in_wire(1,20)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(19:0)} output 20 {d(19)} {d(18)} {d(17)} {d(16)} {d(15)} {d(14)} {d(13)} {d(12)} {d(11)} {d(10)} {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(19:0)} input 20 {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_ioport.mgc_in_wire(2,10)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(9:0)} output 10 {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(9:0)} input 10 {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_ioport.mgc_in_wire(3,10)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(9:0)} output 10 {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(9:0)} input 10 {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_ioport.mgc_in_wire(4,10)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(9:0)} output 10 {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(9:0)} input 10 {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_ioport.mgc_in_wire(5,10)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(9:0)} output 10 {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(9:0)} input 10 {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_ioport.mgc_in_wire(6,30)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(29:0)} output 30 {d(29)} {d(28)} {d(27)} {d(26)} {d(25)} {d(24)} {d(23)} {d(22)} {d(21)} {d(20)} {d(19)} {d(18)} {d(17)} {d(16)} {d(15)} {d(14)} {d(13)} {d(12)} {d(11)} {d(10)} {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(29:0)} input 30 {z(29)} {z(28)} {z(27)} {z(26)} {z(25)} {z(24)} {z(23)} {z(22)} {z(21)} {z(20)} {z(19)} {z(18)} {z(17)} {z(16)} {z(15)} {z(14)} {z(13)} {z(12)} {z(11)} {z(10)} {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_ioport.mgc_out_stdreg(7,10)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(9:0)} input 10 {d(9)} {d(8)} {d(7)} {d(6)} {d(5)} {d(4)} {d(3)} {d(2)} {d(1)} {d(0)} \
     portBus {z(9:0)} output 10 {z(9)} {z(8)} {z(7)} {z(6)} {z(5)} {z(4)} {z(3)} {z(2)} {z(1)} {z(0)} \

load symbol "mgc_ioport.mgc_out_stdreg(8,1)" "INTERFACE" GEN boxcolor 0 \
     portBus {d(0:0)} input 1 {d(0)} \
     portBus {z(0:0)} output 1 {z(0)} \

load symbol "get_square_intensity:core" "orig" GEN \
     port {clk#1} input \
     port {en#1} input \
     port {arst_n#1} input \
     portBus {vga_xy:rsc:mgc_in_wire.d(19:0)} input 20 {vga_xy:rsc:mgc_in_wire.d(19)} {vga_xy:rsc:mgc_in_wire.d(18)} {vga_xy:rsc:mgc_in_wire.d(17)} {vga_xy:rsc:mgc_in_wire.d(16)} {vga_xy:rsc:mgc_in_wire.d(15)} {vga_xy:rsc:mgc_in_wire.d(14)} {vga_xy:rsc:mgc_in_wire.d(13)} {vga_xy:rsc:mgc_in_wire.d(12)} {vga_xy:rsc:mgc_in_wire.d(11)} {vga_xy:rsc:mgc_in_wire.d(10)} {vga_xy:rsc:mgc_in_wire.d(9)} {vga_xy:rsc:mgc_in_wire.d(8)} {vga_xy:rsc:mgc_in_wire.d(7)} {vga_xy:rsc:mgc_in_wire.d(6)} {vga_xy:rsc:mgc_in_wire.d(5)} {vga_xy:rsc:mgc_in_wire.d(4)} {vga_xy:rsc:mgc_in_wire.d(3)} {vga_xy:rsc:mgc_in_wire.d(2)} {vga_xy:rsc:mgc_in_wire.d(1)} {vga_xy:rsc:mgc_in_wire.d(0)} \
     portBus {x_top_left:rsc:mgc_in_wire.d(9:0)} input 10 {x_top_left:rsc:mgc_in_wire.d(9)} {x_top_left:rsc:mgc_in_wire.d(8)} {x_top_left:rsc:mgc_in_wire.d(7)} {x_top_left:rsc:mgc_in_wire.d(6)} {x_top_left:rsc:mgc_in_wire.d(5)} {x_top_left:rsc:mgc_in_wire.d(4)} {x_top_left:rsc:mgc_in_wire.d(3)} {x_top_left:rsc:mgc_in_wire.d(2)} {x_top_left:rsc:mgc_in_wire.d(1)} {x_top_left:rsc:mgc_in_wire.d(0)} \
     portBus {y_top_left:rsc:mgc_in_wire.d(9:0)} input 10 {y_top_left:rsc:mgc_in_wire.d(9)} {y_top_left:rsc:mgc_in_wire.d(8)} {y_top_left:rsc:mgc_in_wire.d(7)} {y_top_left:rsc:mgc_in_wire.d(6)} {y_top_left:rsc:mgc_in_wire.d(5)} {y_top_left:rsc:mgc_in_wire.d(4)} {y_top_left:rsc:mgc_in_wire.d(3)} {y_top_left:rsc:mgc_in_wire.d(2)} {y_top_left:rsc:mgc_in_wire.d(1)} {y_top_left:rsc:mgc_in_wire.d(0)} \
     portBus {width:rsc:mgc_in_wire.d(9:0)} input 10 {width:rsc:mgc_in_wire.d(9)} {width:rsc:mgc_in_wire.d(8)} {width:rsc:mgc_in_wire.d(7)} {width:rsc:mgc_in_wire.d(6)} {width:rsc:mgc_in_wire.d(5)} {width:rsc:mgc_in_wire.d(4)} {width:rsc:mgc_in_wire.d(3)} {width:rsc:mgc_in_wire.d(2)} {width:rsc:mgc_in_wire.d(1)} {width:rsc:mgc_in_wire.d(0)} \
     portBus {height:rsc:mgc_in_wire.d(9:0)} input 10 {height:rsc:mgc_in_wire.d(9)} {height:rsc:mgc_in_wire.d(8)} {height:rsc:mgc_in_wire.d(7)} {height:rsc:mgc_in_wire.d(6)} {height:rsc:mgc_in_wire.d(5)} {height:rsc:mgc_in_wire.d(4)} {height:rsc:mgc_in_wire.d(3)} {height:rsc:mgc_in_wire.d(2)} {height:rsc:mgc_in_wire.d(1)} {height:rsc:mgc_in_wire.d(0)} \
     portBus {video_in:rsc:mgc_in_wire.d(29:0)} input 30 {video_in:rsc:mgc_in_wire.d(29)} {video_in:rsc:mgc_in_wire.d(28)} {video_in:rsc:mgc_in_wire.d(27)} {video_in:rsc:mgc_in_wire.d(26)} {video_in:rsc:mgc_in_wire.d(25)} {video_in:rsc:mgc_in_wire.d(24)} {video_in:rsc:mgc_in_wire.d(23)} {video_in:rsc:mgc_in_wire.d(22)} {video_in:rsc:mgc_in_wire.d(21)} {video_in:rsc:mgc_in_wire.d(20)} {video_in:rsc:mgc_in_wire.d(19)} {video_in:rsc:mgc_in_wire.d(18)} {video_in:rsc:mgc_in_wire.d(17)} {video_in:rsc:mgc_in_wire.d(16)} {video_in:rsc:mgc_in_wire.d(15)} {video_in:rsc:mgc_in_wire.d(14)} {video_in:rsc:mgc_in_wire.d(13)} {video_in:rsc:mgc_in_wire.d(12)} {video_in:rsc:mgc_in_wire.d(11)} {video_in:rsc:mgc_in_wire.d(10)} {video_in:rsc:mgc_in_wire.d(9)} {video_in:rsc:mgc_in_wire.d(8)} {video_in:rsc:mgc_in_wire.d(7)} {video_in:rsc:mgc_in_wire.d(6)} {video_in:rsc:mgc_in_wire.d(5)} {video_in:rsc:mgc_in_wire.d(4)} {video_in:rsc:mgc_in_wire.d(3)} {video_in:rsc:mgc_in_wire.d(2)} {video_in:rsc:mgc_in_wire.d(1)} {video_in:rsc:mgc_in_wire.d(0)} \
     portBus {intensity_out:rsc:mgc_out_stdreg.d(9:0)} output 10 {intensity_out:rsc:mgc_out_stdreg.d(9)} {intensity_out:rsc:mgc_out_stdreg.d(8)} {intensity_out:rsc:mgc_out_stdreg.d(7)} {intensity_out:rsc:mgc_out_stdreg.d(6)} {intensity_out:rsc:mgc_out_stdreg.d(5)} {intensity_out:rsc:mgc_out_stdreg.d(4)} {intensity_out:rsc:mgc_out_stdreg.d(3)} {intensity_out:rsc:mgc_out_stdreg.d(2)} {intensity_out:rsc:mgc_out_stdreg.d(1)} {intensity_out:rsc:mgc_out_stdreg.d(0)} \
     port {last_pixel:rsc:mgc_out_stdreg.d} output \

load net {vga_xy:rsc:mgc_in_wire.d#1(0)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d#1(1)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d#1(2)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d#1(3)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d#1(4)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d#1(5)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d#1(6)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d#1(7)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d#1(8)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d#1(9)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d#1(10)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d#1(11)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d#1(12)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d#1(13)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d#1(14)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d#1(15)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d#1(16)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d#1(17)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d#1(18)} -attr vt d
load net {vga_xy:rsc:mgc_in_wire.d#1(19)} -attr vt d
load netBundle {vga_xy:rsc:mgc_in_wire.d#1} 20 {vga_xy:rsc:mgc_in_wire.d#1(0)} {vga_xy:rsc:mgc_in_wire.d#1(1)} {vga_xy:rsc:mgc_in_wire.d#1(2)} {vga_xy:rsc:mgc_in_wire.d#1(3)} {vga_xy:rsc:mgc_in_wire.d#1(4)} {vga_xy:rsc:mgc_in_wire.d#1(5)} {vga_xy:rsc:mgc_in_wire.d#1(6)} {vga_xy:rsc:mgc_in_wire.d#1(7)} {vga_xy:rsc:mgc_in_wire.d#1(8)} {vga_xy:rsc:mgc_in_wire.d#1(9)} {vga_xy:rsc:mgc_in_wire.d#1(10)} {vga_xy:rsc:mgc_in_wire.d#1(11)} {vga_xy:rsc:mgc_in_wire.d#1(12)} {vga_xy:rsc:mgc_in_wire.d#1(13)} {vga_xy:rsc:mgc_in_wire.d#1(14)} {vga_xy:rsc:mgc_in_wire.d#1(15)} {vga_xy:rsc:mgc_in_wire.d#1(16)} {vga_xy:rsc:mgc_in_wire.d#1(17)} {vga_xy:rsc:mgc_in_wire.d#1(18)} {vga_xy:rsc:mgc_in_wire.d#1(19)} -attr xrf 1604 -attr oid 216 -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(0)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d#1(1)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d#1(2)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d#1(3)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d#1(4)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d#1(5)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d#1(6)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d#1(7)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d#1(8)} -attr vt d
load net {x_top_left:rsc:mgc_in_wire.d#1(9)} -attr vt d
load netBundle {x_top_left:rsc:mgc_in_wire.d#1} 10 {x_top_left:rsc:mgc_in_wire.d#1(0)} {x_top_left:rsc:mgc_in_wire.d#1(1)} {x_top_left:rsc:mgc_in_wire.d#1(2)} {x_top_left:rsc:mgc_in_wire.d#1(3)} {x_top_left:rsc:mgc_in_wire.d#1(4)} {x_top_left:rsc:mgc_in_wire.d#1(5)} {x_top_left:rsc:mgc_in_wire.d#1(6)} {x_top_left:rsc:mgc_in_wire.d#1(7)} {x_top_left:rsc:mgc_in_wire.d#1(8)} {x_top_left:rsc:mgc_in_wire.d#1(9)} -attr xrf 1605 -attr oid 217 -attr vt d -attr @path {/get_square_intensity/x_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(0)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d#1(1)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d#1(2)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d#1(3)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d#1(4)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d#1(5)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d#1(6)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d#1(7)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d#1(8)} -attr vt d
load net {y_top_left:rsc:mgc_in_wire.d#1(9)} -attr vt d
load netBundle {y_top_left:rsc:mgc_in_wire.d#1} 10 {y_top_left:rsc:mgc_in_wire.d#1(0)} {y_top_left:rsc:mgc_in_wire.d#1(1)} {y_top_left:rsc:mgc_in_wire.d#1(2)} {y_top_left:rsc:mgc_in_wire.d#1(3)} {y_top_left:rsc:mgc_in_wire.d#1(4)} {y_top_left:rsc:mgc_in_wire.d#1(5)} {y_top_left:rsc:mgc_in_wire.d#1(6)} {y_top_left:rsc:mgc_in_wire.d#1(7)} {y_top_left:rsc:mgc_in_wire.d#1(8)} {y_top_left:rsc:mgc_in_wire.d#1(9)} -attr xrf 1606 -attr oid 218 -attr vt d -attr @path {/get_square_intensity/y_top_left:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(0)} -attr vt d
load net {width:rsc:mgc_in_wire.d#1(1)} -attr vt d
load net {width:rsc:mgc_in_wire.d#1(2)} -attr vt d
load net {width:rsc:mgc_in_wire.d#1(3)} -attr vt d
load net {width:rsc:mgc_in_wire.d#1(4)} -attr vt d
load net {width:rsc:mgc_in_wire.d#1(5)} -attr vt d
load net {width:rsc:mgc_in_wire.d#1(6)} -attr vt d
load net {width:rsc:mgc_in_wire.d#1(7)} -attr vt d
load net {width:rsc:mgc_in_wire.d#1(8)} -attr vt d
load net {width:rsc:mgc_in_wire.d#1(9)} -attr vt d
load netBundle {width:rsc:mgc_in_wire.d#1} 10 {width:rsc:mgc_in_wire.d#1(0)} {width:rsc:mgc_in_wire.d#1(1)} {width:rsc:mgc_in_wire.d#1(2)} {width:rsc:mgc_in_wire.d#1(3)} {width:rsc:mgc_in_wire.d#1(4)} {width:rsc:mgc_in_wire.d#1(5)} {width:rsc:mgc_in_wire.d#1(6)} {width:rsc:mgc_in_wire.d#1(7)} {width:rsc:mgc_in_wire.d#1(8)} {width:rsc:mgc_in_wire.d#1(9)} -attr xrf 1607 -attr oid 219 -attr vt d -attr @path {/get_square_intensity/width:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(0)} -attr vt d
load net {height:rsc:mgc_in_wire.d#1(1)} -attr vt d
load net {height:rsc:mgc_in_wire.d#1(2)} -attr vt d
load net {height:rsc:mgc_in_wire.d#1(3)} -attr vt d
load net {height:rsc:mgc_in_wire.d#1(4)} -attr vt d
load net {height:rsc:mgc_in_wire.d#1(5)} -attr vt d
load net {height:rsc:mgc_in_wire.d#1(6)} -attr vt d
load net {height:rsc:mgc_in_wire.d#1(7)} -attr vt d
load net {height:rsc:mgc_in_wire.d#1(8)} -attr vt d
load net {height:rsc:mgc_in_wire.d#1(9)} -attr vt d
load netBundle {height:rsc:mgc_in_wire.d#1} 10 {height:rsc:mgc_in_wire.d#1(0)} {height:rsc:mgc_in_wire.d#1(1)} {height:rsc:mgc_in_wire.d#1(2)} {height:rsc:mgc_in_wire.d#1(3)} {height:rsc:mgc_in_wire.d#1(4)} {height:rsc:mgc_in_wire.d#1(5)} {height:rsc:mgc_in_wire.d#1(6)} {height:rsc:mgc_in_wire.d#1(7)} {height:rsc:mgc_in_wire.d#1(8)} {height:rsc:mgc_in_wire.d#1(9)} -attr xrf 1608 -attr oid 220 -attr vt d -attr @path {/get_square_intensity/height:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(0)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(1)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(2)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(3)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(4)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(5)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(6)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(7)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(8)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(9)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(10)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(11)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(12)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(13)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(14)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(15)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(16)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(17)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(18)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(19)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(20)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(21)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(22)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(23)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(24)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(25)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(26)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(27)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(28)} -attr vt d
load net {video_in:rsc:mgc_in_wire.d#1(29)} -attr vt d
load netBundle {video_in:rsc:mgc_in_wire.d#1} 30 {video_in:rsc:mgc_in_wire.d#1(0)} {video_in:rsc:mgc_in_wire.d#1(1)} {video_in:rsc:mgc_in_wire.d#1(2)} {video_in:rsc:mgc_in_wire.d#1(3)} {video_in:rsc:mgc_in_wire.d#1(4)} {video_in:rsc:mgc_in_wire.d#1(5)} {video_in:rsc:mgc_in_wire.d#1(6)} {video_in:rsc:mgc_in_wire.d#1(7)} {video_in:rsc:mgc_in_wire.d#1(8)} {video_in:rsc:mgc_in_wire.d#1(9)} {video_in:rsc:mgc_in_wire.d#1(10)} {video_in:rsc:mgc_in_wire.d#1(11)} {video_in:rsc:mgc_in_wire.d#1(12)} {video_in:rsc:mgc_in_wire.d#1(13)} {video_in:rsc:mgc_in_wire.d#1(14)} {video_in:rsc:mgc_in_wire.d#1(15)} {video_in:rsc:mgc_in_wire.d#1(16)} {video_in:rsc:mgc_in_wire.d#1(17)} {video_in:rsc:mgc_in_wire.d#1(18)} {video_in:rsc:mgc_in_wire.d#1(19)} {video_in:rsc:mgc_in_wire.d#1(20)} {video_in:rsc:mgc_in_wire.d#1(21)} {video_in:rsc:mgc_in_wire.d#1(22)} {video_in:rsc:mgc_in_wire.d#1(23)} {video_in:rsc:mgc_in_wire.d#1(24)} {video_in:rsc:mgc_in_wire.d#1(25)} {video_in:rsc:mgc_in_wire.d#1(26)} {video_in:rsc:mgc_in_wire.d#1(27)} {video_in:rsc:mgc_in_wire.d#1(28)} {video_in:rsc:mgc_in_wire.d#1(29)} -attr xrf 1609 -attr oid 221 -attr vt d -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {intensity_out:rsc:mgc_out_stdreg.d#1(0)} -attr vt d
load net {intensity_out:rsc:mgc_out_stdreg.d#1(1)} -attr vt d
load net {intensity_out:rsc:mgc_out_stdreg.d#1(2)} -attr vt d
load net {intensity_out:rsc:mgc_out_stdreg.d#1(3)} -attr vt d
load net {intensity_out:rsc:mgc_out_stdreg.d#1(4)} -attr vt d
load net {intensity_out:rsc:mgc_out_stdreg.d#1(5)} -attr vt d
load net {intensity_out:rsc:mgc_out_stdreg.d#1(6)} -attr vt d
load net {intensity_out:rsc:mgc_out_stdreg.d#1(7)} -attr vt d
load net {intensity_out:rsc:mgc_out_stdreg.d#1(8)} -attr vt d
load net {intensity_out:rsc:mgc_out_stdreg.d#1(9)} -attr vt d
load netBundle {intensity_out:rsc:mgc_out_stdreg.d#1} 10 {intensity_out:rsc:mgc_out_stdreg.d#1(0)} {intensity_out:rsc:mgc_out_stdreg.d#1(1)} {intensity_out:rsc:mgc_out_stdreg.d#1(2)} {intensity_out:rsc:mgc_out_stdreg.d#1(3)} {intensity_out:rsc:mgc_out_stdreg.d#1(4)} {intensity_out:rsc:mgc_out_stdreg.d#1(5)} {intensity_out:rsc:mgc_out_stdreg.d#1(6)} {intensity_out:rsc:mgc_out_stdreg.d#1(7)} {intensity_out:rsc:mgc_out_stdreg.d#1(8)} {intensity_out:rsc:mgc_out_stdreg.d#1(9)} -attr xrf 1610 -attr oid 222 -attr vt d -attr @path {/get_square_intensity/intensity_out:rsc:mgc_out_stdreg.d}
load net {last_pixel:rsc:mgc_out_stdreg.d#1} -attr xrf 1611 -attr oid 223 -attr vt d
load net {vga_xy:rsc.z(0)} -attr vt d
load net {vga_xy:rsc.z(1)} -attr vt d
load net {vga_xy:rsc.z(2)} -attr vt d
load net {vga_xy:rsc.z(3)} -attr vt d
load net {vga_xy:rsc.z(4)} -attr vt d
load net {vga_xy:rsc.z(5)} -attr vt d
load net {vga_xy:rsc.z(6)} -attr vt d
load net {vga_xy:rsc.z(7)} -attr vt d
load net {vga_xy:rsc.z(8)} -attr vt d
load net {vga_xy:rsc.z(9)} -attr vt d
load net {vga_xy:rsc.z(10)} -attr vt d
load net {vga_xy:rsc.z(11)} -attr vt d
load net {vga_xy:rsc.z(12)} -attr vt d
load net {vga_xy:rsc.z(13)} -attr vt d
load net {vga_xy:rsc.z(14)} -attr vt d
load net {vga_xy:rsc.z(15)} -attr vt d
load net {vga_xy:rsc.z(16)} -attr vt d
load net {vga_xy:rsc.z(17)} -attr vt d
load net {vga_xy:rsc.z(18)} -attr vt d
load net {vga_xy:rsc.z(19)} -attr vt d
load netBundle {vga_xy:rsc.z} 20 {vga_xy:rsc.z(0)} {vga_xy:rsc.z(1)} {vga_xy:rsc.z(2)} {vga_xy:rsc.z(3)} {vga_xy:rsc.z(4)} {vga_xy:rsc.z(5)} {vga_xy:rsc.z(6)} {vga_xy:rsc.z(7)} {vga_xy:rsc.z(8)} {vga_xy:rsc.z(9)} {vga_xy:rsc.z(10)} {vga_xy:rsc.z(11)} {vga_xy:rsc.z(12)} {vga_xy:rsc.z(13)} {vga_xy:rsc.z(14)} {vga_xy:rsc.z(15)} {vga_xy:rsc.z(16)} {vga_xy:rsc.z(17)} {vga_xy:rsc.z(18)} {vga_xy:rsc.z(19)} -attr xrf 1612 -attr oid 224 -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc.z}
load net {vga_xy:rsc.z(0)} -port {vga_xy:rsc.z(0)} -attr vt d
load net {vga_xy:rsc.z(1)} -port {vga_xy:rsc.z(1)} -attr vt d
load net {vga_xy:rsc.z(2)} -port {vga_xy:rsc.z(2)} -attr vt d
load net {vga_xy:rsc.z(3)} -port {vga_xy:rsc.z(3)} -attr vt d
load net {vga_xy:rsc.z(4)} -port {vga_xy:rsc.z(4)} -attr vt d
load net {vga_xy:rsc.z(5)} -port {vga_xy:rsc.z(5)} -attr vt d
load net {vga_xy:rsc.z(6)} -port {vga_xy:rsc.z(6)} -attr vt d
load net {vga_xy:rsc.z(7)} -port {vga_xy:rsc.z(7)} -attr vt d
load net {vga_xy:rsc.z(8)} -port {vga_xy:rsc.z(8)} -attr vt d
load net {vga_xy:rsc.z(9)} -port {vga_xy:rsc.z(9)} -attr vt d
load net {vga_xy:rsc.z(10)} -port {vga_xy:rsc.z(10)} -attr vt d
load net {vga_xy:rsc.z(11)} -port {vga_xy:rsc.z(11)} -attr vt d
load net {vga_xy:rsc.z(12)} -port {vga_xy:rsc.z(12)} -attr vt d
load net {vga_xy:rsc.z(13)} -port {vga_xy:rsc.z(13)} -attr vt d
load net {vga_xy:rsc.z(14)} -port {vga_xy:rsc.z(14)} -attr vt d
load net {vga_xy:rsc.z(15)} -port {vga_xy:rsc.z(15)} -attr vt d
load net {vga_xy:rsc.z(16)} -port {vga_xy:rsc.z(16)} -attr vt d
load net {vga_xy:rsc.z(17)} -port {vga_xy:rsc.z(17)} -attr vt d
load net {vga_xy:rsc.z(18)} -port {vga_xy:rsc.z(18)} -attr vt d
load net {vga_xy:rsc.z(19)} -port {vga_xy:rsc.z(19)} -attr vt d
load netBundle {vga_xy:rsc.z} 20 {vga_xy:rsc.z(0)} {vga_xy:rsc.z(1)} {vga_xy:rsc.z(2)} {vga_xy:rsc.z(3)} {vga_xy:rsc.z(4)} {vga_xy:rsc.z(5)} {vga_xy:rsc.z(6)} {vga_xy:rsc.z(7)} {vga_xy:rsc.z(8)} {vga_xy:rsc.z(9)} {vga_xy:rsc.z(10)} {vga_xy:rsc.z(11)} {vga_xy:rsc.z(12)} {vga_xy:rsc.z(13)} {vga_xy:rsc.z(14)} {vga_xy:rsc.z(15)} {vga_xy:rsc.z(16)} {vga_xy:rsc.z(17)} {vga_xy:rsc.z(18)} {vga_xy:rsc.z(19)} -attr xrf 1613 -attr oid 225 -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc.z}
load net {x_top_left:rsc.z(0)} -attr vt d
load net {x_top_left:rsc.z(1)} -attr vt d
load net {x_top_left:rsc.z(2)} -attr vt d
load net {x_top_left:rsc.z(3)} -attr vt d
load net {x_top_left:rsc.z(4)} -attr vt d
load net {x_top_left:rsc.z(5)} -attr vt d
load net {x_top_left:rsc.z(6)} -attr vt d
load net {x_top_left:rsc.z(7)} -attr vt d
load net {x_top_left:rsc.z(8)} -attr vt d
load net {x_top_left:rsc.z(9)} -attr vt d
load netBundle {x_top_left:rsc.z} 10 {x_top_left:rsc.z(0)} {x_top_left:rsc.z(1)} {x_top_left:rsc.z(2)} {x_top_left:rsc.z(3)} {x_top_left:rsc.z(4)} {x_top_left:rsc.z(5)} {x_top_left:rsc.z(6)} {x_top_left:rsc.z(7)} {x_top_left:rsc.z(8)} {x_top_left:rsc.z(9)} -attr xrf 1614 -attr oid 226 -attr vt d -attr @path {/get_square_intensity/x_top_left:rsc.z}
load net {x_top_left:rsc.z(0)} -port {x_top_left:rsc.z(0)} -attr vt d
load net {x_top_left:rsc.z(1)} -port {x_top_left:rsc.z(1)} -attr vt d
load net {x_top_left:rsc.z(2)} -port {x_top_left:rsc.z(2)} -attr vt d
load net {x_top_left:rsc.z(3)} -port {x_top_left:rsc.z(3)} -attr vt d
load net {x_top_left:rsc.z(4)} -port {x_top_left:rsc.z(4)} -attr vt d
load net {x_top_left:rsc.z(5)} -port {x_top_left:rsc.z(5)} -attr vt d
load net {x_top_left:rsc.z(6)} -port {x_top_left:rsc.z(6)} -attr vt d
load net {x_top_left:rsc.z(7)} -port {x_top_left:rsc.z(7)} -attr vt d
load net {x_top_left:rsc.z(8)} -port {x_top_left:rsc.z(8)} -attr vt d
load net {x_top_left:rsc.z(9)} -port {x_top_left:rsc.z(9)} -attr vt d
load netBundle {x_top_left:rsc.z} 10 {x_top_left:rsc.z(0)} {x_top_left:rsc.z(1)} {x_top_left:rsc.z(2)} {x_top_left:rsc.z(3)} {x_top_left:rsc.z(4)} {x_top_left:rsc.z(5)} {x_top_left:rsc.z(6)} {x_top_left:rsc.z(7)} {x_top_left:rsc.z(8)} {x_top_left:rsc.z(9)} -attr xrf 1615 -attr oid 227 -attr vt d -attr @path {/get_square_intensity/x_top_left:rsc.z}
load net {y_top_left:rsc.z(0)} -attr vt d
load net {y_top_left:rsc.z(1)} -attr vt d
load net {y_top_left:rsc.z(2)} -attr vt d
load net {y_top_left:rsc.z(3)} -attr vt d
load net {y_top_left:rsc.z(4)} -attr vt d
load net {y_top_left:rsc.z(5)} -attr vt d
load net {y_top_left:rsc.z(6)} -attr vt d
load net {y_top_left:rsc.z(7)} -attr vt d
load net {y_top_left:rsc.z(8)} -attr vt d
load net {y_top_left:rsc.z(9)} -attr vt d
load netBundle {y_top_left:rsc.z} 10 {y_top_left:rsc.z(0)} {y_top_left:rsc.z(1)} {y_top_left:rsc.z(2)} {y_top_left:rsc.z(3)} {y_top_left:rsc.z(4)} {y_top_left:rsc.z(5)} {y_top_left:rsc.z(6)} {y_top_left:rsc.z(7)} {y_top_left:rsc.z(8)} {y_top_left:rsc.z(9)} -attr xrf 1616 -attr oid 228 -attr vt d -attr @path {/get_square_intensity/y_top_left:rsc.z}
load net {y_top_left:rsc.z(0)} -port {y_top_left:rsc.z(0)} -attr vt d
load net {y_top_left:rsc.z(1)} -port {y_top_left:rsc.z(1)} -attr vt d
load net {y_top_left:rsc.z(2)} -port {y_top_left:rsc.z(2)} -attr vt d
load net {y_top_left:rsc.z(3)} -port {y_top_left:rsc.z(3)} -attr vt d
load net {y_top_left:rsc.z(4)} -port {y_top_left:rsc.z(4)} -attr vt d
load net {y_top_left:rsc.z(5)} -port {y_top_left:rsc.z(5)} -attr vt d
load net {y_top_left:rsc.z(6)} -port {y_top_left:rsc.z(6)} -attr vt d
load net {y_top_left:rsc.z(7)} -port {y_top_left:rsc.z(7)} -attr vt d
load net {y_top_left:rsc.z(8)} -port {y_top_left:rsc.z(8)} -attr vt d
load net {y_top_left:rsc.z(9)} -port {y_top_left:rsc.z(9)} -attr vt d
load netBundle {y_top_left:rsc.z} 10 {y_top_left:rsc.z(0)} {y_top_left:rsc.z(1)} {y_top_left:rsc.z(2)} {y_top_left:rsc.z(3)} {y_top_left:rsc.z(4)} {y_top_left:rsc.z(5)} {y_top_left:rsc.z(6)} {y_top_left:rsc.z(7)} {y_top_left:rsc.z(8)} {y_top_left:rsc.z(9)} -attr xrf 1617 -attr oid 229 -attr vt d -attr @path {/get_square_intensity/y_top_left:rsc.z}
load net {width:rsc.z(0)} -attr vt d
load net {width:rsc.z(1)} -attr vt d
load net {width:rsc.z(2)} -attr vt d
load net {width:rsc.z(3)} -attr vt d
load net {width:rsc.z(4)} -attr vt d
load net {width:rsc.z(5)} -attr vt d
load net {width:rsc.z(6)} -attr vt d
load net {width:rsc.z(7)} -attr vt d
load net {width:rsc.z(8)} -attr vt d
load net {width:rsc.z(9)} -attr vt d
load netBundle {width:rsc.z} 10 {width:rsc.z(0)} {width:rsc.z(1)} {width:rsc.z(2)} {width:rsc.z(3)} {width:rsc.z(4)} {width:rsc.z(5)} {width:rsc.z(6)} {width:rsc.z(7)} {width:rsc.z(8)} {width:rsc.z(9)} -attr xrf 1618 -attr oid 230 -attr vt d -attr @path {/get_square_intensity/width:rsc.z}
load net {width:rsc.z(0)} -port {width:rsc.z(0)} -attr vt d
load net {width:rsc.z(1)} -port {width:rsc.z(1)} -attr vt d
load net {width:rsc.z(2)} -port {width:rsc.z(2)} -attr vt d
load net {width:rsc.z(3)} -port {width:rsc.z(3)} -attr vt d
load net {width:rsc.z(4)} -port {width:rsc.z(4)} -attr vt d
load net {width:rsc.z(5)} -port {width:rsc.z(5)} -attr vt d
load net {width:rsc.z(6)} -port {width:rsc.z(6)} -attr vt d
load net {width:rsc.z(7)} -port {width:rsc.z(7)} -attr vt d
load net {width:rsc.z(8)} -port {width:rsc.z(8)} -attr vt d
load net {width:rsc.z(9)} -port {width:rsc.z(9)} -attr vt d
load netBundle {width:rsc.z} 10 {width:rsc.z(0)} {width:rsc.z(1)} {width:rsc.z(2)} {width:rsc.z(3)} {width:rsc.z(4)} {width:rsc.z(5)} {width:rsc.z(6)} {width:rsc.z(7)} {width:rsc.z(8)} {width:rsc.z(9)} -attr xrf 1619 -attr oid 231 -attr vt d -attr @path {/get_square_intensity/width:rsc.z}
load net {height:rsc.z(0)} -attr vt d
load net {height:rsc.z(1)} -attr vt d
load net {height:rsc.z(2)} -attr vt d
load net {height:rsc.z(3)} -attr vt d
load net {height:rsc.z(4)} -attr vt d
load net {height:rsc.z(5)} -attr vt d
load net {height:rsc.z(6)} -attr vt d
load net {height:rsc.z(7)} -attr vt d
load net {height:rsc.z(8)} -attr vt d
load net {height:rsc.z(9)} -attr vt d
load netBundle {height:rsc.z} 10 {height:rsc.z(0)} {height:rsc.z(1)} {height:rsc.z(2)} {height:rsc.z(3)} {height:rsc.z(4)} {height:rsc.z(5)} {height:rsc.z(6)} {height:rsc.z(7)} {height:rsc.z(8)} {height:rsc.z(9)} -attr xrf 1620 -attr oid 232 -attr vt d -attr @path {/get_square_intensity/height:rsc.z}
load net {height:rsc.z(0)} -port {height:rsc.z(0)} -attr vt d
load net {height:rsc.z(1)} -port {height:rsc.z(1)} -attr vt d
load net {height:rsc.z(2)} -port {height:rsc.z(2)} -attr vt d
load net {height:rsc.z(3)} -port {height:rsc.z(3)} -attr vt d
load net {height:rsc.z(4)} -port {height:rsc.z(4)} -attr vt d
load net {height:rsc.z(5)} -port {height:rsc.z(5)} -attr vt d
load net {height:rsc.z(6)} -port {height:rsc.z(6)} -attr vt d
load net {height:rsc.z(7)} -port {height:rsc.z(7)} -attr vt d
load net {height:rsc.z(8)} -port {height:rsc.z(8)} -attr vt d
load net {height:rsc.z(9)} -port {height:rsc.z(9)} -attr vt d
load netBundle {height:rsc.z} 10 {height:rsc.z(0)} {height:rsc.z(1)} {height:rsc.z(2)} {height:rsc.z(3)} {height:rsc.z(4)} {height:rsc.z(5)} {height:rsc.z(6)} {height:rsc.z(7)} {height:rsc.z(8)} {height:rsc.z(9)} -attr xrf 1621 -attr oid 233 -attr vt d -attr @path {/get_square_intensity/height:rsc.z}
load net {video_in:rsc.z(0)} -attr vt d
load net {video_in:rsc.z(1)} -attr vt d
load net {video_in:rsc.z(2)} -attr vt d
load net {video_in:rsc.z(3)} -attr vt d
load net {video_in:rsc.z(4)} -attr vt d
load net {video_in:rsc.z(5)} -attr vt d
load net {video_in:rsc.z(6)} -attr vt d
load net {video_in:rsc.z(7)} -attr vt d
load net {video_in:rsc.z(8)} -attr vt d
load net {video_in:rsc.z(9)} -attr vt d
load net {video_in:rsc.z(10)} -attr vt d
load net {video_in:rsc.z(11)} -attr vt d
load net {video_in:rsc.z(12)} -attr vt d
load net {video_in:rsc.z(13)} -attr vt d
load net {video_in:rsc.z(14)} -attr vt d
load net {video_in:rsc.z(15)} -attr vt d
load net {video_in:rsc.z(16)} -attr vt d
load net {video_in:rsc.z(17)} -attr vt d
load net {video_in:rsc.z(18)} -attr vt d
load net {video_in:rsc.z(19)} -attr vt d
load net {video_in:rsc.z(20)} -attr vt d
load net {video_in:rsc.z(21)} -attr vt d
load net {video_in:rsc.z(22)} -attr vt d
load net {video_in:rsc.z(23)} -attr vt d
load net {video_in:rsc.z(24)} -attr vt d
load net {video_in:rsc.z(25)} -attr vt d
load net {video_in:rsc.z(26)} -attr vt d
load net {video_in:rsc.z(27)} -attr vt d
load net {video_in:rsc.z(28)} -attr vt d
load net {video_in:rsc.z(29)} -attr vt d
load netBundle {video_in:rsc.z} 30 {video_in:rsc.z(0)} {video_in:rsc.z(1)} {video_in:rsc.z(2)} {video_in:rsc.z(3)} {video_in:rsc.z(4)} {video_in:rsc.z(5)} {video_in:rsc.z(6)} {video_in:rsc.z(7)} {video_in:rsc.z(8)} {video_in:rsc.z(9)} {video_in:rsc.z(10)} {video_in:rsc.z(11)} {video_in:rsc.z(12)} {video_in:rsc.z(13)} {video_in:rsc.z(14)} {video_in:rsc.z(15)} {video_in:rsc.z(16)} {video_in:rsc.z(17)} {video_in:rsc.z(18)} {video_in:rsc.z(19)} {video_in:rsc.z(20)} {video_in:rsc.z(21)} {video_in:rsc.z(22)} {video_in:rsc.z(23)} {video_in:rsc.z(24)} {video_in:rsc.z(25)} {video_in:rsc.z(26)} {video_in:rsc.z(27)} {video_in:rsc.z(28)} {video_in:rsc.z(29)} -attr xrf 1622 -attr oid 234 -attr vt d -attr @path {/get_square_intensity/video_in:rsc.z}
load net {video_in:rsc.z(0)} -port {video_in:rsc.z(0)} -attr vt d
load net {video_in:rsc.z(1)} -port {video_in:rsc.z(1)} -attr vt d
load net {video_in:rsc.z(2)} -port {video_in:rsc.z(2)} -attr vt d
load net {video_in:rsc.z(3)} -port {video_in:rsc.z(3)} -attr vt d
load net {video_in:rsc.z(4)} -port {video_in:rsc.z(4)} -attr vt d
load net {video_in:rsc.z(5)} -port {video_in:rsc.z(5)} -attr vt d
load net {video_in:rsc.z(6)} -port {video_in:rsc.z(6)} -attr vt d
load net {video_in:rsc.z(7)} -port {video_in:rsc.z(7)} -attr vt d
load net {video_in:rsc.z(8)} -port {video_in:rsc.z(8)} -attr vt d
load net {video_in:rsc.z(9)} -port {video_in:rsc.z(9)} -attr vt d
load net {video_in:rsc.z(10)} -port {video_in:rsc.z(10)} -attr vt d
load net {video_in:rsc.z(11)} -port {video_in:rsc.z(11)} -attr vt d
load net {video_in:rsc.z(12)} -port {video_in:rsc.z(12)} -attr vt d
load net {video_in:rsc.z(13)} -port {video_in:rsc.z(13)} -attr vt d
load net {video_in:rsc.z(14)} -port {video_in:rsc.z(14)} -attr vt d
load net {video_in:rsc.z(15)} -port {video_in:rsc.z(15)} -attr vt d
load net {video_in:rsc.z(16)} -port {video_in:rsc.z(16)} -attr vt d
load net {video_in:rsc.z(17)} -port {video_in:rsc.z(17)} -attr vt d
load net {video_in:rsc.z(18)} -port {video_in:rsc.z(18)} -attr vt d
load net {video_in:rsc.z(19)} -port {video_in:rsc.z(19)} -attr vt d
load net {video_in:rsc.z(20)} -port {video_in:rsc.z(20)} -attr vt d
load net {video_in:rsc.z(21)} -port {video_in:rsc.z(21)} -attr vt d
load net {video_in:rsc.z(22)} -port {video_in:rsc.z(22)} -attr vt d
load net {video_in:rsc.z(23)} -port {video_in:rsc.z(23)} -attr vt d
load net {video_in:rsc.z(24)} -port {video_in:rsc.z(24)} -attr vt d
load net {video_in:rsc.z(25)} -port {video_in:rsc.z(25)} -attr vt d
load net {video_in:rsc.z(26)} -port {video_in:rsc.z(26)} -attr vt d
load net {video_in:rsc.z(27)} -port {video_in:rsc.z(27)} -attr vt d
load net {video_in:rsc.z(28)} -port {video_in:rsc.z(28)} -attr vt d
load net {video_in:rsc.z(29)} -port {video_in:rsc.z(29)} -attr vt d
load netBundle {video_in:rsc.z} 30 {video_in:rsc.z(0)} {video_in:rsc.z(1)} {video_in:rsc.z(2)} {video_in:rsc.z(3)} {video_in:rsc.z(4)} {video_in:rsc.z(5)} {video_in:rsc.z(6)} {video_in:rsc.z(7)} {video_in:rsc.z(8)} {video_in:rsc.z(9)} {video_in:rsc.z(10)} {video_in:rsc.z(11)} {video_in:rsc.z(12)} {video_in:rsc.z(13)} {video_in:rsc.z(14)} {video_in:rsc.z(15)} {video_in:rsc.z(16)} {video_in:rsc.z(17)} {video_in:rsc.z(18)} {video_in:rsc.z(19)} {video_in:rsc.z(20)} {video_in:rsc.z(21)} {video_in:rsc.z(22)} {video_in:rsc.z(23)} {video_in:rsc.z(24)} {video_in:rsc.z(25)} {video_in:rsc.z(26)} {video_in:rsc.z(27)} {video_in:rsc.z(28)} {video_in:rsc.z(29)} -attr xrf 1623 -attr oid 235 -attr vt d -attr @path {/get_square_intensity/video_in:rsc.z}
load net {intensity_out:rsc.z(0)} -attr vt d
load net {intensity_out:rsc.z(1)} -attr vt d
load net {intensity_out:rsc.z(2)} -attr vt d
load net {intensity_out:rsc.z(3)} -attr vt d
load net {intensity_out:rsc.z(4)} -attr vt d
load net {intensity_out:rsc.z(5)} -attr vt d
load net {intensity_out:rsc.z(6)} -attr vt d
load net {intensity_out:rsc.z(7)} -attr vt d
load net {intensity_out:rsc.z(8)} -attr vt d
load net {intensity_out:rsc.z(9)} -attr vt d
load netBundle {intensity_out:rsc.z} 10 {intensity_out:rsc.z(0)} {intensity_out:rsc.z(1)} {intensity_out:rsc.z(2)} {intensity_out:rsc.z(3)} {intensity_out:rsc.z(4)} {intensity_out:rsc.z(5)} {intensity_out:rsc.z(6)} {intensity_out:rsc.z(7)} {intensity_out:rsc.z(8)} {intensity_out:rsc.z(9)} -attr xrf 1624 -attr oid 236 -attr vt d -attr @path {/get_square_intensity/intensity_out:rsc.z}
load net {intensity_out:rsc.z(0)} -port {intensity_out:rsc.z(0)} -attr vt d -attr @path {/get_square_intensity/intensity_out:rsc.z}
load net {intensity_out:rsc.z(1)} -port {intensity_out:rsc.z(1)} -attr vt d -attr @path {/get_square_intensity/intensity_out:rsc.z}
load net {intensity_out:rsc.z(2)} -port {intensity_out:rsc.z(2)} -attr vt d -attr @path {/get_square_intensity/intensity_out:rsc.z}
load net {intensity_out:rsc.z(3)} -port {intensity_out:rsc.z(3)} -attr vt d -attr @path {/get_square_intensity/intensity_out:rsc.z}
load net {intensity_out:rsc.z(4)} -port {intensity_out:rsc.z(4)} -attr vt d -attr @path {/get_square_intensity/intensity_out:rsc.z}
load net {intensity_out:rsc.z(5)} -port {intensity_out:rsc.z(5)} -attr vt d -attr @path {/get_square_intensity/intensity_out:rsc.z}
load net {intensity_out:rsc.z(6)} -port {intensity_out:rsc.z(6)} -attr vt d -attr @path {/get_square_intensity/intensity_out:rsc.z}
load net {intensity_out:rsc.z(7)} -port {intensity_out:rsc.z(7)} -attr vt d -attr @path {/get_square_intensity/intensity_out:rsc.z}
load net {intensity_out:rsc.z(8)} -port {intensity_out:rsc.z(8)} -attr vt d -attr @path {/get_square_intensity/intensity_out:rsc.z}
load net {intensity_out:rsc.z(9)} -port {intensity_out:rsc.z(9)} -attr vt d -attr @path {/get_square_intensity/intensity_out:rsc.z}
load net {last_pixel:rsc.z} -attr xrf 1625 -attr oid 237 -attr vt d
load net {last_pixel:rsc.z} -port {last_pixel:rsc.z} -attr xrf 1626 -attr oid 238 -attr vt d -attr @path {/get_square_intensity/last_pixel:rsc.z}
load net {clk} -attr xrf 1627 -attr oid 239
load net {clk} -port {clk} -attr xrf 1628 -attr oid 240
load net {en} -attr xrf 1629 -attr oid 241
load net {en} -port {en} -attr xrf 1630 -attr oid 242
load net {arst_n} -attr xrf 1631 -attr oid 243
load net {arst_n} -port {arst_n} -attr xrf 1632 -attr oid 244
load inst "get_square_intensity:core:inst" "get_square_intensity:core" "orig" -attr xrf 1633 -attr oid 245 -attr vt dc -attr @path {/get_square_intensity/get_square_intensity:core:inst} -attr area 227.841187 -attr delay 3.980683 -attr hier "/get_square_intensity/get_square_intensity:core" -pg 1 -lvl 3
load net {clk} -pin  "get_square_intensity:core:inst" {clk#1} -attr xrf 1634 -attr oid 246 -attr @path {/get_square_intensity/clk}
load net {en} -pin  "get_square_intensity:core:inst" {en#1} -attr xrf 1635 -attr oid 247 -attr @path {/get_square_intensity/en}
load net {arst_n} -pin  "get_square_intensity:core:inst" {arst_n#1} -attr xrf 1636 -attr oid 248 -attr @path {/get_square_intensity/arst_n}
load net {vga_xy:rsc:mgc_in_wire.d#1(0)} -pin  "get_square_intensity:core:inst" {vga_xy:rsc:mgc_in_wire.d(0)} -attr vt dc -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(1)} -pin  "get_square_intensity:core:inst" {vga_xy:rsc:mgc_in_wire.d(1)} -attr vt dc -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(2)} -pin  "get_square_intensity:core:inst" {vga_xy:rsc:mgc_in_wire.d(2)} -attr vt dc -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(3)} -pin  "get_square_intensity:core:inst" {vga_xy:rsc:mgc_in_wire.d(3)} -attr vt dc -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(4)} -pin  "get_square_intensity:core:inst" {vga_xy:rsc:mgc_in_wire.d(4)} -attr vt dc -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(5)} -pin  "get_square_intensity:core:inst" {vga_xy:rsc:mgc_in_wire.d(5)} -attr vt dc -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(6)} -pin  "get_square_intensity:core:inst" {vga_xy:rsc:mgc_in_wire.d(6)} -attr vt dc -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(7)} -pin  "get_square_intensity:core:inst" {vga_xy:rsc:mgc_in_wire.d(7)} -attr vt dc -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(8)} -pin  "get_square_intensity:core:inst" {vga_xy:rsc:mgc_in_wire.d(8)} -attr vt dc -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(9)} -pin  "get_square_intensity:core:inst" {vga_xy:rsc:mgc_in_wire.d(9)} -attr vt dc -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(10)} -pin  "get_square_intensity:core:inst" {vga_xy:rsc:mgc_in_wire.d(10)} -attr vt dc -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(11)} -pin  "get_square_intensity:core:inst" {vga_xy:rsc:mgc_in_wire.d(11)} -attr vt dc -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(12)} -pin  "get_square_intensity:core:inst" {vga_xy:rsc:mgc_in_wire.d(12)} -attr vt dc -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(13)} -pin  "get_square_intensity:core:inst" {vga_xy:rsc:mgc_in_wire.d(13)} -attr vt dc -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(14)} -pin  "get_square_intensity:core:inst" {vga_xy:rsc:mgc_in_wire.d(14)} -attr vt dc -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(15)} -pin  "get_square_intensity:core:inst" {vga_xy:rsc:mgc_in_wire.d(15)} -attr vt dc -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(16)} -pin  "get_square_intensity:core:inst" {vga_xy:rsc:mgc_in_wire.d(16)} -attr vt dc -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(17)} -pin  "get_square_intensity:core:inst" {vga_xy:rsc:mgc_in_wire.d(17)} -attr vt dc -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(18)} -pin  "get_square_intensity:core:inst" {vga_xy:rsc:mgc_in_wire.d(18)} -attr vt dc -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(19)} -pin  "get_square_intensity:core:inst" {vga_xy:rsc:mgc_in_wire.d(19)} -attr vt dc -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(0)} -pin  "get_square_intensity:core:inst" {x_top_left:rsc:mgc_in_wire.d(0)} -attr vt dc -attr @path {/get_square_intensity/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(1)} -pin  "get_square_intensity:core:inst" {x_top_left:rsc:mgc_in_wire.d(1)} -attr vt dc -attr @path {/get_square_intensity/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(2)} -pin  "get_square_intensity:core:inst" {x_top_left:rsc:mgc_in_wire.d(2)} -attr vt dc -attr @path {/get_square_intensity/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(3)} -pin  "get_square_intensity:core:inst" {x_top_left:rsc:mgc_in_wire.d(3)} -attr vt dc -attr @path {/get_square_intensity/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(4)} -pin  "get_square_intensity:core:inst" {x_top_left:rsc:mgc_in_wire.d(4)} -attr vt dc -attr @path {/get_square_intensity/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(5)} -pin  "get_square_intensity:core:inst" {x_top_left:rsc:mgc_in_wire.d(5)} -attr vt dc -attr @path {/get_square_intensity/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(6)} -pin  "get_square_intensity:core:inst" {x_top_left:rsc:mgc_in_wire.d(6)} -attr vt dc -attr @path {/get_square_intensity/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(7)} -pin  "get_square_intensity:core:inst" {x_top_left:rsc:mgc_in_wire.d(7)} -attr vt dc -attr @path {/get_square_intensity/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(8)} -pin  "get_square_intensity:core:inst" {x_top_left:rsc:mgc_in_wire.d(8)} -attr vt dc -attr @path {/get_square_intensity/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(9)} -pin  "get_square_intensity:core:inst" {x_top_left:rsc:mgc_in_wire.d(9)} -attr vt dc -attr @path {/get_square_intensity/x_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(0)} -pin  "get_square_intensity:core:inst" {y_top_left:rsc:mgc_in_wire.d(0)} -attr vt dc -attr @path {/get_square_intensity/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(1)} -pin  "get_square_intensity:core:inst" {y_top_left:rsc:mgc_in_wire.d(1)} -attr vt dc -attr @path {/get_square_intensity/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(2)} -pin  "get_square_intensity:core:inst" {y_top_left:rsc:mgc_in_wire.d(2)} -attr vt dc -attr @path {/get_square_intensity/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(3)} -pin  "get_square_intensity:core:inst" {y_top_left:rsc:mgc_in_wire.d(3)} -attr vt dc -attr @path {/get_square_intensity/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(4)} -pin  "get_square_intensity:core:inst" {y_top_left:rsc:mgc_in_wire.d(4)} -attr vt dc -attr @path {/get_square_intensity/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(5)} -pin  "get_square_intensity:core:inst" {y_top_left:rsc:mgc_in_wire.d(5)} -attr vt dc -attr @path {/get_square_intensity/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(6)} -pin  "get_square_intensity:core:inst" {y_top_left:rsc:mgc_in_wire.d(6)} -attr vt dc -attr @path {/get_square_intensity/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(7)} -pin  "get_square_intensity:core:inst" {y_top_left:rsc:mgc_in_wire.d(7)} -attr vt dc -attr @path {/get_square_intensity/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(8)} -pin  "get_square_intensity:core:inst" {y_top_left:rsc:mgc_in_wire.d(8)} -attr vt dc -attr @path {/get_square_intensity/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(9)} -pin  "get_square_intensity:core:inst" {y_top_left:rsc:mgc_in_wire.d(9)} -attr vt dc -attr @path {/get_square_intensity/y_top_left:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(0)} -pin  "get_square_intensity:core:inst" {width:rsc:mgc_in_wire.d(0)} -attr vt dc -attr @path {/get_square_intensity/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(1)} -pin  "get_square_intensity:core:inst" {width:rsc:mgc_in_wire.d(1)} -attr vt dc -attr @path {/get_square_intensity/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(2)} -pin  "get_square_intensity:core:inst" {width:rsc:mgc_in_wire.d(2)} -attr vt dc -attr @path {/get_square_intensity/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(3)} -pin  "get_square_intensity:core:inst" {width:rsc:mgc_in_wire.d(3)} -attr vt dc -attr @path {/get_square_intensity/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(4)} -pin  "get_square_intensity:core:inst" {width:rsc:mgc_in_wire.d(4)} -attr vt dc -attr @path {/get_square_intensity/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(5)} -pin  "get_square_intensity:core:inst" {width:rsc:mgc_in_wire.d(5)} -attr vt dc -attr @path {/get_square_intensity/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(6)} -pin  "get_square_intensity:core:inst" {width:rsc:mgc_in_wire.d(6)} -attr vt dc -attr @path {/get_square_intensity/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(7)} -pin  "get_square_intensity:core:inst" {width:rsc:mgc_in_wire.d(7)} -attr vt dc -attr @path {/get_square_intensity/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(8)} -pin  "get_square_intensity:core:inst" {width:rsc:mgc_in_wire.d(8)} -attr vt dc -attr @path {/get_square_intensity/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(9)} -pin  "get_square_intensity:core:inst" {width:rsc:mgc_in_wire.d(9)} -attr vt dc -attr @path {/get_square_intensity/width:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(0)} -pin  "get_square_intensity:core:inst" {height:rsc:mgc_in_wire.d(0)} -attr vt dc -attr @path {/get_square_intensity/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(1)} -pin  "get_square_intensity:core:inst" {height:rsc:mgc_in_wire.d(1)} -attr vt dc -attr @path {/get_square_intensity/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(2)} -pin  "get_square_intensity:core:inst" {height:rsc:mgc_in_wire.d(2)} -attr vt dc -attr @path {/get_square_intensity/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(3)} -pin  "get_square_intensity:core:inst" {height:rsc:mgc_in_wire.d(3)} -attr vt dc -attr @path {/get_square_intensity/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(4)} -pin  "get_square_intensity:core:inst" {height:rsc:mgc_in_wire.d(4)} -attr vt dc -attr @path {/get_square_intensity/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(5)} -pin  "get_square_intensity:core:inst" {height:rsc:mgc_in_wire.d(5)} -attr vt dc -attr @path {/get_square_intensity/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(6)} -pin  "get_square_intensity:core:inst" {height:rsc:mgc_in_wire.d(6)} -attr vt dc -attr @path {/get_square_intensity/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(7)} -pin  "get_square_intensity:core:inst" {height:rsc:mgc_in_wire.d(7)} -attr vt dc -attr @path {/get_square_intensity/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(8)} -pin  "get_square_intensity:core:inst" {height:rsc:mgc_in_wire.d(8)} -attr vt dc -attr @path {/get_square_intensity/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(9)} -pin  "get_square_intensity:core:inst" {height:rsc:mgc_in_wire.d(9)} -attr vt dc -attr @path {/get_square_intensity/height:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(0)} -pin  "get_square_intensity:core:inst" {video_in:rsc:mgc_in_wire.d(0)} -attr vt dc -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(1)} -pin  "get_square_intensity:core:inst" {video_in:rsc:mgc_in_wire.d(1)} -attr vt dc -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(2)} -pin  "get_square_intensity:core:inst" {video_in:rsc:mgc_in_wire.d(2)} -attr vt dc -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(3)} -pin  "get_square_intensity:core:inst" {video_in:rsc:mgc_in_wire.d(3)} -attr vt dc -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(4)} -pin  "get_square_intensity:core:inst" {video_in:rsc:mgc_in_wire.d(4)} -attr vt dc -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(5)} -pin  "get_square_intensity:core:inst" {video_in:rsc:mgc_in_wire.d(5)} -attr vt dc -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(6)} -pin  "get_square_intensity:core:inst" {video_in:rsc:mgc_in_wire.d(6)} -attr vt dc -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(7)} -pin  "get_square_intensity:core:inst" {video_in:rsc:mgc_in_wire.d(7)} -attr vt dc -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(8)} -pin  "get_square_intensity:core:inst" {video_in:rsc:mgc_in_wire.d(8)} -attr vt dc -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(9)} -pin  "get_square_intensity:core:inst" {video_in:rsc:mgc_in_wire.d(9)} -attr vt dc -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(10)} -pin  "get_square_intensity:core:inst" {video_in:rsc:mgc_in_wire.d(10)} -attr vt dc -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(11)} -pin  "get_square_intensity:core:inst" {video_in:rsc:mgc_in_wire.d(11)} -attr vt dc -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(12)} -pin  "get_square_intensity:core:inst" {video_in:rsc:mgc_in_wire.d(12)} -attr vt dc -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(13)} -pin  "get_square_intensity:core:inst" {video_in:rsc:mgc_in_wire.d(13)} -attr vt dc -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(14)} -pin  "get_square_intensity:core:inst" {video_in:rsc:mgc_in_wire.d(14)} -attr vt dc -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(15)} -pin  "get_square_intensity:core:inst" {video_in:rsc:mgc_in_wire.d(15)} -attr vt dc -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(16)} -pin  "get_square_intensity:core:inst" {video_in:rsc:mgc_in_wire.d(16)} -attr vt dc -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(17)} -pin  "get_square_intensity:core:inst" {video_in:rsc:mgc_in_wire.d(17)} -attr vt dc -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(18)} -pin  "get_square_intensity:core:inst" {video_in:rsc:mgc_in_wire.d(18)} -attr vt dc -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(19)} -pin  "get_square_intensity:core:inst" {video_in:rsc:mgc_in_wire.d(19)} -attr vt dc -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(20)} -pin  "get_square_intensity:core:inst" {video_in:rsc:mgc_in_wire.d(20)} -attr vt dc -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(21)} -pin  "get_square_intensity:core:inst" {video_in:rsc:mgc_in_wire.d(21)} -attr vt dc -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(22)} -pin  "get_square_intensity:core:inst" {video_in:rsc:mgc_in_wire.d(22)} -attr vt dc -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(23)} -pin  "get_square_intensity:core:inst" {video_in:rsc:mgc_in_wire.d(23)} -attr vt dc -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(24)} -pin  "get_square_intensity:core:inst" {video_in:rsc:mgc_in_wire.d(24)} -attr vt dc -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(25)} -pin  "get_square_intensity:core:inst" {video_in:rsc:mgc_in_wire.d(25)} -attr vt dc -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(26)} -pin  "get_square_intensity:core:inst" {video_in:rsc:mgc_in_wire.d(26)} -attr vt dc -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(27)} -pin  "get_square_intensity:core:inst" {video_in:rsc:mgc_in_wire.d(27)} -attr vt dc -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(28)} -pin  "get_square_intensity:core:inst" {video_in:rsc:mgc_in_wire.d(28)} -attr vt dc -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(29)} -pin  "get_square_intensity:core:inst" {video_in:rsc:mgc_in_wire.d(29)} -attr vt dc -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {intensity_out:rsc:mgc_out_stdreg.d#1(0)} -pin  "get_square_intensity:core:inst" {intensity_out:rsc:mgc_out_stdreg.d(0)} -attr vt dc -attr @path {/get_square_intensity/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d#1(1)} -pin  "get_square_intensity:core:inst" {intensity_out:rsc:mgc_out_stdreg.d(1)} -attr vt dc -attr @path {/get_square_intensity/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d#1(2)} -pin  "get_square_intensity:core:inst" {intensity_out:rsc:mgc_out_stdreg.d(2)} -attr vt dc -attr @path {/get_square_intensity/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d#1(3)} -pin  "get_square_intensity:core:inst" {intensity_out:rsc:mgc_out_stdreg.d(3)} -attr vt dc -attr @path {/get_square_intensity/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d#1(4)} -pin  "get_square_intensity:core:inst" {intensity_out:rsc:mgc_out_stdreg.d(4)} -attr vt dc -attr @path {/get_square_intensity/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d#1(5)} -pin  "get_square_intensity:core:inst" {intensity_out:rsc:mgc_out_stdreg.d(5)} -attr vt dc -attr @path {/get_square_intensity/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d#1(6)} -pin  "get_square_intensity:core:inst" {intensity_out:rsc:mgc_out_stdreg.d(6)} -attr vt dc -attr @path {/get_square_intensity/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d#1(7)} -pin  "get_square_intensity:core:inst" {intensity_out:rsc:mgc_out_stdreg.d(7)} -attr vt dc -attr @path {/get_square_intensity/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d#1(8)} -pin  "get_square_intensity:core:inst" {intensity_out:rsc:mgc_out_stdreg.d(8)} -attr vt dc -attr @path {/get_square_intensity/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d#1(9)} -pin  "get_square_intensity:core:inst" {intensity_out:rsc:mgc_out_stdreg.d(9)} -attr vt dc -attr @path {/get_square_intensity/intensity_out:rsc:mgc_out_stdreg.d}
load net {last_pixel:rsc:mgc_out_stdreg.d#1} -pin  "get_square_intensity:core:inst" {last_pixel:rsc:mgc_out_stdreg.d} -attr xrf 1637 -attr oid 249 -attr vt dc -attr @path {/get_square_intensity/last_pixel:rsc:mgc_out_stdreg.d}
load inst "vga_xy:rsc:mgc_in_wire" "mgc_ioport.mgc_in_wire(1,20)" "INTERFACE" -attr xrf 1638 -attr oid 250 -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_in_wire(1,20)" -pg 1 -lvl 1
load net {vga_xy:rsc:mgc_in_wire.d#1(0)} -pin  "vga_xy:rsc:mgc_in_wire" {d(0)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(1)} -pin  "vga_xy:rsc:mgc_in_wire" {d(1)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(2)} -pin  "vga_xy:rsc:mgc_in_wire" {d(2)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(3)} -pin  "vga_xy:rsc:mgc_in_wire" {d(3)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(4)} -pin  "vga_xy:rsc:mgc_in_wire" {d(4)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(5)} -pin  "vga_xy:rsc:mgc_in_wire" {d(5)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(6)} -pin  "vga_xy:rsc:mgc_in_wire" {d(6)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(7)} -pin  "vga_xy:rsc:mgc_in_wire" {d(7)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(8)} -pin  "vga_xy:rsc:mgc_in_wire" {d(8)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(9)} -pin  "vga_xy:rsc:mgc_in_wire" {d(9)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(10)} -pin  "vga_xy:rsc:mgc_in_wire" {d(10)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(11)} -pin  "vga_xy:rsc:mgc_in_wire" {d(11)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(12)} -pin  "vga_xy:rsc:mgc_in_wire" {d(12)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(13)} -pin  "vga_xy:rsc:mgc_in_wire" {d(13)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(14)} -pin  "vga_xy:rsc:mgc_in_wire" {d(14)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(15)} -pin  "vga_xy:rsc:mgc_in_wire" {d(15)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(16)} -pin  "vga_xy:rsc:mgc_in_wire" {d(16)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(17)} -pin  "vga_xy:rsc:mgc_in_wire" {d(17)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(18)} -pin  "vga_xy:rsc:mgc_in_wire" {d(18)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc:mgc_in_wire.d#1(19)} -pin  "vga_xy:rsc:mgc_in_wire" {d(19)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc:mgc_in_wire.d}
load net {vga_xy:rsc.z(0)} -pin  "vga_xy:rsc:mgc_in_wire" {z(0)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc.z}
load net {vga_xy:rsc.z(1)} -pin  "vga_xy:rsc:mgc_in_wire" {z(1)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc.z}
load net {vga_xy:rsc.z(2)} -pin  "vga_xy:rsc:mgc_in_wire" {z(2)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc.z}
load net {vga_xy:rsc.z(3)} -pin  "vga_xy:rsc:mgc_in_wire" {z(3)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc.z}
load net {vga_xy:rsc.z(4)} -pin  "vga_xy:rsc:mgc_in_wire" {z(4)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc.z}
load net {vga_xy:rsc.z(5)} -pin  "vga_xy:rsc:mgc_in_wire" {z(5)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc.z}
load net {vga_xy:rsc.z(6)} -pin  "vga_xy:rsc:mgc_in_wire" {z(6)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc.z}
load net {vga_xy:rsc.z(7)} -pin  "vga_xy:rsc:mgc_in_wire" {z(7)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc.z}
load net {vga_xy:rsc.z(8)} -pin  "vga_xy:rsc:mgc_in_wire" {z(8)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc.z}
load net {vga_xy:rsc.z(9)} -pin  "vga_xy:rsc:mgc_in_wire" {z(9)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc.z}
load net {vga_xy:rsc.z(10)} -pin  "vga_xy:rsc:mgc_in_wire" {z(10)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc.z}
load net {vga_xy:rsc.z(11)} -pin  "vga_xy:rsc:mgc_in_wire" {z(11)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc.z}
load net {vga_xy:rsc.z(12)} -pin  "vga_xy:rsc:mgc_in_wire" {z(12)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc.z}
load net {vga_xy:rsc.z(13)} -pin  "vga_xy:rsc:mgc_in_wire" {z(13)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc.z}
load net {vga_xy:rsc.z(14)} -pin  "vga_xy:rsc:mgc_in_wire" {z(14)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc.z}
load net {vga_xy:rsc.z(15)} -pin  "vga_xy:rsc:mgc_in_wire" {z(15)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc.z}
load net {vga_xy:rsc.z(16)} -pin  "vga_xy:rsc:mgc_in_wire" {z(16)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc.z}
load net {vga_xy:rsc.z(17)} -pin  "vga_xy:rsc:mgc_in_wire" {z(17)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc.z}
load net {vga_xy:rsc.z(18)} -pin  "vga_xy:rsc:mgc_in_wire" {z(18)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc.z}
load net {vga_xy:rsc.z(19)} -pin  "vga_xy:rsc:mgc_in_wire" {z(19)} -attr vt d -attr @path {/get_square_intensity/vga_xy:rsc.z}
load inst "x_top_left:rsc:mgc_in_wire" "mgc_ioport.mgc_in_wire(2,10)" "INTERFACE" -attr xrf 1639 -attr oid 251 -attr vt d -attr @path {/get_square_intensity/x_top_left:rsc:mgc_in_wire} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_in_wire(2,10)" -pg 1 -lvl 1
load net {x_top_left:rsc:mgc_in_wire.d#1(0)} -pin  "x_top_left:rsc:mgc_in_wire" {d(0)} -attr vt d -attr @path {/get_square_intensity/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(1)} -pin  "x_top_left:rsc:mgc_in_wire" {d(1)} -attr vt d -attr @path {/get_square_intensity/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(2)} -pin  "x_top_left:rsc:mgc_in_wire" {d(2)} -attr vt d -attr @path {/get_square_intensity/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(3)} -pin  "x_top_left:rsc:mgc_in_wire" {d(3)} -attr vt d -attr @path {/get_square_intensity/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(4)} -pin  "x_top_left:rsc:mgc_in_wire" {d(4)} -attr vt d -attr @path {/get_square_intensity/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(5)} -pin  "x_top_left:rsc:mgc_in_wire" {d(5)} -attr vt d -attr @path {/get_square_intensity/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(6)} -pin  "x_top_left:rsc:mgc_in_wire" {d(6)} -attr vt d -attr @path {/get_square_intensity/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(7)} -pin  "x_top_left:rsc:mgc_in_wire" {d(7)} -attr vt d -attr @path {/get_square_intensity/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(8)} -pin  "x_top_left:rsc:mgc_in_wire" {d(8)} -attr vt d -attr @path {/get_square_intensity/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc:mgc_in_wire.d#1(9)} -pin  "x_top_left:rsc:mgc_in_wire" {d(9)} -attr vt d -attr @path {/get_square_intensity/x_top_left:rsc:mgc_in_wire.d}
load net {x_top_left:rsc.z(0)} -pin  "x_top_left:rsc:mgc_in_wire" {z(0)} -attr vt d -attr @path {/get_square_intensity/x_top_left:rsc.z}
load net {x_top_left:rsc.z(1)} -pin  "x_top_left:rsc:mgc_in_wire" {z(1)} -attr vt d -attr @path {/get_square_intensity/x_top_left:rsc.z}
load net {x_top_left:rsc.z(2)} -pin  "x_top_left:rsc:mgc_in_wire" {z(2)} -attr vt d -attr @path {/get_square_intensity/x_top_left:rsc.z}
load net {x_top_left:rsc.z(3)} -pin  "x_top_left:rsc:mgc_in_wire" {z(3)} -attr vt d -attr @path {/get_square_intensity/x_top_left:rsc.z}
load net {x_top_left:rsc.z(4)} -pin  "x_top_left:rsc:mgc_in_wire" {z(4)} -attr vt d -attr @path {/get_square_intensity/x_top_left:rsc.z}
load net {x_top_left:rsc.z(5)} -pin  "x_top_left:rsc:mgc_in_wire" {z(5)} -attr vt d -attr @path {/get_square_intensity/x_top_left:rsc.z}
load net {x_top_left:rsc.z(6)} -pin  "x_top_left:rsc:mgc_in_wire" {z(6)} -attr vt d -attr @path {/get_square_intensity/x_top_left:rsc.z}
load net {x_top_left:rsc.z(7)} -pin  "x_top_left:rsc:mgc_in_wire" {z(7)} -attr vt d -attr @path {/get_square_intensity/x_top_left:rsc.z}
load net {x_top_left:rsc.z(8)} -pin  "x_top_left:rsc:mgc_in_wire" {z(8)} -attr vt d -attr @path {/get_square_intensity/x_top_left:rsc.z}
load net {x_top_left:rsc.z(9)} -pin  "x_top_left:rsc:mgc_in_wire" {z(9)} -attr vt d -attr @path {/get_square_intensity/x_top_left:rsc.z}
load inst "y_top_left:rsc:mgc_in_wire" "mgc_ioport.mgc_in_wire(3,10)" "INTERFACE" -attr xrf 1640 -attr oid 252 -attr vt d -attr @path {/get_square_intensity/y_top_left:rsc:mgc_in_wire} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_in_wire(3,10)" -pg 1 -lvl 1
load net {y_top_left:rsc:mgc_in_wire.d#1(0)} -pin  "y_top_left:rsc:mgc_in_wire" {d(0)} -attr vt d -attr @path {/get_square_intensity/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(1)} -pin  "y_top_left:rsc:mgc_in_wire" {d(1)} -attr vt d -attr @path {/get_square_intensity/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(2)} -pin  "y_top_left:rsc:mgc_in_wire" {d(2)} -attr vt d -attr @path {/get_square_intensity/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(3)} -pin  "y_top_left:rsc:mgc_in_wire" {d(3)} -attr vt d -attr @path {/get_square_intensity/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(4)} -pin  "y_top_left:rsc:mgc_in_wire" {d(4)} -attr vt d -attr @path {/get_square_intensity/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(5)} -pin  "y_top_left:rsc:mgc_in_wire" {d(5)} -attr vt d -attr @path {/get_square_intensity/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(6)} -pin  "y_top_left:rsc:mgc_in_wire" {d(6)} -attr vt d -attr @path {/get_square_intensity/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(7)} -pin  "y_top_left:rsc:mgc_in_wire" {d(7)} -attr vt d -attr @path {/get_square_intensity/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(8)} -pin  "y_top_left:rsc:mgc_in_wire" {d(8)} -attr vt d -attr @path {/get_square_intensity/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc:mgc_in_wire.d#1(9)} -pin  "y_top_left:rsc:mgc_in_wire" {d(9)} -attr vt d -attr @path {/get_square_intensity/y_top_left:rsc:mgc_in_wire.d}
load net {y_top_left:rsc.z(0)} -pin  "y_top_left:rsc:mgc_in_wire" {z(0)} -attr vt d -attr @path {/get_square_intensity/y_top_left:rsc.z}
load net {y_top_left:rsc.z(1)} -pin  "y_top_left:rsc:mgc_in_wire" {z(1)} -attr vt d -attr @path {/get_square_intensity/y_top_left:rsc.z}
load net {y_top_left:rsc.z(2)} -pin  "y_top_left:rsc:mgc_in_wire" {z(2)} -attr vt d -attr @path {/get_square_intensity/y_top_left:rsc.z}
load net {y_top_left:rsc.z(3)} -pin  "y_top_left:rsc:mgc_in_wire" {z(3)} -attr vt d -attr @path {/get_square_intensity/y_top_left:rsc.z}
load net {y_top_left:rsc.z(4)} -pin  "y_top_left:rsc:mgc_in_wire" {z(4)} -attr vt d -attr @path {/get_square_intensity/y_top_left:rsc.z}
load net {y_top_left:rsc.z(5)} -pin  "y_top_left:rsc:mgc_in_wire" {z(5)} -attr vt d -attr @path {/get_square_intensity/y_top_left:rsc.z}
load net {y_top_left:rsc.z(6)} -pin  "y_top_left:rsc:mgc_in_wire" {z(6)} -attr vt d -attr @path {/get_square_intensity/y_top_left:rsc.z}
load net {y_top_left:rsc.z(7)} -pin  "y_top_left:rsc:mgc_in_wire" {z(7)} -attr vt d -attr @path {/get_square_intensity/y_top_left:rsc.z}
load net {y_top_left:rsc.z(8)} -pin  "y_top_left:rsc:mgc_in_wire" {z(8)} -attr vt d -attr @path {/get_square_intensity/y_top_left:rsc.z}
load net {y_top_left:rsc.z(9)} -pin  "y_top_left:rsc:mgc_in_wire" {z(9)} -attr vt d -attr @path {/get_square_intensity/y_top_left:rsc.z}
load inst "width:rsc:mgc_in_wire" "mgc_ioport.mgc_in_wire(4,10)" "INTERFACE" -attr xrf 1641 -attr oid 253 -attr vt d -attr @path {/get_square_intensity/width:rsc:mgc_in_wire} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_in_wire(4,10)" -pg 1 -lvl 1
load net {width:rsc:mgc_in_wire.d#1(0)} -pin  "width:rsc:mgc_in_wire" {d(0)} -attr vt d -attr @path {/get_square_intensity/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(1)} -pin  "width:rsc:mgc_in_wire" {d(1)} -attr vt d -attr @path {/get_square_intensity/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(2)} -pin  "width:rsc:mgc_in_wire" {d(2)} -attr vt d -attr @path {/get_square_intensity/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(3)} -pin  "width:rsc:mgc_in_wire" {d(3)} -attr vt d -attr @path {/get_square_intensity/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(4)} -pin  "width:rsc:mgc_in_wire" {d(4)} -attr vt d -attr @path {/get_square_intensity/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(5)} -pin  "width:rsc:mgc_in_wire" {d(5)} -attr vt d -attr @path {/get_square_intensity/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(6)} -pin  "width:rsc:mgc_in_wire" {d(6)} -attr vt d -attr @path {/get_square_intensity/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(7)} -pin  "width:rsc:mgc_in_wire" {d(7)} -attr vt d -attr @path {/get_square_intensity/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(8)} -pin  "width:rsc:mgc_in_wire" {d(8)} -attr vt d -attr @path {/get_square_intensity/width:rsc:mgc_in_wire.d}
load net {width:rsc:mgc_in_wire.d#1(9)} -pin  "width:rsc:mgc_in_wire" {d(9)} -attr vt d -attr @path {/get_square_intensity/width:rsc:mgc_in_wire.d}
load net {width:rsc.z(0)} -pin  "width:rsc:mgc_in_wire" {z(0)} -attr vt d -attr @path {/get_square_intensity/width:rsc.z}
load net {width:rsc.z(1)} -pin  "width:rsc:mgc_in_wire" {z(1)} -attr vt d -attr @path {/get_square_intensity/width:rsc.z}
load net {width:rsc.z(2)} -pin  "width:rsc:mgc_in_wire" {z(2)} -attr vt d -attr @path {/get_square_intensity/width:rsc.z}
load net {width:rsc.z(3)} -pin  "width:rsc:mgc_in_wire" {z(3)} -attr vt d -attr @path {/get_square_intensity/width:rsc.z}
load net {width:rsc.z(4)} -pin  "width:rsc:mgc_in_wire" {z(4)} -attr vt d -attr @path {/get_square_intensity/width:rsc.z}
load net {width:rsc.z(5)} -pin  "width:rsc:mgc_in_wire" {z(5)} -attr vt d -attr @path {/get_square_intensity/width:rsc.z}
load net {width:rsc.z(6)} -pin  "width:rsc:mgc_in_wire" {z(6)} -attr vt d -attr @path {/get_square_intensity/width:rsc.z}
load net {width:rsc.z(7)} -pin  "width:rsc:mgc_in_wire" {z(7)} -attr vt d -attr @path {/get_square_intensity/width:rsc.z}
load net {width:rsc.z(8)} -pin  "width:rsc:mgc_in_wire" {z(8)} -attr vt d -attr @path {/get_square_intensity/width:rsc.z}
load net {width:rsc.z(9)} -pin  "width:rsc:mgc_in_wire" {z(9)} -attr vt d -attr @path {/get_square_intensity/width:rsc.z}
load inst "height:rsc:mgc_in_wire" "mgc_ioport.mgc_in_wire(5,10)" "INTERFACE" -attr xrf 1642 -attr oid 254 -attr vt d -attr @path {/get_square_intensity/height:rsc:mgc_in_wire} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_in_wire(5,10)" -pg 1 -lvl 1
load net {height:rsc:mgc_in_wire.d#1(0)} -pin  "height:rsc:mgc_in_wire" {d(0)} -attr vt d -attr @path {/get_square_intensity/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(1)} -pin  "height:rsc:mgc_in_wire" {d(1)} -attr vt d -attr @path {/get_square_intensity/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(2)} -pin  "height:rsc:mgc_in_wire" {d(2)} -attr vt d -attr @path {/get_square_intensity/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(3)} -pin  "height:rsc:mgc_in_wire" {d(3)} -attr vt d -attr @path {/get_square_intensity/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(4)} -pin  "height:rsc:mgc_in_wire" {d(4)} -attr vt d -attr @path {/get_square_intensity/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(5)} -pin  "height:rsc:mgc_in_wire" {d(5)} -attr vt d -attr @path {/get_square_intensity/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(6)} -pin  "height:rsc:mgc_in_wire" {d(6)} -attr vt d -attr @path {/get_square_intensity/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(7)} -pin  "height:rsc:mgc_in_wire" {d(7)} -attr vt d -attr @path {/get_square_intensity/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(8)} -pin  "height:rsc:mgc_in_wire" {d(8)} -attr vt d -attr @path {/get_square_intensity/height:rsc:mgc_in_wire.d}
load net {height:rsc:mgc_in_wire.d#1(9)} -pin  "height:rsc:mgc_in_wire" {d(9)} -attr vt d -attr @path {/get_square_intensity/height:rsc:mgc_in_wire.d}
load net {height:rsc.z(0)} -pin  "height:rsc:mgc_in_wire" {z(0)} -attr vt d -attr @path {/get_square_intensity/height:rsc.z}
load net {height:rsc.z(1)} -pin  "height:rsc:mgc_in_wire" {z(1)} -attr vt d -attr @path {/get_square_intensity/height:rsc.z}
load net {height:rsc.z(2)} -pin  "height:rsc:mgc_in_wire" {z(2)} -attr vt d -attr @path {/get_square_intensity/height:rsc.z}
load net {height:rsc.z(3)} -pin  "height:rsc:mgc_in_wire" {z(3)} -attr vt d -attr @path {/get_square_intensity/height:rsc.z}
load net {height:rsc.z(4)} -pin  "height:rsc:mgc_in_wire" {z(4)} -attr vt d -attr @path {/get_square_intensity/height:rsc.z}
load net {height:rsc.z(5)} -pin  "height:rsc:mgc_in_wire" {z(5)} -attr vt d -attr @path {/get_square_intensity/height:rsc.z}
load net {height:rsc.z(6)} -pin  "height:rsc:mgc_in_wire" {z(6)} -attr vt d -attr @path {/get_square_intensity/height:rsc.z}
load net {height:rsc.z(7)} -pin  "height:rsc:mgc_in_wire" {z(7)} -attr vt d -attr @path {/get_square_intensity/height:rsc.z}
load net {height:rsc.z(8)} -pin  "height:rsc:mgc_in_wire" {z(8)} -attr vt d -attr @path {/get_square_intensity/height:rsc.z}
load net {height:rsc.z(9)} -pin  "height:rsc:mgc_in_wire" {z(9)} -attr vt d -attr @path {/get_square_intensity/height:rsc.z}
load inst "video_in:rsc:mgc_in_wire" "mgc_ioport.mgc_in_wire(6,30)" "INTERFACE" -attr xrf 1643 -attr oid 255 -attr vt d -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_in_wire(6,30)" -pg 1 -lvl 1
load net {video_in:rsc:mgc_in_wire.d#1(0)} -pin  "video_in:rsc:mgc_in_wire" {d(0)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(1)} -pin  "video_in:rsc:mgc_in_wire" {d(1)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(2)} -pin  "video_in:rsc:mgc_in_wire" {d(2)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(3)} -pin  "video_in:rsc:mgc_in_wire" {d(3)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(4)} -pin  "video_in:rsc:mgc_in_wire" {d(4)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(5)} -pin  "video_in:rsc:mgc_in_wire" {d(5)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(6)} -pin  "video_in:rsc:mgc_in_wire" {d(6)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(7)} -pin  "video_in:rsc:mgc_in_wire" {d(7)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(8)} -pin  "video_in:rsc:mgc_in_wire" {d(8)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(9)} -pin  "video_in:rsc:mgc_in_wire" {d(9)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(10)} -pin  "video_in:rsc:mgc_in_wire" {d(10)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(11)} -pin  "video_in:rsc:mgc_in_wire" {d(11)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(12)} -pin  "video_in:rsc:mgc_in_wire" {d(12)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(13)} -pin  "video_in:rsc:mgc_in_wire" {d(13)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(14)} -pin  "video_in:rsc:mgc_in_wire" {d(14)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(15)} -pin  "video_in:rsc:mgc_in_wire" {d(15)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(16)} -pin  "video_in:rsc:mgc_in_wire" {d(16)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(17)} -pin  "video_in:rsc:mgc_in_wire" {d(17)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(18)} -pin  "video_in:rsc:mgc_in_wire" {d(18)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(19)} -pin  "video_in:rsc:mgc_in_wire" {d(19)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(20)} -pin  "video_in:rsc:mgc_in_wire" {d(20)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(21)} -pin  "video_in:rsc:mgc_in_wire" {d(21)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(22)} -pin  "video_in:rsc:mgc_in_wire" {d(22)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(23)} -pin  "video_in:rsc:mgc_in_wire" {d(23)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(24)} -pin  "video_in:rsc:mgc_in_wire" {d(24)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(25)} -pin  "video_in:rsc:mgc_in_wire" {d(25)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(26)} -pin  "video_in:rsc:mgc_in_wire" {d(26)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(27)} -pin  "video_in:rsc:mgc_in_wire" {d(27)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(28)} -pin  "video_in:rsc:mgc_in_wire" {d(28)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc:mgc_in_wire.d#1(29)} -pin  "video_in:rsc:mgc_in_wire" {d(29)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc:mgc_in_wire.d}
load net {video_in:rsc.z(0)} -pin  "video_in:rsc:mgc_in_wire" {z(0)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc.z}
load net {video_in:rsc.z(1)} -pin  "video_in:rsc:mgc_in_wire" {z(1)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc.z}
load net {video_in:rsc.z(2)} -pin  "video_in:rsc:mgc_in_wire" {z(2)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc.z}
load net {video_in:rsc.z(3)} -pin  "video_in:rsc:mgc_in_wire" {z(3)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc.z}
load net {video_in:rsc.z(4)} -pin  "video_in:rsc:mgc_in_wire" {z(4)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc.z}
load net {video_in:rsc.z(5)} -pin  "video_in:rsc:mgc_in_wire" {z(5)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc.z}
load net {video_in:rsc.z(6)} -pin  "video_in:rsc:mgc_in_wire" {z(6)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc.z}
load net {video_in:rsc.z(7)} -pin  "video_in:rsc:mgc_in_wire" {z(7)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc.z}
load net {video_in:rsc.z(8)} -pin  "video_in:rsc:mgc_in_wire" {z(8)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc.z}
load net {video_in:rsc.z(9)} -pin  "video_in:rsc:mgc_in_wire" {z(9)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc.z}
load net {video_in:rsc.z(10)} -pin  "video_in:rsc:mgc_in_wire" {z(10)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc.z}
load net {video_in:rsc.z(11)} -pin  "video_in:rsc:mgc_in_wire" {z(11)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc.z}
load net {video_in:rsc.z(12)} -pin  "video_in:rsc:mgc_in_wire" {z(12)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc.z}
load net {video_in:rsc.z(13)} -pin  "video_in:rsc:mgc_in_wire" {z(13)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc.z}
load net {video_in:rsc.z(14)} -pin  "video_in:rsc:mgc_in_wire" {z(14)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc.z}
load net {video_in:rsc.z(15)} -pin  "video_in:rsc:mgc_in_wire" {z(15)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc.z}
load net {video_in:rsc.z(16)} -pin  "video_in:rsc:mgc_in_wire" {z(16)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc.z}
load net {video_in:rsc.z(17)} -pin  "video_in:rsc:mgc_in_wire" {z(17)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc.z}
load net {video_in:rsc.z(18)} -pin  "video_in:rsc:mgc_in_wire" {z(18)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc.z}
load net {video_in:rsc.z(19)} -pin  "video_in:rsc:mgc_in_wire" {z(19)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc.z}
load net {video_in:rsc.z(20)} -pin  "video_in:rsc:mgc_in_wire" {z(20)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc.z}
load net {video_in:rsc.z(21)} -pin  "video_in:rsc:mgc_in_wire" {z(21)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc.z}
load net {video_in:rsc.z(22)} -pin  "video_in:rsc:mgc_in_wire" {z(22)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc.z}
load net {video_in:rsc.z(23)} -pin  "video_in:rsc:mgc_in_wire" {z(23)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc.z}
load net {video_in:rsc.z(24)} -pin  "video_in:rsc:mgc_in_wire" {z(24)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc.z}
load net {video_in:rsc.z(25)} -pin  "video_in:rsc:mgc_in_wire" {z(25)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc.z}
load net {video_in:rsc.z(26)} -pin  "video_in:rsc:mgc_in_wire" {z(26)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc.z}
load net {video_in:rsc.z(27)} -pin  "video_in:rsc:mgc_in_wire" {z(27)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc.z}
load net {video_in:rsc.z(28)} -pin  "video_in:rsc:mgc_in_wire" {z(28)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc.z}
load net {video_in:rsc.z(29)} -pin  "video_in:rsc:mgc_in_wire" {z(29)} -attr vt d -attr @path {/get_square_intensity/video_in:rsc.z}
load inst "intensity_out:rsc:mgc_out_stdreg" "mgc_ioport.mgc_out_stdreg(7,10)" "INTERFACE" -attr xrf 1644 -attr oid 256 -attr vt d -attr @path {/get_square_intensity/intensity_out:rsc:mgc_out_stdreg} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_out_stdreg(7,10)" -pg 1 -lvl 1002
load net {intensity_out:rsc:mgc_out_stdreg.d#1(0)} -pin  "intensity_out:rsc:mgc_out_stdreg" {d(0)} -attr vt d -attr @path {/get_square_intensity/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d#1(1)} -pin  "intensity_out:rsc:mgc_out_stdreg" {d(1)} -attr vt d -attr @path {/get_square_intensity/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d#1(2)} -pin  "intensity_out:rsc:mgc_out_stdreg" {d(2)} -attr vt d -attr @path {/get_square_intensity/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d#1(3)} -pin  "intensity_out:rsc:mgc_out_stdreg" {d(3)} -attr vt d -attr @path {/get_square_intensity/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d#1(4)} -pin  "intensity_out:rsc:mgc_out_stdreg" {d(4)} -attr vt d -attr @path {/get_square_intensity/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d#1(5)} -pin  "intensity_out:rsc:mgc_out_stdreg" {d(5)} -attr vt d -attr @path {/get_square_intensity/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d#1(6)} -pin  "intensity_out:rsc:mgc_out_stdreg" {d(6)} -attr vt d -attr @path {/get_square_intensity/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d#1(7)} -pin  "intensity_out:rsc:mgc_out_stdreg" {d(7)} -attr vt d -attr @path {/get_square_intensity/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d#1(8)} -pin  "intensity_out:rsc:mgc_out_stdreg" {d(8)} -attr vt d -attr @path {/get_square_intensity/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc:mgc_out_stdreg.d#1(9)} -pin  "intensity_out:rsc:mgc_out_stdreg" {d(9)} -attr vt d -attr @path {/get_square_intensity/intensity_out:rsc:mgc_out_stdreg.d}
load net {intensity_out:rsc.z(0)} -pin  "intensity_out:rsc:mgc_out_stdreg" {z(0)} -attr vt d -attr @path {/get_square_intensity/intensity_out:rsc.z}
load net {intensity_out:rsc.z(1)} -pin  "intensity_out:rsc:mgc_out_stdreg" {z(1)} -attr vt d -attr @path {/get_square_intensity/intensity_out:rsc.z}
load net {intensity_out:rsc.z(2)} -pin  "intensity_out:rsc:mgc_out_stdreg" {z(2)} -attr vt d -attr @path {/get_square_intensity/intensity_out:rsc.z}
load net {intensity_out:rsc.z(3)} -pin  "intensity_out:rsc:mgc_out_stdreg" {z(3)} -attr vt d -attr @path {/get_square_intensity/intensity_out:rsc.z}
load net {intensity_out:rsc.z(4)} -pin  "intensity_out:rsc:mgc_out_stdreg" {z(4)} -attr vt d -attr @path {/get_square_intensity/intensity_out:rsc.z}
load net {intensity_out:rsc.z(5)} -pin  "intensity_out:rsc:mgc_out_stdreg" {z(5)} -attr vt d -attr @path {/get_square_intensity/intensity_out:rsc.z}
load net {intensity_out:rsc.z(6)} -pin  "intensity_out:rsc:mgc_out_stdreg" {z(6)} -attr vt d -attr @path {/get_square_intensity/intensity_out:rsc.z}
load net {intensity_out:rsc.z(7)} -pin  "intensity_out:rsc:mgc_out_stdreg" {z(7)} -attr vt d -attr @path {/get_square_intensity/intensity_out:rsc.z}
load net {intensity_out:rsc.z(8)} -pin  "intensity_out:rsc:mgc_out_stdreg" {z(8)} -attr vt d -attr @path {/get_square_intensity/intensity_out:rsc.z}
load net {intensity_out:rsc.z(9)} -pin  "intensity_out:rsc:mgc_out_stdreg" {z(9)} -attr vt d -attr @path {/get_square_intensity/intensity_out:rsc.z}
load inst "last_pixel:rsc:mgc_out_stdreg" "mgc_ioport.mgc_out_stdreg(8,1)" "INTERFACE" -attr xrf 1645 -attr oid 257 -attr vt d -attr @path {/get_square_intensity/last_pixel:rsc:mgc_out_stdreg} -attr delay -1000000000000000000000000000000.000000 -attr qmod "mgc_ioport.mgc_out_stdreg(8,1)" -pg 1 -lvl 1002
load net {last_pixel:rsc:mgc_out_stdreg.d#1} -pin  "last_pixel:rsc:mgc_out_stdreg" {d(0)} -attr vt d -attr @path {/get_square_intensity/last_pixel:rsc:mgc_out_stdreg.d}
load net {last_pixel:rsc.z} -pin  "last_pixel:rsc:mgc_out_stdreg" {z(0)} -attr vt d -attr @path {/get_square_intensity/last_pixel:rsc.z}
### END MODULE 

